Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Wed Apr 19 15:13:13 2023
| Host              : ws40 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uA_timing_summary.txt
| Design            : FB1_uA
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16509)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16509)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.681        0.000                      0                90769        0.169        0.000                       0                 38387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                            ------------           ----------      --------------
afpga_lock_clk                                   {0.000 500.000}        1000.000        1.000           
clk1                                             {0.000 22.500}         45.000          22.222          
clk2                                             {0.000 25.000}         50.000          20.000          
gt1_refclk                                       {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                           {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                 {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                 {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                 {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                 {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                              {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                              {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                        {0.000 5.000}          10.000          100.000         
ref_clk_p                                        {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                             {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                              {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                             {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1400_bank60_clkoutphy_net        {0.000 0.357}          0.714           1400.000        
      hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {0.000 2.857}          5.714           175.000         
    hstdm_txclk_1400_bank61_clkoutphy_net        {0.000 0.357}          0.714           1400.000        
      hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {0.000 2.857}          5.714           175.000         
    hstdm_txclk_1400_bank62_clkoutphy_net        {0.000 0.357}          0.714           1400.000        
      hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {0.000 2.857}          5.714           175.000         
    hstdm_txclk_1400_bank69_clkoutphy_net        {0.000 0.357}          0.714           1400.000        
      hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {0.000 2.857}          5.714           175.000         
    hstdm_txclk_1400_bank71_clkoutphy_net        {0.000 0.357}          0.714           1400.000        
      hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {0.000 2.857}          5.714           175.000         
    hstdm_txclkdiv4_local                        {0.000 2.857}          5.714           175.000         
    hstdm_txclkdiv4_local_1                      {0.000 2.857}          5.714           175.000         
    hstdm_txclkdiv4_local_2                      {0.000 2.857}          5.714           175.000         
    hstdm_txclkdiv4_local_3                      {0.000 2.857}          5.714           175.000         
    hstdm_txclkdiv4_local_4                      {0.000 2.857}          5.714           175.000         
  haps_infra_clk_160                             {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                             {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                       {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                            {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                               {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                                                                                             499.427        0.000                       0                     4  
clk1                                                  38.595        0.000                      0                  800       22.225        0.000                       0                   802  
clk2                                                  43.537        0.000                      0                  800       24.725        0.000                       0                   801  
gt1_refclk                                             9.406        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                       4.106        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                       3.823        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                       4.128        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                       3.890        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                    2.425        0.000                      0                 5391        0.512        0.000                       0                  2830  
    txoutclk_out[2]                                    1.415        0.000                      0                11045        0.503        0.000                       0                  5128  
ref_clk_p                                                                                                                    2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                         8.501        0.000                       0                     3  
  haps_infra_clk_10                                   94.170        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                   3.210        0.000                      0                 8643        1.500        0.000                       0                  4375  
    hstdm_txclk_1400_bank60_clkoutphy_net                                                                                    0.169        0.000                       0                     9  
      hstdm_txclk_1400_bank60_clkoutphy_net_DIV                                                                              1.506        0.000                       0                    44  
    hstdm_txclk_1400_bank61_clkoutphy_net                                                                                    0.169        0.000                       0                     9  
      hstdm_txclk_1400_bank61_clkoutphy_net_DIV                                                                              1.506        0.000                       0                    43  
    hstdm_txclk_1400_bank62_clkoutphy_net                                                                                    0.169        0.000                       0                     9  
      hstdm_txclk_1400_bank62_clkoutphy_net_DIV                                                                              1.506        0.000                       0                    43  
    hstdm_txclk_1400_bank69_clkoutphy_net                                                                                    0.169        0.000                       0                     7  
      hstdm_txclk_1400_bank69_clkoutphy_net_DIV                                                                              1.506        0.000                       0                    27  
    hstdm_txclk_1400_bank71_clkoutphy_net                                                                                    0.169        0.000                       0                     9  
      hstdm_txclk_1400_bank71_clkoutphy_net_DIV                                                                              1.506        0.000                       0                    39  
    hstdm_txclkdiv4_local                              3.231        0.000                      0                 1124        2.284        0.000                       0                  1213  
    hstdm_txclkdiv4_local_1                            3.534        0.000                      0                 1098        2.284        0.000                       0                  1185  
    hstdm_txclkdiv4_local_2                            3.051        0.000                      0                 1098        2.284        0.000                       0                  1185  
    hstdm_txclkdiv4_local_3                            2.990        0.000                      0                  682        2.284        0.000                       0                   737  
    hstdm_txclkdiv4_local_4                            3.518        0.000                      0                  994        2.284        0.000                       0                  1073  
  haps_infra_clk_160                                                                                                         4.751        0.000                       0                     2  
  haps_infra_clk_200                                   3.029        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                            17.679        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                  2.573        0.000                      0                38866        3.427        0.000                       0                 16073  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------  
haps_infra_clk_100                         ref_clk_p                                        5.100        0.000                      0                    1  
ref_clk_p                                  haps_infra_clk_100                               4.666        0.000                      0                    1  
clk2                                       hstdm_txclk_1400_bank60_clkoutphy_net_DIV        6.760        0.000                      0                  339  
hstdm_txclkdiv4_local                      hstdm_txclk_1400_bank60_clkoutphy_net_DIV        3.044        0.000                      0                  348  
clk2                                       hstdm_txclk_1400_bank61_clkoutphy_net_DIV        8.305        0.000                      0                  336  
hstdm_txclkdiv4_local_1                    hstdm_txclk_1400_bank61_clkoutphy_net_DIV        3.193        0.000                      0                  340  
clk1                                       hstdm_txclk_1400_bank62_clkoutphy_net_DIV        2.077        0.000                      0                  211  
clk2                                       hstdm_txclk_1400_bank62_clkoutphy_net_DIV        7.907        0.000                      0                  125  
hstdm_txclkdiv4_local_2                    hstdm_txclk_1400_bank62_clkoutphy_net_DIV        2.693        0.000                      0                  340  
clk1                                       hstdm_txclk_1400_bank69_clkoutphy_net_DIV        6.050        0.000                      0                  208  
hstdm_txclkdiv4_local_3                    hstdm_txclk_1400_bank69_clkoutphy_net_DIV        3.269        0.000                      0                  212  
clk1                                       hstdm_txclk_1400_bank71_clkoutphy_net_DIV        3.175        0.000                      0                  304  
hstdm_txclkdiv4_local_4                    hstdm_txclk_1400_bank71_clkoutphy_net_DIV        2.639        0.000                      0                  308  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------  
**async_default**         clk1                      clk1                           41.584        0.000                      0                  800  
**async_default**         haps_infra_clk_10         haps_infra_clk_10              98.990        0.000                      0                   69  
**async_default**         haps_infra_clk_100        haps_infra_clk_100              4.570        0.000                      0                  738  
**async_default**         haps_infra_clk_50_2_sync  haps_infra_clk_50_2_sync       17.320        0.000                      0                  118  
**async_default**         haps_infra_clk_umr3       haps_infra_clk_umr3             0.681        0.000                      0                11352  
**async_default**         rxoutclk_out[2]           rxoutclk_out[2]                 4.510        0.000                      0                    8  
**async_default**         txoutclk_out[2]           txoutclk_out[2]                 2.004        0.000                      0                  603  
**default**               clk1                                                     13.834        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y147   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X350Y406  sysip_inst/I_haps_features/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X350Y406  sysip_inst/I_haps_magic_word/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_features/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_features/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_magic_word/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_features/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_features/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y406  sysip_inst/I_haps_magic_word/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack       38.595ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.688ns (42.653%)  route 3.614ns (57.347%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 47.969 - 45.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.134ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.031ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.150     3.352    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X356Y550       FDCE                                         r  dut_inst/cnt_inst1/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y550       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.450 r  dut_inst/cnt_inst1/cnt[0]/Q
                         net (fo=3, routed)           0.747     4.197    dut_inst/cnt_inst1/cnt_temp1[0]
    SLICE_X358Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.388 r  dut_inst/cnt_inst1/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     4.416    dut_inst/cnt_inst1/cnt_cry[8]
    SLICE_X358Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.439 r  dut_inst/cnt_inst1/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     4.467    dut_inst/cnt_inst1/cnt_cry[16]
    SLICE_X358Y502       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.490 r  dut_inst/cnt_inst1/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     4.518    dut_inst/cnt_inst1/cnt_cry[24]
    SLICE_X358Y503       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.541 r  dut_inst/cnt_inst1/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     4.569    dut_inst/cnt_inst1/cnt_cry[32]
    SLICE_X358Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.592 r  dut_inst/cnt_inst1/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     4.620    dut_inst/cnt_inst1/cnt_cry[40]
    SLICE_X358Y505       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.643 r  dut_inst/cnt_inst1/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     4.671    dut_inst/cnt_inst1/cnt_cry[48]
    SLICE_X358Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.694 r  dut_inst/cnt_inst1/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     4.722    dut_inst/cnt_inst1/cnt_cry[56]
    SLICE_X358Y507       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.745 r  dut_inst/cnt_inst1/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     4.773    dut_inst/cnt_inst1/cnt_cry[64]
    SLICE_X358Y508       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.796 r  dut_inst/cnt_inst1/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     4.824    dut_inst/cnt_inst1/cnt_cry[72]
    SLICE_X358Y509       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.847 r  dut_inst/cnt_inst1/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.060     4.907    dut_inst/cnt_inst1/cnt_cry[80]
    SLICE_X358Y510       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.930 r  dut_inst/cnt_inst1/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     4.958    dut_inst/cnt_inst1/cnt_cry[88]
    SLICE_X358Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.981 r  dut_inst/cnt_inst1/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     5.009    dut_inst/cnt_inst1/cnt_cry[96]
    SLICE_X358Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.032 r  dut_inst/cnt_inst1/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     5.060    dut_inst/cnt_inst1/cnt_cry[104]
    SLICE_X358Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.083 r  dut_inst/cnt_inst1/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     5.111    dut_inst/cnt_inst1/cnt_cry[112]
    SLICE_X358Y514       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.134 r  dut_inst/cnt_inst1/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     5.162    dut_inst/cnt_inst1/cnt_cry[120]
    SLICE_X358Y515       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.185 r  dut_inst/cnt_inst1/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     5.213    dut_inst/cnt_inst1/cnt_cry[128]
    SLICE_X358Y516       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.236 r  dut_inst/cnt_inst1/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     5.264    dut_inst/cnt_inst1/cnt_cry[136]
    SLICE_X358Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.287 r  dut_inst/cnt_inst1/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     5.315    dut_inst/cnt_inst1/cnt_cry[144]
    SLICE_X358Y518       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.338 r  dut_inst/cnt_inst1/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     5.366    dut_inst/cnt_inst1/cnt_cry[152]
    SLICE_X358Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.389 r  dut_inst/cnt_inst1/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     5.417    dut_inst/cnt_inst1/cnt_cry[160]
    SLICE_X358Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.440 r  dut_inst/cnt_inst1/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     5.468    dut_inst/cnt_inst1/cnt_cry[168]
    SLICE_X358Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.491 r  dut_inst/cnt_inst1/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     5.519    dut_inst/cnt_inst1/cnt_cry[176]
    SLICE_X358Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.542 r  dut_inst/cnt_inst1/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     5.570    dut_inst/cnt_inst1/cnt_cry[184]
    SLICE_X358Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.593 r  dut_inst/cnt_inst1/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     5.621    dut_inst/cnt_inst1/cnt_cry[192]
    SLICE_X358Y524       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.644 r  dut_inst/cnt_inst1/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     5.672    dut_inst/cnt_inst1/cnt_cry[200]
    SLICE_X358Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.695 r  dut_inst/cnt_inst1/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     5.723    dut_inst/cnt_inst1/cnt_cry[208]
    SLICE_X358Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.746 r  dut_inst/cnt_inst1/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     5.774    dut_inst/cnt_inst1/cnt_cry[216]
    SLICE_X358Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.797 r  dut_inst/cnt_inst1/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     5.825    dut_inst/cnt_inst1/cnt_cry[224]
    SLICE_X358Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.848 r  dut_inst/cnt_inst1/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     5.876    dut_inst/cnt_inst1/cnt_cry[232]
    SLICE_X358Y529       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.899 r  dut_inst/cnt_inst1/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     5.927    dut_inst/cnt_inst1/cnt_cry[240]
    SLICE_X358Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.950 r  dut_inst/cnt_inst1/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     5.978    dut_inst/cnt_inst1/cnt_cry[248]
    SLICE_X358Y531       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.001 r  dut_inst/cnt_inst1/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     6.029    dut_inst/cnt_inst1/cnt_cry[256]
    SLICE_X358Y532       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.052 r  dut_inst/cnt_inst1/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     6.080    dut_inst/cnt_inst1/cnt_cry[264]
    SLICE_X358Y533       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.103 r  dut_inst/cnt_inst1/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     6.131    dut_inst/cnt_inst1/cnt_cry[272]
    SLICE_X358Y534       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.154 r  dut_inst/cnt_inst1/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     6.182    dut_inst/cnt_inst1/cnt_cry[280]
    SLICE_X358Y535       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.205 r  dut_inst/cnt_inst1/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     6.233    dut_inst/cnt_inst1/cnt_cry[288]
    SLICE_X358Y536       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.256 r  dut_inst/cnt_inst1/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     6.284    dut_inst/cnt_inst1/cnt_cry[296]
    SLICE_X358Y537       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.307 r  dut_inst/cnt_inst1/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     6.335    dut_inst/cnt_inst1/cnt_cry[304]
    SLICE_X358Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.358 r  dut_inst/cnt_inst1/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     6.386    dut_inst/cnt_inst1/cnt_cry[312]
    SLICE_X358Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.409 r  dut_inst/cnt_inst1/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     6.437    dut_inst/cnt_inst1/cnt_cry[320]
    SLICE_X358Y540       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.460 r  dut_inst/cnt_inst1/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     6.488    dut_inst/cnt_inst1/cnt_cry[328]
    SLICE_X358Y541       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.511 r  dut_inst/cnt_inst1/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.028     6.539    dut_inst/cnt_inst1/cnt_cry[336]
    SLICE_X358Y542       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.562 r  dut_inst/cnt_inst1/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     6.590    dut_inst/cnt_inst1/cnt_cry[344]
    SLICE_X358Y543       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.613 r  dut_inst/cnt_inst1/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     6.641    dut_inst/cnt_inst1/cnt_cry[352]
    SLICE_X358Y544       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.664 r  dut_inst/cnt_inst1/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     6.692    dut_inst/cnt_inst1/cnt_cry[360]
    SLICE_X358Y545       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.715 r  dut_inst/cnt_inst1/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     6.743    dut_inst/cnt_inst1/cnt_cry[368]
    SLICE_X358Y546       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.766 r  dut_inst/cnt_inst1/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     6.794    dut_inst/cnt_inst1/cnt_cry[376]
    SLICE_X358Y547       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.817 r  dut_inst/cnt_inst1/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     6.845    dut_inst/cnt_inst1/cnt_cry[384]
    SLICE_X358Y548       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.868 r  dut_inst/cnt_inst1/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     6.896    dut_inst/cnt_inst1/cnt_cry[392]
    SLICE_X358Y549       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.919 r  dut_inst/cnt_inst1/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     6.947    dut_inst/cnt_inst1/cnt_cry[400]
    SLICE_X358Y550       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.970 r  dut_inst/cnt_inst1/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     6.998    dut_inst/cnt_inst1/cnt_cry[408]
    SLICE_X358Y551       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.021 r  dut_inst/cnt_inst1/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     7.049    dut_inst/cnt_inst1/cnt_cry[416]
    SLICE_X358Y552       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.072 r  dut_inst/cnt_inst1/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     7.100    dut_inst/cnt_inst1/cnt_cry[424]
    SLICE_X358Y553       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.123 r  dut_inst/cnt_inst1/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     7.151    dut_inst/cnt_inst1/cnt_cry[432]
    SLICE_X358Y554       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.174 r  dut_inst/cnt_inst1/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     7.202    dut_inst/cnt_inst1/cnt_cry[440]
    SLICE_X358Y555       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.225 r  dut_inst/cnt_inst1/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     7.253    dut_inst/cnt_inst1/cnt_cry[448]
    SLICE_X358Y556       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.276 r  dut_inst/cnt_inst1/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     7.304    dut_inst/cnt_inst1/cnt_cry[456]
    SLICE_X358Y557       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.327 r  dut_inst/cnt_inst1/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     7.355    dut_inst/cnt_inst1/cnt_cry[464]
    SLICE_X358Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.378 r  dut_inst/cnt_inst1/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     7.406    dut_inst/cnt_inst1/cnt_cry[472]
    SLICE_X358Y559       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.429 r  dut_inst/cnt_inst1/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     7.457    dut_inst/cnt_inst1/cnt_cry[480]
    SLICE_X358Y560       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.480 r  dut_inst/cnt_inst1/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     7.508    dut_inst/cnt_inst1/cnt_cry[488]
    SLICE_X358Y561       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.531 r  dut_inst/cnt_inst1/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     7.559    dut_inst/cnt_inst1/cnt_cry[496]
    SLICE_X358Y562       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.582 r  dut_inst/cnt_inst1/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     7.610    dut_inst/cnt_inst1/cnt_cry[504]
    SLICE_X358Y563       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.633 r  dut_inst/cnt_inst1/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     7.661    dut_inst/cnt_inst1/cnt_cry[512]
    SLICE_X358Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.684 r  dut_inst/cnt_inst1/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     7.712    dut_inst/cnt_inst1/cnt_cry[520]
    SLICE_X358Y565       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.735 r  dut_inst/cnt_inst1/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     7.763    dut_inst/cnt_inst1/cnt_cry[528]
    SLICE_X358Y566       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.786 r  dut_inst/cnt_inst1/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     7.814    dut_inst/cnt_inst1/cnt_cry[536]
    SLICE_X358Y567       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.837 r  dut_inst/cnt_inst1/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     7.865    dut_inst/cnt_inst1/cnt_cry[544]
    SLICE_X358Y568       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.888 r  dut_inst/cnt_inst1/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     7.916    dut_inst/cnt_inst1/cnt_cry[552]
    SLICE_X358Y569       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.939 r  dut_inst/cnt_inst1/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.060     7.999    dut_inst/cnt_inst1/cnt_cry[560]
    SLICE_X358Y570       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.022 r  dut_inst/cnt_inst1/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     8.050    dut_inst/cnt_inst1/cnt_cry[568]
    SLICE_X358Y571       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.073 r  dut_inst/cnt_inst1/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     8.101    dut_inst/cnt_inst1/cnt_cry[576]
    SLICE_X358Y572       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.124 r  dut_inst/cnt_inst1/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     8.152    dut_inst/cnt_inst1/cnt_cry[584]
    SLICE_X358Y573       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.175 r  dut_inst/cnt_inst1/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     8.203    dut_inst/cnt_inst1/cnt_cry[592]
    SLICE_X358Y574       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.226 r  dut_inst/cnt_inst1/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     8.254    dut_inst/cnt_inst1/cnt_cry[600]
    SLICE_X358Y575       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.277 r  dut_inst/cnt_inst1/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     8.305    dut_inst/cnt_inst1/cnt_cry[608]
    SLICE_X358Y576       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.328 r  dut_inst/cnt_inst1/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     8.356    dut_inst/cnt_inst1/cnt_cry[616]
    SLICE_X358Y577       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.379 r  dut_inst/cnt_inst1/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     8.407    dut_inst/cnt_inst1/cnt_cry[624]
    SLICE_X358Y578       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.430 r  dut_inst/cnt_inst1/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     8.458    dut_inst/cnt_inst1/cnt_cry[632]
    SLICE_X358Y579       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.481 r  dut_inst/cnt_inst1/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     8.509    dut_inst/cnt_inst1/cnt_cry[640]
    SLICE_X358Y580       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.532 r  dut_inst/cnt_inst1/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     8.560    dut_inst/cnt_inst1/cnt_cry[648]
    SLICE_X358Y581       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.583 r  dut_inst/cnt_inst1/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     8.611    dut_inst/cnt_inst1/cnt_cry[656]
    SLICE_X358Y582       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.634 r  dut_inst/cnt_inst1/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028     8.662    dut_inst/cnt_inst1/cnt_cry[664]
    SLICE_X358Y583       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.685 r  dut_inst/cnt_inst1/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028     8.713    dut_inst/cnt_inst1/cnt_cry[672]
    SLICE_X358Y584       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.736 r  dut_inst/cnt_inst1/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028     8.764    dut_inst/cnt_inst1/cnt_cry[680]
    SLICE_X358Y585       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.787 r  dut_inst/cnt_inst1/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028     8.815    dut_inst/cnt_inst1/cnt_cry[688]
    SLICE_X358Y586       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.838 r  dut_inst/cnt_inst1/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028     8.866    dut_inst/cnt_inst1/cnt_cry[696]
    SLICE_X358Y587       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.889 r  dut_inst/cnt_inst1/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028     8.917    dut_inst/cnt_inst1/cnt_cry[704]
    SLICE_X358Y588       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.940 r  dut_inst/cnt_inst1/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028     8.968    dut_inst/cnt_inst1/cnt_cry[712]
    SLICE_X358Y589       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.991 r  dut_inst/cnt_inst1/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028     9.019    dut_inst/cnt_inst1/cnt_cry[720]
    SLICE_X358Y590       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.042 r  dut_inst/cnt_inst1/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028     9.070    dut_inst/cnt_inst1/cnt_cry[728]
    SLICE_X358Y591       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.093 r  dut_inst/cnt_inst1/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028     9.121    dut_inst/cnt_inst1/cnt_cry[736]
    SLICE_X358Y592       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.144 r  dut_inst/cnt_inst1/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028     9.172    dut_inst/cnt_inst1/cnt_cry[744]
    SLICE_X358Y593       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.195 r  dut_inst/cnt_inst1/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028     9.223    dut_inst/cnt_inst1/cnt_cry[752]
    SLICE_X358Y594       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.246 r  dut_inst/cnt_inst1/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028     9.274    dut_inst/cnt_inst1/cnt_cry[760]
    SLICE_X358Y595       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.297 r  dut_inst/cnt_inst1/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028     9.325    dut_inst/cnt_inst1/cnt_cry[768]
    SLICE_X358Y596       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.348 r  dut_inst/cnt_inst1/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028     9.376    dut_inst/cnt_inst1/cnt_cry[776]
    SLICE_X358Y597       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.399 r  dut_inst/cnt_inst1/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028     9.427    dut_inst/cnt_inst1/cnt_cry[784]
    SLICE_X358Y598       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.450 r  dut_inst/cnt_inst1/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028     9.478    dut_inst/cnt_inst1/cnt_cry[792]
    SLICE_X358Y599       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.623 r  dut_inst/cnt_inst1/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031     9.654    dut_inst/cnt_inst1/cnt_s[798]
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.907    47.969    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[798]/C
                         clock pessimism              0.289    48.258    
                         clock uncertainty           -0.035    48.222    
    SLICE_X358Y599       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    48.249    dut_inst/cnt_inst1/cnt[798]
  -------------------------------------------------------------------
                         required time                         48.249    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 38.595    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.688ns (42.653%)  route 3.614ns (57.347%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 47.969 - 45.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.134ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.031ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.150     3.352    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X356Y550       FDCE                                         r  dut_inst/cnt_inst1/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y550       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.450 f  dut_inst/cnt_inst1/cnt[0]/Q
                         net (fo=3, routed)           0.747     4.197    dut_inst/cnt_inst1/cnt_temp1[0]
    SLICE_X358Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.388 f  dut_inst/cnt_inst1/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     4.416    dut_inst/cnt_inst1/cnt_cry[8]
    SLICE_X358Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.439 f  dut_inst/cnt_inst1/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     4.467    dut_inst/cnt_inst1/cnt_cry[16]
    SLICE_X358Y502       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.490 f  dut_inst/cnt_inst1/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     4.518    dut_inst/cnt_inst1/cnt_cry[24]
    SLICE_X358Y503       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.541 f  dut_inst/cnt_inst1/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     4.569    dut_inst/cnt_inst1/cnt_cry[32]
    SLICE_X358Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.592 f  dut_inst/cnt_inst1/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     4.620    dut_inst/cnt_inst1/cnt_cry[40]
    SLICE_X358Y505       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.643 f  dut_inst/cnt_inst1/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     4.671    dut_inst/cnt_inst1/cnt_cry[48]
    SLICE_X358Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.694 f  dut_inst/cnt_inst1/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     4.722    dut_inst/cnt_inst1/cnt_cry[56]
    SLICE_X358Y507       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.745 f  dut_inst/cnt_inst1/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     4.773    dut_inst/cnt_inst1/cnt_cry[64]
    SLICE_X358Y508       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.796 f  dut_inst/cnt_inst1/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     4.824    dut_inst/cnt_inst1/cnt_cry[72]
    SLICE_X358Y509       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.847 f  dut_inst/cnt_inst1/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.060     4.907    dut_inst/cnt_inst1/cnt_cry[80]
    SLICE_X358Y510       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.930 f  dut_inst/cnt_inst1/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     4.958    dut_inst/cnt_inst1/cnt_cry[88]
    SLICE_X358Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.981 f  dut_inst/cnt_inst1/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     5.009    dut_inst/cnt_inst1/cnt_cry[96]
    SLICE_X358Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.032 f  dut_inst/cnt_inst1/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     5.060    dut_inst/cnt_inst1/cnt_cry[104]
    SLICE_X358Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.083 f  dut_inst/cnt_inst1/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     5.111    dut_inst/cnt_inst1/cnt_cry[112]
    SLICE_X358Y514       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.134 f  dut_inst/cnt_inst1/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     5.162    dut_inst/cnt_inst1/cnt_cry[120]
    SLICE_X358Y515       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.185 f  dut_inst/cnt_inst1/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     5.213    dut_inst/cnt_inst1/cnt_cry[128]
    SLICE_X358Y516       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.236 f  dut_inst/cnt_inst1/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     5.264    dut_inst/cnt_inst1/cnt_cry[136]
    SLICE_X358Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.287 f  dut_inst/cnt_inst1/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     5.315    dut_inst/cnt_inst1/cnt_cry[144]
    SLICE_X358Y518       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.338 f  dut_inst/cnt_inst1/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     5.366    dut_inst/cnt_inst1/cnt_cry[152]
    SLICE_X358Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.389 f  dut_inst/cnt_inst1/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     5.417    dut_inst/cnt_inst1/cnt_cry[160]
    SLICE_X358Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.440 f  dut_inst/cnt_inst1/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     5.468    dut_inst/cnt_inst1/cnt_cry[168]
    SLICE_X358Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.491 f  dut_inst/cnt_inst1/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     5.519    dut_inst/cnt_inst1/cnt_cry[176]
    SLICE_X358Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.542 f  dut_inst/cnt_inst1/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     5.570    dut_inst/cnt_inst1/cnt_cry[184]
    SLICE_X358Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.593 f  dut_inst/cnt_inst1/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     5.621    dut_inst/cnt_inst1/cnt_cry[192]
    SLICE_X358Y524       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.644 f  dut_inst/cnt_inst1/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     5.672    dut_inst/cnt_inst1/cnt_cry[200]
    SLICE_X358Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.695 f  dut_inst/cnt_inst1/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     5.723    dut_inst/cnt_inst1/cnt_cry[208]
    SLICE_X358Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.746 f  dut_inst/cnt_inst1/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     5.774    dut_inst/cnt_inst1/cnt_cry[216]
    SLICE_X358Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.797 f  dut_inst/cnt_inst1/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     5.825    dut_inst/cnt_inst1/cnt_cry[224]
    SLICE_X358Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.848 f  dut_inst/cnt_inst1/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     5.876    dut_inst/cnt_inst1/cnt_cry[232]
    SLICE_X358Y529       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.899 f  dut_inst/cnt_inst1/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     5.927    dut_inst/cnt_inst1/cnt_cry[240]
    SLICE_X358Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.950 f  dut_inst/cnt_inst1/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     5.978    dut_inst/cnt_inst1/cnt_cry[248]
    SLICE_X358Y531       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.001 f  dut_inst/cnt_inst1/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     6.029    dut_inst/cnt_inst1/cnt_cry[256]
    SLICE_X358Y532       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.052 f  dut_inst/cnt_inst1/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     6.080    dut_inst/cnt_inst1/cnt_cry[264]
    SLICE_X358Y533       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.103 f  dut_inst/cnt_inst1/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     6.131    dut_inst/cnt_inst1/cnt_cry[272]
    SLICE_X358Y534       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.154 f  dut_inst/cnt_inst1/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     6.182    dut_inst/cnt_inst1/cnt_cry[280]
    SLICE_X358Y535       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.205 f  dut_inst/cnt_inst1/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     6.233    dut_inst/cnt_inst1/cnt_cry[288]
    SLICE_X358Y536       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.256 f  dut_inst/cnt_inst1/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     6.284    dut_inst/cnt_inst1/cnt_cry[296]
    SLICE_X358Y537       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.307 f  dut_inst/cnt_inst1/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     6.335    dut_inst/cnt_inst1/cnt_cry[304]
    SLICE_X358Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.358 f  dut_inst/cnt_inst1/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     6.386    dut_inst/cnt_inst1/cnt_cry[312]
    SLICE_X358Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.409 f  dut_inst/cnt_inst1/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     6.437    dut_inst/cnt_inst1/cnt_cry[320]
    SLICE_X358Y540       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.460 f  dut_inst/cnt_inst1/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     6.488    dut_inst/cnt_inst1/cnt_cry[328]
    SLICE_X358Y541       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.511 f  dut_inst/cnt_inst1/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.028     6.539    dut_inst/cnt_inst1/cnt_cry[336]
    SLICE_X358Y542       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.562 f  dut_inst/cnt_inst1/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     6.590    dut_inst/cnt_inst1/cnt_cry[344]
    SLICE_X358Y543       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.613 f  dut_inst/cnt_inst1/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     6.641    dut_inst/cnt_inst1/cnt_cry[352]
    SLICE_X358Y544       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.664 f  dut_inst/cnt_inst1/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     6.692    dut_inst/cnt_inst1/cnt_cry[360]
    SLICE_X358Y545       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.715 f  dut_inst/cnt_inst1/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     6.743    dut_inst/cnt_inst1/cnt_cry[368]
    SLICE_X358Y546       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.766 f  dut_inst/cnt_inst1/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     6.794    dut_inst/cnt_inst1/cnt_cry[376]
    SLICE_X358Y547       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.817 f  dut_inst/cnt_inst1/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     6.845    dut_inst/cnt_inst1/cnt_cry[384]
    SLICE_X358Y548       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.868 f  dut_inst/cnt_inst1/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     6.896    dut_inst/cnt_inst1/cnt_cry[392]
    SLICE_X358Y549       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.919 f  dut_inst/cnt_inst1/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     6.947    dut_inst/cnt_inst1/cnt_cry[400]
    SLICE_X358Y550       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.970 f  dut_inst/cnt_inst1/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     6.998    dut_inst/cnt_inst1/cnt_cry[408]
    SLICE_X358Y551       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.021 f  dut_inst/cnt_inst1/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     7.049    dut_inst/cnt_inst1/cnt_cry[416]
    SLICE_X358Y552       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.072 f  dut_inst/cnt_inst1/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     7.100    dut_inst/cnt_inst1/cnt_cry[424]
    SLICE_X358Y553       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.123 f  dut_inst/cnt_inst1/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     7.151    dut_inst/cnt_inst1/cnt_cry[432]
    SLICE_X358Y554       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.174 f  dut_inst/cnt_inst1/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     7.202    dut_inst/cnt_inst1/cnt_cry[440]
    SLICE_X358Y555       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.225 f  dut_inst/cnt_inst1/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     7.253    dut_inst/cnt_inst1/cnt_cry[448]
    SLICE_X358Y556       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.276 f  dut_inst/cnt_inst1/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     7.304    dut_inst/cnt_inst1/cnt_cry[456]
    SLICE_X358Y557       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.327 f  dut_inst/cnt_inst1/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     7.355    dut_inst/cnt_inst1/cnt_cry[464]
    SLICE_X358Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.378 f  dut_inst/cnt_inst1/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     7.406    dut_inst/cnt_inst1/cnt_cry[472]
    SLICE_X358Y559       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.429 f  dut_inst/cnt_inst1/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     7.457    dut_inst/cnt_inst1/cnt_cry[480]
    SLICE_X358Y560       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.480 f  dut_inst/cnt_inst1/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     7.508    dut_inst/cnt_inst1/cnt_cry[488]
    SLICE_X358Y561       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.531 f  dut_inst/cnt_inst1/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     7.559    dut_inst/cnt_inst1/cnt_cry[496]
    SLICE_X358Y562       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.582 f  dut_inst/cnt_inst1/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     7.610    dut_inst/cnt_inst1/cnt_cry[504]
    SLICE_X358Y563       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.633 f  dut_inst/cnt_inst1/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     7.661    dut_inst/cnt_inst1/cnt_cry[512]
    SLICE_X358Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.684 f  dut_inst/cnt_inst1/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     7.712    dut_inst/cnt_inst1/cnt_cry[520]
    SLICE_X358Y565       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.735 f  dut_inst/cnt_inst1/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     7.763    dut_inst/cnt_inst1/cnt_cry[528]
    SLICE_X358Y566       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.786 f  dut_inst/cnt_inst1/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     7.814    dut_inst/cnt_inst1/cnt_cry[536]
    SLICE_X358Y567       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.837 f  dut_inst/cnt_inst1/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     7.865    dut_inst/cnt_inst1/cnt_cry[544]
    SLICE_X358Y568       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.888 f  dut_inst/cnt_inst1/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     7.916    dut_inst/cnt_inst1/cnt_cry[552]
    SLICE_X358Y569       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.939 f  dut_inst/cnt_inst1/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.060     7.999    dut_inst/cnt_inst1/cnt_cry[560]
    SLICE_X358Y570       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.022 f  dut_inst/cnt_inst1/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     8.050    dut_inst/cnt_inst1/cnt_cry[568]
    SLICE_X358Y571       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.073 f  dut_inst/cnt_inst1/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     8.101    dut_inst/cnt_inst1/cnt_cry[576]
    SLICE_X358Y572       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.124 f  dut_inst/cnt_inst1/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     8.152    dut_inst/cnt_inst1/cnt_cry[584]
    SLICE_X358Y573       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.175 f  dut_inst/cnt_inst1/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     8.203    dut_inst/cnt_inst1/cnt_cry[592]
    SLICE_X358Y574       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.226 f  dut_inst/cnt_inst1/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     8.254    dut_inst/cnt_inst1/cnt_cry[600]
    SLICE_X358Y575       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.277 f  dut_inst/cnt_inst1/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     8.305    dut_inst/cnt_inst1/cnt_cry[608]
    SLICE_X358Y576       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.328 f  dut_inst/cnt_inst1/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     8.356    dut_inst/cnt_inst1/cnt_cry[616]
    SLICE_X358Y577       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.379 f  dut_inst/cnt_inst1/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     8.407    dut_inst/cnt_inst1/cnt_cry[624]
    SLICE_X358Y578       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.430 f  dut_inst/cnt_inst1/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     8.458    dut_inst/cnt_inst1/cnt_cry[632]
    SLICE_X358Y579       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.481 f  dut_inst/cnt_inst1/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     8.509    dut_inst/cnt_inst1/cnt_cry[640]
    SLICE_X358Y580       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.532 f  dut_inst/cnt_inst1/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     8.560    dut_inst/cnt_inst1/cnt_cry[648]
    SLICE_X358Y581       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.583 f  dut_inst/cnt_inst1/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     8.611    dut_inst/cnt_inst1/cnt_cry[656]
    SLICE_X358Y582       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.634 f  dut_inst/cnt_inst1/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028     8.662    dut_inst/cnt_inst1/cnt_cry[664]
    SLICE_X358Y583       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.685 f  dut_inst/cnt_inst1/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028     8.713    dut_inst/cnt_inst1/cnt_cry[672]
    SLICE_X358Y584       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.736 f  dut_inst/cnt_inst1/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028     8.764    dut_inst/cnt_inst1/cnt_cry[680]
    SLICE_X358Y585       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.787 f  dut_inst/cnt_inst1/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028     8.815    dut_inst/cnt_inst1/cnt_cry[688]
    SLICE_X358Y586       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.838 f  dut_inst/cnt_inst1/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028     8.866    dut_inst/cnt_inst1/cnt_cry[696]
    SLICE_X358Y587       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.889 f  dut_inst/cnt_inst1/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028     8.917    dut_inst/cnt_inst1/cnt_cry[704]
    SLICE_X358Y588       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.940 f  dut_inst/cnt_inst1/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028     8.968    dut_inst/cnt_inst1/cnt_cry[712]
    SLICE_X358Y589       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.991 f  dut_inst/cnt_inst1/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028     9.019    dut_inst/cnt_inst1/cnt_cry[720]
    SLICE_X358Y590       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.042 f  dut_inst/cnt_inst1/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028     9.070    dut_inst/cnt_inst1/cnt_cry[728]
    SLICE_X358Y591       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.093 f  dut_inst/cnt_inst1/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028     9.121    dut_inst/cnt_inst1/cnt_cry[736]
    SLICE_X358Y592       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.144 f  dut_inst/cnt_inst1/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028     9.172    dut_inst/cnt_inst1/cnt_cry[744]
    SLICE_X358Y593       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.195 f  dut_inst/cnt_inst1/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028     9.223    dut_inst/cnt_inst1/cnt_cry[752]
    SLICE_X358Y594       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.246 f  dut_inst/cnt_inst1/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028     9.274    dut_inst/cnt_inst1/cnt_cry[760]
    SLICE_X358Y595       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.297 f  dut_inst/cnt_inst1/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028     9.325    dut_inst/cnt_inst1/cnt_cry[768]
    SLICE_X358Y596       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.348 f  dut_inst/cnt_inst1/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028     9.376    dut_inst/cnt_inst1/cnt_cry[776]
    SLICE_X358Y597       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.399 f  dut_inst/cnt_inst1/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028     9.427    dut_inst/cnt_inst1/cnt_cry[784]
    SLICE_X358Y598       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.450 f  dut_inst/cnt_inst1/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028     9.478    dut_inst/cnt_inst1/cnt_cry[792]
    SLICE_X358Y599       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.623 r  dut_inst/cnt_inst1/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031     9.654    dut_inst/cnt_inst1/cnt_s[798]
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.907    47.969    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[798]/C
                         clock pessimism              0.289    48.258    
                         clock uncertainty           -0.035    48.222    
    SLICE_X358Y599       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    48.249    dut_inst/cnt_inst1/cnt[798]
  -------------------------------------------------------------------
                         required time                         48.249    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 38.595    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.688ns (42.653%)  route 3.614ns (57.347%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 47.969 - 45.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.134ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.031ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.150     3.352    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X356Y550       FDCE                                         r  dut_inst/cnt_inst1/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y550       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.450 r  dut_inst/cnt_inst1/cnt[0]/Q
                         net (fo=3, routed)           0.747     4.197    dut_inst/cnt_inst1/cnt_temp1[0]
    SLICE_X358Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.388 r  dut_inst/cnt_inst1/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     4.416    dut_inst/cnt_inst1/cnt_cry[8]
    SLICE_X358Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.439 r  dut_inst/cnt_inst1/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     4.467    dut_inst/cnt_inst1/cnt_cry[16]
    SLICE_X358Y502       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.490 r  dut_inst/cnt_inst1/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     4.518    dut_inst/cnt_inst1/cnt_cry[24]
    SLICE_X358Y503       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.541 r  dut_inst/cnt_inst1/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     4.569    dut_inst/cnt_inst1/cnt_cry[32]
    SLICE_X358Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.592 r  dut_inst/cnt_inst1/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     4.620    dut_inst/cnt_inst1/cnt_cry[40]
    SLICE_X358Y505       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.643 r  dut_inst/cnt_inst1/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     4.671    dut_inst/cnt_inst1/cnt_cry[48]
    SLICE_X358Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.694 r  dut_inst/cnt_inst1/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     4.722    dut_inst/cnt_inst1/cnt_cry[56]
    SLICE_X358Y507       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.745 r  dut_inst/cnt_inst1/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     4.773    dut_inst/cnt_inst1/cnt_cry[64]
    SLICE_X358Y508       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.796 r  dut_inst/cnt_inst1/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     4.824    dut_inst/cnt_inst1/cnt_cry[72]
    SLICE_X358Y509       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.847 r  dut_inst/cnt_inst1/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.060     4.907    dut_inst/cnt_inst1/cnt_cry[80]
    SLICE_X358Y510       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.930 r  dut_inst/cnt_inst1/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     4.958    dut_inst/cnt_inst1/cnt_cry[88]
    SLICE_X358Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.981 r  dut_inst/cnt_inst1/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     5.009    dut_inst/cnt_inst1/cnt_cry[96]
    SLICE_X358Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.032 r  dut_inst/cnt_inst1/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     5.060    dut_inst/cnt_inst1/cnt_cry[104]
    SLICE_X358Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.083 r  dut_inst/cnt_inst1/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     5.111    dut_inst/cnt_inst1/cnt_cry[112]
    SLICE_X358Y514       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.134 r  dut_inst/cnt_inst1/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     5.162    dut_inst/cnt_inst1/cnt_cry[120]
    SLICE_X358Y515       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.185 r  dut_inst/cnt_inst1/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     5.213    dut_inst/cnt_inst1/cnt_cry[128]
    SLICE_X358Y516       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.236 r  dut_inst/cnt_inst1/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     5.264    dut_inst/cnt_inst1/cnt_cry[136]
    SLICE_X358Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.287 r  dut_inst/cnt_inst1/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     5.315    dut_inst/cnt_inst1/cnt_cry[144]
    SLICE_X358Y518       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.338 r  dut_inst/cnt_inst1/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     5.366    dut_inst/cnt_inst1/cnt_cry[152]
    SLICE_X358Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.389 r  dut_inst/cnt_inst1/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     5.417    dut_inst/cnt_inst1/cnt_cry[160]
    SLICE_X358Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.440 r  dut_inst/cnt_inst1/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     5.468    dut_inst/cnt_inst1/cnt_cry[168]
    SLICE_X358Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.491 r  dut_inst/cnt_inst1/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     5.519    dut_inst/cnt_inst1/cnt_cry[176]
    SLICE_X358Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.542 r  dut_inst/cnt_inst1/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     5.570    dut_inst/cnt_inst1/cnt_cry[184]
    SLICE_X358Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.593 r  dut_inst/cnt_inst1/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     5.621    dut_inst/cnt_inst1/cnt_cry[192]
    SLICE_X358Y524       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.644 r  dut_inst/cnt_inst1/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     5.672    dut_inst/cnt_inst1/cnt_cry[200]
    SLICE_X358Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.695 r  dut_inst/cnt_inst1/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     5.723    dut_inst/cnt_inst1/cnt_cry[208]
    SLICE_X358Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.746 r  dut_inst/cnt_inst1/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     5.774    dut_inst/cnt_inst1/cnt_cry[216]
    SLICE_X358Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.797 r  dut_inst/cnt_inst1/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     5.825    dut_inst/cnt_inst1/cnt_cry[224]
    SLICE_X358Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.848 r  dut_inst/cnt_inst1/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     5.876    dut_inst/cnt_inst1/cnt_cry[232]
    SLICE_X358Y529       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.899 r  dut_inst/cnt_inst1/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     5.927    dut_inst/cnt_inst1/cnt_cry[240]
    SLICE_X358Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.950 r  dut_inst/cnt_inst1/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     5.978    dut_inst/cnt_inst1/cnt_cry[248]
    SLICE_X358Y531       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.001 r  dut_inst/cnt_inst1/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     6.029    dut_inst/cnt_inst1/cnt_cry[256]
    SLICE_X358Y532       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.052 r  dut_inst/cnt_inst1/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     6.080    dut_inst/cnt_inst1/cnt_cry[264]
    SLICE_X358Y533       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.103 r  dut_inst/cnt_inst1/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     6.131    dut_inst/cnt_inst1/cnt_cry[272]
    SLICE_X358Y534       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.154 r  dut_inst/cnt_inst1/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     6.182    dut_inst/cnt_inst1/cnt_cry[280]
    SLICE_X358Y535       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.205 r  dut_inst/cnt_inst1/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     6.233    dut_inst/cnt_inst1/cnt_cry[288]
    SLICE_X358Y536       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.256 r  dut_inst/cnt_inst1/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     6.284    dut_inst/cnt_inst1/cnt_cry[296]
    SLICE_X358Y537       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.307 r  dut_inst/cnt_inst1/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     6.335    dut_inst/cnt_inst1/cnt_cry[304]
    SLICE_X358Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.358 r  dut_inst/cnt_inst1/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     6.386    dut_inst/cnt_inst1/cnt_cry[312]
    SLICE_X358Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.409 r  dut_inst/cnt_inst1/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     6.437    dut_inst/cnt_inst1/cnt_cry[320]
    SLICE_X358Y540       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.460 r  dut_inst/cnt_inst1/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     6.488    dut_inst/cnt_inst1/cnt_cry[328]
    SLICE_X358Y541       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.511 r  dut_inst/cnt_inst1/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.028     6.539    dut_inst/cnt_inst1/cnt_cry[336]
    SLICE_X358Y542       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.562 r  dut_inst/cnt_inst1/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     6.590    dut_inst/cnt_inst1/cnt_cry[344]
    SLICE_X358Y543       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.613 r  dut_inst/cnt_inst1/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     6.641    dut_inst/cnt_inst1/cnt_cry[352]
    SLICE_X358Y544       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.664 r  dut_inst/cnt_inst1/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     6.692    dut_inst/cnt_inst1/cnt_cry[360]
    SLICE_X358Y545       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.715 r  dut_inst/cnt_inst1/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     6.743    dut_inst/cnt_inst1/cnt_cry[368]
    SLICE_X358Y546       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.766 r  dut_inst/cnt_inst1/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     6.794    dut_inst/cnt_inst1/cnt_cry[376]
    SLICE_X358Y547       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.817 r  dut_inst/cnt_inst1/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     6.845    dut_inst/cnt_inst1/cnt_cry[384]
    SLICE_X358Y548       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.868 r  dut_inst/cnt_inst1/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     6.896    dut_inst/cnt_inst1/cnt_cry[392]
    SLICE_X358Y549       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.919 r  dut_inst/cnt_inst1/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     6.947    dut_inst/cnt_inst1/cnt_cry[400]
    SLICE_X358Y550       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.970 r  dut_inst/cnt_inst1/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     6.998    dut_inst/cnt_inst1/cnt_cry[408]
    SLICE_X358Y551       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.021 r  dut_inst/cnt_inst1/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     7.049    dut_inst/cnt_inst1/cnt_cry[416]
    SLICE_X358Y552       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.072 r  dut_inst/cnt_inst1/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     7.100    dut_inst/cnt_inst1/cnt_cry[424]
    SLICE_X358Y553       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.123 r  dut_inst/cnt_inst1/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     7.151    dut_inst/cnt_inst1/cnt_cry[432]
    SLICE_X358Y554       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.174 r  dut_inst/cnt_inst1/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     7.202    dut_inst/cnt_inst1/cnt_cry[440]
    SLICE_X358Y555       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.225 r  dut_inst/cnt_inst1/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     7.253    dut_inst/cnt_inst1/cnt_cry[448]
    SLICE_X358Y556       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.276 r  dut_inst/cnt_inst1/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     7.304    dut_inst/cnt_inst1/cnt_cry[456]
    SLICE_X358Y557       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.327 r  dut_inst/cnt_inst1/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     7.355    dut_inst/cnt_inst1/cnt_cry[464]
    SLICE_X358Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.378 r  dut_inst/cnt_inst1/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     7.406    dut_inst/cnt_inst1/cnt_cry[472]
    SLICE_X358Y559       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.429 r  dut_inst/cnt_inst1/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     7.457    dut_inst/cnt_inst1/cnt_cry[480]
    SLICE_X358Y560       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.480 r  dut_inst/cnt_inst1/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     7.508    dut_inst/cnt_inst1/cnt_cry[488]
    SLICE_X358Y561       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.531 r  dut_inst/cnt_inst1/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     7.559    dut_inst/cnt_inst1/cnt_cry[496]
    SLICE_X358Y562       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.582 r  dut_inst/cnt_inst1/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     7.610    dut_inst/cnt_inst1/cnt_cry[504]
    SLICE_X358Y563       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.633 r  dut_inst/cnt_inst1/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     7.661    dut_inst/cnt_inst1/cnt_cry[512]
    SLICE_X358Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.684 r  dut_inst/cnt_inst1/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     7.712    dut_inst/cnt_inst1/cnt_cry[520]
    SLICE_X358Y565       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.735 r  dut_inst/cnt_inst1/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     7.763    dut_inst/cnt_inst1/cnt_cry[528]
    SLICE_X358Y566       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.786 r  dut_inst/cnt_inst1/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     7.814    dut_inst/cnt_inst1/cnt_cry[536]
    SLICE_X358Y567       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.837 r  dut_inst/cnt_inst1/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     7.865    dut_inst/cnt_inst1/cnt_cry[544]
    SLICE_X358Y568       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.888 r  dut_inst/cnt_inst1/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     7.916    dut_inst/cnt_inst1/cnt_cry[552]
    SLICE_X358Y569       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.939 r  dut_inst/cnt_inst1/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.060     7.999    dut_inst/cnt_inst1/cnt_cry[560]
    SLICE_X358Y570       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.022 r  dut_inst/cnt_inst1/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     8.050    dut_inst/cnt_inst1/cnt_cry[568]
    SLICE_X358Y571       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.073 r  dut_inst/cnt_inst1/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     8.101    dut_inst/cnt_inst1/cnt_cry[576]
    SLICE_X358Y572       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.124 r  dut_inst/cnt_inst1/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     8.152    dut_inst/cnt_inst1/cnt_cry[584]
    SLICE_X358Y573       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.175 r  dut_inst/cnt_inst1/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     8.203    dut_inst/cnt_inst1/cnt_cry[592]
    SLICE_X358Y574       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.226 r  dut_inst/cnt_inst1/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     8.254    dut_inst/cnt_inst1/cnt_cry[600]
    SLICE_X358Y575       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.277 r  dut_inst/cnt_inst1/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     8.305    dut_inst/cnt_inst1/cnt_cry[608]
    SLICE_X358Y576       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.328 r  dut_inst/cnt_inst1/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     8.356    dut_inst/cnt_inst1/cnt_cry[616]
    SLICE_X358Y577       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.379 r  dut_inst/cnt_inst1/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     8.407    dut_inst/cnt_inst1/cnt_cry[624]
    SLICE_X358Y578       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.430 r  dut_inst/cnt_inst1/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     8.458    dut_inst/cnt_inst1/cnt_cry[632]
    SLICE_X358Y579       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.481 r  dut_inst/cnt_inst1/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     8.509    dut_inst/cnt_inst1/cnt_cry[640]
    SLICE_X358Y580       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.532 r  dut_inst/cnt_inst1/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     8.560    dut_inst/cnt_inst1/cnt_cry[648]
    SLICE_X358Y581       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.583 r  dut_inst/cnt_inst1/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     8.611    dut_inst/cnt_inst1/cnt_cry[656]
    SLICE_X358Y582       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.634 r  dut_inst/cnt_inst1/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028     8.662    dut_inst/cnt_inst1/cnt_cry[664]
    SLICE_X358Y583       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.685 r  dut_inst/cnt_inst1/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028     8.713    dut_inst/cnt_inst1/cnt_cry[672]
    SLICE_X358Y584       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.736 r  dut_inst/cnt_inst1/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028     8.764    dut_inst/cnt_inst1/cnt_cry[680]
    SLICE_X358Y585       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.787 r  dut_inst/cnt_inst1/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028     8.815    dut_inst/cnt_inst1/cnt_cry[688]
    SLICE_X358Y586       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.838 r  dut_inst/cnt_inst1/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028     8.866    dut_inst/cnt_inst1/cnt_cry[696]
    SLICE_X358Y587       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.889 r  dut_inst/cnt_inst1/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028     8.917    dut_inst/cnt_inst1/cnt_cry[704]
    SLICE_X358Y588       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.940 r  dut_inst/cnt_inst1/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028     8.968    dut_inst/cnt_inst1/cnt_cry[712]
    SLICE_X358Y589       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.991 r  dut_inst/cnt_inst1/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028     9.019    dut_inst/cnt_inst1/cnt_cry[720]
    SLICE_X358Y590       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.042 r  dut_inst/cnt_inst1/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028     9.070    dut_inst/cnt_inst1/cnt_cry[728]
    SLICE_X358Y591       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.093 r  dut_inst/cnt_inst1/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028     9.121    dut_inst/cnt_inst1/cnt_cry[736]
    SLICE_X358Y592       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.144 r  dut_inst/cnt_inst1/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028     9.172    dut_inst/cnt_inst1/cnt_cry[744]
    SLICE_X358Y593       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.195 r  dut_inst/cnt_inst1/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028     9.223    dut_inst/cnt_inst1/cnt_cry[752]
    SLICE_X358Y594       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.246 r  dut_inst/cnt_inst1/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028     9.274    dut_inst/cnt_inst1/cnt_cry[760]
    SLICE_X358Y595       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.297 r  dut_inst/cnt_inst1/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028     9.325    dut_inst/cnt_inst1/cnt_cry[768]
    SLICE_X358Y596       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.348 r  dut_inst/cnt_inst1/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028     9.376    dut_inst/cnt_inst1/cnt_cry[776]
    SLICE_X358Y597       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.399 r  dut_inst/cnt_inst1/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028     9.427    dut_inst/cnt_inst1/cnt_cry[784]
    SLICE_X358Y598       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.450 r  dut_inst/cnt_inst1/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028     9.478    dut_inst/cnt_inst1/cnt_cry[792]
    SLICE_X358Y599       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.623 f  dut_inst/cnt_inst1/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031     9.654    dut_inst/cnt_inst1/cnt_s[798]
    SLICE_X358Y599       FDCE                                         f  dut_inst/cnt_inst1/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.907    47.969    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[798]/C
                         clock pessimism              0.289    48.258    
                         clock uncertainty           -0.035    48.222    
    SLICE_X358Y599       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    48.249    dut_inst/cnt_inst1/cnt[798]
  -------------------------------------------------------------------
                         required time                         48.249    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 38.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         45.000      43.501     BUFGCE_X1Y261   clk1_bufg/I
Min Period        n/a     FDRE/C    n/a            0.550         45.000      44.450     SLICE_X349Y543  dut_inst/aptn_reset_sync_resetn/C
Min Period        n/a     FDCE/C    n/a            0.550         45.000      44.450     SLICE_X356Y550  dut_inst/cnt_inst1/cnt[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X349Y543  dut_inst/aptn_reset_sync_resetn/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X349Y543  dut_inst/aptn_reset_sync_resetn/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         22.500      22.225     SLICE_X356Y550  dut_inst/cnt_inst1/cnt[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X349Y543  dut_inst/aptn_reset_sync_resetn/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         22.500      22.225     SLICE_X349Y543  dut_inst/aptn_reset_sync_resetn/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         22.500      22.225     SLICE_X356Y550  dut_inst/cnt_inst1/cnt[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2
  To Clock:  clk2

Setup :            0  Failing Endpoints,  Worst Slack       43.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.537ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut_inst/cnt_inst2/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2 rise@50.000ns - clk2 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.688ns (42.357%)  route 3.658ns (57.643%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 54.178 - 50.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.470ns (routing 2.378ns, distribution 1.092ns)
  Clock Net Delay (Destination): 3.140ns (routing 2.157ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2 rise edge)       0.000     0.000 r  
    G36                                               0.000     0.000 r  clk2 (IN)
                         net (fo=0)                   0.000     0.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.765     0.765 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.815    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.815 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.150    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.178 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.470     4.648    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X352Y164       FDCE                                         r  dut_inst/cnt_inst2/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y164       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.746 r  dut_inst/cnt_inst2/cnt[0]/Q
                         net (fo=3, routed)           0.823     5.569    dut_inst/cnt_inst2/cnt_temp2[0]
    SLICE_X351Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     5.760 r  dut_inst/cnt_inst2/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     5.788    dut_inst/cnt_inst2/cnt_cry[8]
    SLICE_X351Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.811 r  dut_inst/cnt_inst2/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     5.839    dut_inst/cnt_inst2/cnt_cry[16]
    SLICE_X351Y110       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.862 r  dut_inst/cnt_inst2/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     5.890    dut_inst/cnt_inst2/cnt_cry[24]
    SLICE_X351Y111       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.913 r  dut_inst/cnt_inst2/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     5.941    dut_inst/cnt_inst2/cnt_cry[32]
    SLICE_X351Y112       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.964 r  dut_inst/cnt_inst2/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     5.992    dut_inst/cnt_inst2/cnt_cry[40]
    SLICE_X351Y113       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.015 r  dut_inst/cnt_inst2/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     6.043    dut_inst/cnt_inst2/cnt_cry[48]
    SLICE_X351Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.066 r  dut_inst/cnt_inst2/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     6.094    dut_inst/cnt_inst2/cnt_cry[56]
    SLICE_X351Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.117 r  dut_inst/cnt_inst2/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     6.145    dut_inst/cnt_inst2/cnt_cry[64]
    SLICE_X351Y116       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.168 r  dut_inst/cnt_inst2/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     6.196    dut_inst/cnt_inst2/cnt_cry[72]
    SLICE_X351Y117       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.219 r  dut_inst/cnt_inst2/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.028     6.247    dut_inst/cnt_inst2/cnt_cry[80]
    SLICE_X351Y118       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.270 r  dut_inst/cnt_inst2/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     6.298    dut_inst/cnt_inst2/cnt_cry[88]
    SLICE_X351Y119       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.321 r  dut_inst/cnt_inst2/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     6.349    dut_inst/cnt_inst2/cnt_cry[96]
    SLICE_X351Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.372 r  dut_inst/cnt_inst2/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     6.400    dut_inst/cnt_inst2/cnt_cry[104]
    SLICE_X351Y121       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.423 r  dut_inst/cnt_inst2/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     6.451    dut_inst/cnt_inst2/cnt_cry[112]
    SLICE_X351Y122       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.474 r  dut_inst/cnt_inst2/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     6.502    dut_inst/cnt_inst2/cnt_cry[120]
    SLICE_X351Y123       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.525 r  dut_inst/cnt_inst2/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     6.553    dut_inst/cnt_inst2/cnt_cry[128]
    SLICE_X351Y124       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.576 r  dut_inst/cnt_inst2/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     6.604    dut_inst/cnt_inst2/cnt_cry[136]
    SLICE_X351Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.627 r  dut_inst/cnt_inst2/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     6.655    dut_inst/cnt_inst2/cnt_cry[144]
    SLICE_X351Y126       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.678 r  dut_inst/cnt_inst2/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     6.706    dut_inst/cnt_inst2/cnt_cry[152]
    SLICE_X351Y127       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.729 r  dut_inst/cnt_inst2/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     6.757    dut_inst/cnt_inst2/cnt_cry[160]
    SLICE_X351Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.780 r  dut_inst/cnt_inst2/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     6.808    dut_inst/cnt_inst2/cnt_cry[168]
    SLICE_X351Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.831 r  dut_inst/cnt_inst2/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     6.859    dut_inst/cnt_inst2/cnt_cry[176]
    SLICE_X351Y130       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.882 r  dut_inst/cnt_inst2/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     6.910    dut_inst/cnt_inst2/cnt_cry[184]
    SLICE_X351Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.933 r  dut_inst/cnt_inst2/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     6.961    dut_inst/cnt_inst2/cnt_cry[192]
    SLICE_X351Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.984 r  dut_inst/cnt_inst2/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     7.012    dut_inst/cnt_inst2/cnt_cry[200]
    SLICE_X351Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.035 r  dut_inst/cnt_inst2/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     7.063    dut_inst/cnt_inst2/cnt_cry[208]
    SLICE_X351Y134       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.086 r  dut_inst/cnt_inst2/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     7.114    dut_inst/cnt_inst2/cnt_cry[216]
    SLICE_X351Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.137 r  dut_inst/cnt_inst2/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     7.165    dut_inst/cnt_inst2/cnt_cry[224]
    SLICE_X351Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.188 r  dut_inst/cnt_inst2/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     7.216    dut_inst/cnt_inst2/cnt_cry[232]
    SLICE_X351Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.239 r  dut_inst/cnt_inst2/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     7.267    dut_inst/cnt_inst2/cnt_cry[240]
    SLICE_X351Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.290 r  dut_inst/cnt_inst2/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     7.318    dut_inst/cnt_inst2/cnt_cry[248]
    SLICE_X351Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.341 r  dut_inst/cnt_inst2/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     7.369    dut_inst/cnt_inst2/cnt_cry[256]
    SLICE_X351Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.392 r  dut_inst/cnt_inst2/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     7.420    dut_inst/cnt_inst2/cnt_cry[264]
    SLICE_X351Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.443 r  dut_inst/cnt_inst2/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     7.471    dut_inst/cnt_inst2/cnt_cry[272]
    SLICE_X351Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.494 r  dut_inst/cnt_inst2/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     7.522    dut_inst/cnt_inst2/cnt_cry[280]
    SLICE_X351Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.545 r  dut_inst/cnt_inst2/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     7.573    dut_inst/cnt_inst2/cnt_cry[288]
    SLICE_X351Y144       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.596 r  dut_inst/cnt_inst2/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     7.624    dut_inst/cnt_inst2/cnt_cry[296]
    SLICE_X351Y145       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.647 r  dut_inst/cnt_inst2/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     7.675    dut_inst/cnt_inst2/cnt_cry[304]
    SLICE_X351Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.698 r  dut_inst/cnt_inst2/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     7.726    dut_inst/cnt_inst2/cnt_cry[312]
    SLICE_X351Y147       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.749 r  dut_inst/cnt_inst2/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     7.777    dut_inst/cnt_inst2/cnt_cry[320]
    SLICE_X351Y148       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.800 r  dut_inst/cnt_inst2/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     7.828    dut_inst/cnt_inst2/cnt_cry[328]
    SLICE_X351Y149       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.851 r  dut_inst/cnt_inst2/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.060     7.911    dut_inst/cnt_inst2/cnt_cry[336]
    SLICE_X351Y150       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.934 r  dut_inst/cnt_inst2/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     7.962    dut_inst/cnt_inst2/cnt_cry[344]
    SLICE_X351Y151       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.985 r  dut_inst/cnt_inst2/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     8.013    dut_inst/cnt_inst2/cnt_cry[352]
    SLICE_X351Y152       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.036 r  dut_inst/cnt_inst2/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     8.064    dut_inst/cnt_inst2/cnt_cry[360]
    SLICE_X351Y153       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.087 r  dut_inst/cnt_inst2/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     8.115    dut_inst/cnt_inst2/cnt_cry[368]
    SLICE_X351Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.138 r  dut_inst/cnt_inst2/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     8.166    dut_inst/cnt_inst2/cnt_cry[376]
    SLICE_X351Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.189 r  dut_inst/cnt_inst2/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     8.217    dut_inst/cnt_inst2/cnt_cry[384]
    SLICE_X351Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.240 r  dut_inst/cnt_inst2/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     8.268    dut_inst/cnt_inst2/cnt_cry[392]
    SLICE_X351Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.291 r  dut_inst/cnt_inst2/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     8.319    dut_inst/cnt_inst2/cnt_cry[400]
    SLICE_X351Y158       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.342 r  dut_inst/cnt_inst2/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     8.370    dut_inst/cnt_inst2/cnt_cry[408]
    SLICE_X351Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.393 r  dut_inst/cnt_inst2/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     8.421    dut_inst/cnt_inst2/cnt_cry[416]
    SLICE_X351Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.444 r  dut_inst/cnt_inst2/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     8.472    dut_inst/cnt_inst2/cnt_cry[424]
    SLICE_X351Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.495 r  dut_inst/cnt_inst2/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     8.523    dut_inst/cnt_inst2/cnt_cry[432]
    SLICE_X351Y162       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.546 r  dut_inst/cnt_inst2/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     8.574    dut_inst/cnt_inst2/cnt_cry[440]
    SLICE_X351Y163       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.597 r  dut_inst/cnt_inst2/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     8.625    dut_inst/cnt_inst2/cnt_cry[448]
    SLICE_X351Y164       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.648 r  dut_inst/cnt_inst2/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     8.676    dut_inst/cnt_inst2/cnt_cry[456]
    SLICE_X351Y165       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.699 r  dut_inst/cnt_inst2/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     8.727    dut_inst/cnt_inst2/cnt_cry[464]
    SLICE_X351Y166       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.750 r  dut_inst/cnt_inst2/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     8.778    dut_inst/cnt_inst2/cnt_cry[472]
    SLICE_X351Y167       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.801 r  dut_inst/cnt_inst2/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     8.829    dut_inst/cnt_inst2/cnt_cry[480]
    SLICE_X351Y168       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.852 r  dut_inst/cnt_inst2/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     8.880    dut_inst/cnt_inst2/cnt_cry[488]
    SLICE_X351Y169       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.903 r  dut_inst/cnt_inst2/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     8.931    dut_inst/cnt_inst2/cnt_cry[496]
    SLICE_X351Y170       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.954 r  dut_inst/cnt_inst2/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     8.982    dut_inst/cnt_inst2/cnt_cry[504]
    SLICE_X351Y171       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.005 r  dut_inst/cnt_inst2/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     9.033    dut_inst/cnt_inst2/cnt_cry[512]
    SLICE_X351Y172       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.056 r  dut_inst/cnt_inst2/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     9.084    dut_inst/cnt_inst2/cnt_cry[520]
    SLICE_X351Y173       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.107 r  dut_inst/cnt_inst2/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     9.135    dut_inst/cnt_inst2/cnt_cry[528]
    SLICE_X351Y174       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.158 r  dut_inst/cnt_inst2/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     9.186    dut_inst/cnt_inst2/cnt_cry[536]
    SLICE_X351Y175       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.209 r  dut_inst/cnt_inst2/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     9.237    dut_inst/cnt_inst2/cnt_cry[544]
    SLICE_X351Y176       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.260 r  dut_inst/cnt_inst2/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     9.288    dut_inst/cnt_inst2/cnt_cry[552]
    SLICE_X351Y177       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.311 r  dut_inst/cnt_inst2/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.028     9.339    dut_inst/cnt_inst2/cnt_cry[560]
    SLICE_X351Y178       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.362 r  dut_inst/cnt_inst2/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     9.390    dut_inst/cnt_inst2/cnt_cry[568]
    SLICE_X351Y179       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.413 r  dut_inst/cnt_inst2/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     9.441    dut_inst/cnt_inst2/cnt_cry[576]
    SLICE_X351Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.464 r  dut_inst/cnt_inst2/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     9.492    dut_inst/cnt_inst2/cnt_cry[584]
    SLICE_X351Y181       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.515 r  dut_inst/cnt_inst2/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     9.543    dut_inst/cnt_inst2/cnt_cry[592]
    SLICE_X351Y182       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.566 r  dut_inst/cnt_inst2/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     9.594    dut_inst/cnt_inst2/cnt_cry[600]
    SLICE_X351Y183       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.617 r  dut_inst/cnt_inst2/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     9.645    dut_inst/cnt_inst2/cnt_cry[608]
    SLICE_X351Y184       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.668 r  dut_inst/cnt_inst2/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     9.696    dut_inst/cnt_inst2/cnt_cry[616]
    SLICE_X351Y185       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.719 r  dut_inst/cnt_inst2/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     9.747    dut_inst/cnt_inst2/cnt_cry[624]
    SLICE_X351Y186       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.770 r  dut_inst/cnt_inst2/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     9.798    dut_inst/cnt_inst2/cnt_cry[632]
    SLICE_X351Y187       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.821 r  dut_inst/cnt_inst2/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     9.849    dut_inst/cnt_inst2/cnt_cry[640]
    SLICE_X351Y188       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.872 r  dut_inst/cnt_inst2/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     9.900    dut_inst/cnt_inst2/cnt_cry[648]
    SLICE_X351Y189       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.923 r  dut_inst/cnt_inst2/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     9.951    dut_inst/cnt_inst2/cnt_cry[656]
    SLICE_X351Y190       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.974 r  dut_inst/cnt_inst2/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028    10.002    dut_inst/cnt_inst2/cnt_cry[664]
    SLICE_X351Y191       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.025 r  dut_inst/cnt_inst2/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028    10.053    dut_inst/cnt_inst2/cnt_cry[672]
    SLICE_X351Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.076 r  dut_inst/cnt_inst2/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028    10.104    dut_inst/cnt_inst2/cnt_cry[680]
    SLICE_X351Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.127 r  dut_inst/cnt_inst2/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028    10.155    dut_inst/cnt_inst2/cnt_cry[688]
    SLICE_X351Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.178 r  dut_inst/cnt_inst2/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028    10.206    dut_inst/cnt_inst2/cnt_cry[696]
    SLICE_X351Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.229 r  dut_inst/cnt_inst2/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028    10.257    dut_inst/cnt_inst2/cnt_cry[704]
    SLICE_X351Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.280 r  dut_inst/cnt_inst2/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028    10.308    dut_inst/cnt_inst2/cnt_cry[712]
    SLICE_X351Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.331 r  dut_inst/cnt_inst2/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028    10.359    dut_inst/cnt_inst2/cnt_cry[720]
    SLICE_X351Y198       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.382 r  dut_inst/cnt_inst2/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028    10.410    dut_inst/cnt_inst2/cnt_cry[728]
    SLICE_X351Y199       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.433 r  dut_inst/cnt_inst2/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028    10.461    dut_inst/cnt_inst2/cnt_cry[736]
    SLICE_X351Y200       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.484 r  dut_inst/cnt_inst2/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028    10.512    dut_inst/cnt_inst2/cnt_cry[744]
    SLICE_X351Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.535 r  dut_inst/cnt_inst2/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028    10.563    dut_inst/cnt_inst2/cnt_cry[752]
    SLICE_X351Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.586 r  dut_inst/cnt_inst2/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028    10.614    dut_inst/cnt_inst2/cnt_cry[760]
    SLICE_X351Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.637 r  dut_inst/cnt_inst2/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028    10.665    dut_inst/cnt_inst2/cnt_cry[768]
    SLICE_X351Y204       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.688 r  dut_inst/cnt_inst2/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028    10.716    dut_inst/cnt_inst2/cnt_cry[776]
    SLICE_X351Y205       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.739 r  dut_inst/cnt_inst2/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028    10.767    dut_inst/cnt_inst2/cnt_cry[784]
    SLICE_X351Y206       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.790 r  dut_inst/cnt_inst2/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028    10.818    dut_inst/cnt_inst2/cnt_cry[792]
    SLICE_X351Y207       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145    10.963 r  dut_inst/cnt_inst2/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031    10.994    dut_inst/cnt_inst2/cnt_s[798]
    SLICE_X351Y207       FDCE                                         r  dut_inst/cnt_inst2/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2 rise edge)      50.000    50.000 r  
    G36                                               0.000    50.000 r  clk2 (IN)
                         net (fo=0)                   0.000    50.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678    50.678 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.718    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.718 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    51.014    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.038 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.140    54.178    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X351Y207       FDCE                                         r  dut_inst/cnt_inst2/cnt[798]/C
                         clock pessimism              0.361    54.539    
                         clock uncertainty           -0.035    54.504    
    SLICE_X351Y207       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    54.531    dut_inst/cnt_inst2/cnt[798]
  -------------------------------------------------------------------
                         required time                         54.531    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 43.537    

Slack (MET) :             43.537ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut_inst/cnt_inst2/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2 rise@50.000ns - clk2 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.688ns (42.357%)  route 3.658ns (57.643%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 54.178 - 50.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.470ns (routing 2.378ns, distribution 1.092ns)
  Clock Net Delay (Destination): 3.140ns (routing 2.157ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2 rise edge)       0.000     0.000 r  
    G36                                               0.000     0.000 r  clk2 (IN)
                         net (fo=0)                   0.000     0.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.765     0.765 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.815    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.815 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.150    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.178 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.470     4.648    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X352Y164       FDCE                                         r  dut_inst/cnt_inst2/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y164       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.746 f  dut_inst/cnt_inst2/cnt[0]/Q
                         net (fo=3, routed)           0.823     5.569    dut_inst/cnt_inst2/cnt_temp2[0]
    SLICE_X351Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     5.760 f  dut_inst/cnt_inst2/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     5.788    dut_inst/cnt_inst2/cnt_cry[8]
    SLICE_X351Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.811 f  dut_inst/cnt_inst2/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     5.839    dut_inst/cnt_inst2/cnt_cry[16]
    SLICE_X351Y110       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.862 f  dut_inst/cnt_inst2/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     5.890    dut_inst/cnt_inst2/cnt_cry[24]
    SLICE_X351Y111       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.913 f  dut_inst/cnt_inst2/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     5.941    dut_inst/cnt_inst2/cnt_cry[32]
    SLICE_X351Y112       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.964 f  dut_inst/cnt_inst2/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     5.992    dut_inst/cnt_inst2/cnt_cry[40]
    SLICE_X351Y113       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.015 f  dut_inst/cnt_inst2/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     6.043    dut_inst/cnt_inst2/cnt_cry[48]
    SLICE_X351Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.066 f  dut_inst/cnt_inst2/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     6.094    dut_inst/cnt_inst2/cnt_cry[56]
    SLICE_X351Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.117 f  dut_inst/cnt_inst2/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     6.145    dut_inst/cnt_inst2/cnt_cry[64]
    SLICE_X351Y116       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.168 f  dut_inst/cnt_inst2/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     6.196    dut_inst/cnt_inst2/cnt_cry[72]
    SLICE_X351Y117       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.219 f  dut_inst/cnt_inst2/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.028     6.247    dut_inst/cnt_inst2/cnt_cry[80]
    SLICE_X351Y118       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.270 f  dut_inst/cnt_inst2/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     6.298    dut_inst/cnt_inst2/cnt_cry[88]
    SLICE_X351Y119       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.321 f  dut_inst/cnt_inst2/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     6.349    dut_inst/cnt_inst2/cnt_cry[96]
    SLICE_X351Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.372 f  dut_inst/cnt_inst2/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     6.400    dut_inst/cnt_inst2/cnt_cry[104]
    SLICE_X351Y121       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.423 f  dut_inst/cnt_inst2/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     6.451    dut_inst/cnt_inst2/cnt_cry[112]
    SLICE_X351Y122       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.474 f  dut_inst/cnt_inst2/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     6.502    dut_inst/cnt_inst2/cnt_cry[120]
    SLICE_X351Y123       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.525 f  dut_inst/cnt_inst2/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     6.553    dut_inst/cnt_inst2/cnt_cry[128]
    SLICE_X351Y124       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.576 f  dut_inst/cnt_inst2/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     6.604    dut_inst/cnt_inst2/cnt_cry[136]
    SLICE_X351Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.627 f  dut_inst/cnt_inst2/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     6.655    dut_inst/cnt_inst2/cnt_cry[144]
    SLICE_X351Y126       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.678 f  dut_inst/cnt_inst2/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     6.706    dut_inst/cnt_inst2/cnt_cry[152]
    SLICE_X351Y127       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.729 f  dut_inst/cnt_inst2/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     6.757    dut_inst/cnt_inst2/cnt_cry[160]
    SLICE_X351Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.780 f  dut_inst/cnt_inst2/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     6.808    dut_inst/cnt_inst2/cnt_cry[168]
    SLICE_X351Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.831 f  dut_inst/cnt_inst2/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     6.859    dut_inst/cnt_inst2/cnt_cry[176]
    SLICE_X351Y130       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.882 f  dut_inst/cnt_inst2/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     6.910    dut_inst/cnt_inst2/cnt_cry[184]
    SLICE_X351Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.933 f  dut_inst/cnt_inst2/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     6.961    dut_inst/cnt_inst2/cnt_cry[192]
    SLICE_X351Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.984 f  dut_inst/cnt_inst2/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     7.012    dut_inst/cnt_inst2/cnt_cry[200]
    SLICE_X351Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.035 f  dut_inst/cnt_inst2/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     7.063    dut_inst/cnt_inst2/cnt_cry[208]
    SLICE_X351Y134       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.086 f  dut_inst/cnt_inst2/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     7.114    dut_inst/cnt_inst2/cnt_cry[216]
    SLICE_X351Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.137 f  dut_inst/cnt_inst2/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     7.165    dut_inst/cnt_inst2/cnt_cry[224]
    SLICE_X351Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.188 f  dut_inst/cnt_inst2/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     7.216    dut_inst/cnt_inst2/cnt_cry[232]
    SLICE_X351Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.239 f  dut_inst/cnt_inst2/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     7.267    dut_inst/cnt_inst2/cnt_cry[240]
    SLICE_X351Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.290 f  dut_inst/cnt_inst2/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     7.318    dut_inst/cnt_inst2/cnt_cry[248]
    SLICE_X351Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.341 f  dut_inst/cnt_inst2/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     7.369    dut_inst/cnt_inst2/cnt_cry[256]
    SLICE_X351Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.392 f  dut_inst/cnt_inst2/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     7.420    dut_inst/cnt_inst2/cnt_cry[264]
    SLICE_X351Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.443 f  dut_inst/cnt_inst2/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     7.471    dut_inst/cnt_inst2/cnt_cry[272]
    SLICE_X351Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.494 f  dut_inst/cnt_inst2/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     7.522    dut_inst/cnt_inst2/cnt_cry[280]
    SLICE_X351Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.545 f  dut_inst/cnt_inst2/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     7.573    dut_inst/cnt_inst2/cnt_cry[288]
    SLICE_X351Y144       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.596 f  dut_inst/cnt_inst2/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     7.624    dut_inst/cnt_inst2/cnt_cry[296]
    SLICE_X351Y145       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.647 f  dut_inst/cnt_inst2/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     7.675    dut_inst/cnt_inst2/cnt_cry[304]
    SLICE_X351Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.698 f  dut_inst/cnt_inst2/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     7.726    dut_inst/cnt_inst2/cnt_cry[312]
    SLICE_X351Y147       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.749 f  dut_inst/cnt_inst2/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     7.777    dut_inst/cnt_inst2/cnt_cry[320]
    SLICE_X351Y148       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.800 f  dut_inst/cnt_inst2/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     7.828    dut_inst/cnt_inst2/cnt_cry[328]
    SLICE_X351Y149       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.851 f  dut_inst/cnt_inst2/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.060     7.911    dut_inst/cnt_inst2/cnt_cry[336]
    SLICE_X351Y150       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.934 f  dut_inst/cnt_inst2/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     7.962    dut_inst/cnt_inst2/cnt_cry[344]
    SLICE_X351Y151       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.985 f  dut_inst/cnt_inst2/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     8.013    dut_inst/cnt_inst2/cnt_cry[352]
    SLICE_X351Y152       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.036 f  dut_inst/cnt_inst2/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     8.064    dut_inst/cnt_inst2/cnt_cry[360]
    SLICE_X351Y153       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.087 f  dut_inst/cnt_inst2/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     8.115    dut_inst/cnt_inst2/cnt_cry[368]
    SLICE_X351Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.138 f  dut_inst/cnt_inst2/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     8.166    dut_inst/cnt_inst2/cnt_cry[376]
    SLICE_X351Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.189 f  dut_inst/cnt_inst2/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     8.217    dut_inst/cnt_inst2/cnt_cry[384]
    SLICE_X351Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.240 f  dut_inst/cnt_inst2/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     8.268    dut_inst/cnt_inst2/cnt_cry[392]
    SLICE_X351Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.291 f  dut_inst/cnt_inst2/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     8.319    dut_inst/cnt_inst2/cnt_cry[400]
    SLICE_X351Y158       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.342 f  dut_inst/cnt_inst2/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     8.370    dut_inst/cnt_inst2/cnt_cry[408]
    SLICE_X351Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.393 f  dut_inst/cnt_inst2/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     8.421    dut_inst/cnt_inst2/cnt_cry[416]
    SLICE_X351Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.444 f  dut_inst/cnt_inst2/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     8.472    dut_inst/cnt_inst2/cnt_cry[424]
    SLICE_X351Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.495 f  dut_inst/cnt_inst2/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     8.523    dut_inst/cnt_inst2/cnt_cry[432]
    SLICE_X351Y162       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.546 f  dut_inst/cnt_inst2/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     8.574    dut_inst/cnt_inst2/cnt_cry[440]
    SLICE_X351Y163       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.597 f  dut_inst/cnt_inst2/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     8.625    dut_inst/cnt_inst2/cnt_cry[448]
    SLICE_X351Y164       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.648 f  dut_inst/cnt_inst2/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     8.676    dut_inst/cnt_inst2/cnt_cry[456]
    SLICE_X351Y165       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.699 f  dut_inst/cnt_inst2/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     8.727    dut_inst/cnt_inst2/cnt_cry[464]
    SLICE_X351Y166       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.750 f  dut_inst/cnt_inst2/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     8.778    dut_inst/cnt_inst2/cnt_cry[472]
    SLICE_X351Y167       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.801 f  dut_inst/cnt_inst2/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     8.829    dut_inst/cnt_inst2/cnt_cry[480]
    SLICE_X351Y168       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.852 f  dut_inst/cnt_inst2/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     8.880    dut_inst/cnt_inst2/cnt_cry[488]
    SLICE_X351Y169       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.903 f  dut_inst/cnt_inst2/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     8.931    dut_inst/cnt_inst2/cnt_cry[496]
    SLICE_X351Y170       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.954 f  dut_inst/cnt_inst2/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     8.982    dut_inst/cnt_inst2/cnt_cry[504]
    SLICE_X351Y171       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.005 f  dut_inst/cnt_inst2/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     9.033    dut_inst/cnt_inst2/cnt_cry[512]
    SLICE_X351Y172       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.056 f  dut_inst/cnt_inst2/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     9.084    dut_inst/cnt_inst2/cnt_cry[520]
    SLICE_X351Y173       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.107 f  dut_inst/cnt_inst2/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     9.135    dut_inst/cnt_inst2/cnt_cry[528]
    SLICE_X351Y174       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.158 f  dut_inst/cnt_inst2/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     9.186    dut_inst/cnt_inst2/cnt_cry[536]
    SLICE_X351Y175       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.209 f  dut_inst/cnt_inst2/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     9.237    dut_inst/cnt_inst2/cnt_cry[544]
    SLICE_X351Y176       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.260 f  dut_inst/cnt_inst2/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     9.288    dut_inst/cnt_inst2/cnt_cry[552]
    SLICE_X351Y177       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.311 f  dut_inst/cnt_inst2/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.028     9.339    dut_inst/cnt_inst2/cnt_cry[560]
    SLICE_X351Y178       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.362 f  dut_inst/cnt_inst2/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     9.390    dut_inst/cnt_inst2/cnt_cry[568]
    SLICE_X351Y179       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.413 f  dut_inst/cnt_inst2/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     9.441    dut_inst/cnt_inst2/cnt_cry[576]
    SLICE_X351Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.464 f  dut_inst/cnt_inst2/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     9.492    dut_inst/cnt_inst2/cnt_cry[584]
    SLICE_X351Y181       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.515 f  dut_inst/cnt_inst2/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     9.543    dut_inst/cnt_inst2/cnt_cry[592]
    SLICE_X351Y182       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.566 f  dut_inst/cnt_inst2/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     9.594    dut_inst/cnt_inst2/cnt_cry[600]
    SLICE_X351Y183       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.617 f  dut_inst/cnt_inst2/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     9.645    dut_inst/cnt_inst2/cnt_cry[608]
    SLICE_X351Y184       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.668 f  dut_inst/cnt_inst2/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     9.696    dut_inst/cnt_inst2/cnt_cry[616]
    SLICE_X351Y185       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.719 f  dut_inst/cnt_inst2/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     9.747    dut_inst/cnt_inst2/cnt_cry[624]
    SLICE_X351Y186       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.770 f  dut_inst/cnt_inst2/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     9.798    dut_inst/cnt_inst2/cnt_cry[632]
    SLICE_X351Y187       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.821 f  dut_inst/cnt_inst2/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     9.849    dut_inst/cnt_inst2/cnt_cry[640]
    SLICE_X351Y188       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.872 f  dut_inst/cnt_inst2/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     9.900    dut_inst/cnt_inst2/cnt_cry[648]
    SLICE_X351Y189       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.923 f  dut_inst/cnt_inst2/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     9.951    dut_inst/cnt_inst2/cnt_cry[656]
    SLICE_X351Y190       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.974 f  dut_inst/cnt_inst2/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028    10.002    dut_inst/cnt_inst2/cnt_cry[664]
    SLICE_X351Y191       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.025 f  dut_inst/cnt_inst2/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028    10.053    dut_inst/cnt_inst2/cnt_cry[672]
    SLICE_X351Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.076 f  dut_inst/cnt_inst2/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028    10.104    dut_inst/cnt_inst2/cnt_cry[680]
    SLICE_X351Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.127 f  dut_inst/cnt_inst2/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028    10.155    dut_inst/cnt_inst2/cnt_cry[688]
    SLICE_X351Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.178 f  dut_inst/cnt_inst2/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028    10.206    dut_inst/cnt_inst2/cnt_cry[696]
    SLICE_X351Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.229 f  dut_inst/cnt_inst2/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028    10.257    dut_inst/cnt_inst2/cnt_cry[704]
    SLICE_X351Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.280 f  dut_inst/cnt_inst2/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028    10.308    dut_inst/cnt_inst2/cnt_cry[712]
    SLICE_X351Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.331 f  dut_inst/cnt_inst2/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028    10.359    dut_inst/cnt_inst2/cnt_cry[720]
    SLICE_X351Y198       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.382 f  dut_inst/cnt_inst2/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028    10.410    dut_inst/cnt_inst2/cnt_cry[728]
    SLICE_X351Y199       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.433 f  dut_inst/cnt_inst2/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028    10.461    dut_inst/cnt_inst2/cnt_cry[736]
    SLICE_X351Y200       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.484 f  dut_inst/cnt_inst2/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028    10.512    dut_inst/cnt_inst2/cnt_cry[744]
    SLICE_X351Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.535 f  dut_inst/cnt_inst2/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028    10.563    dut_inst/cnt_inst2/cnt_cry[752]
    SLICE_X351Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.586 f  dut_inst/cnt_inst2/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028    10.614    dut_inst/cnt_inst2/cnt_cry[760]
    SLICE_X351Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.637 f  dut_inst/cnt_inst2/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028    10.665    dut_inst/cnt_inst2/cnt_cry[768]
    SLICE_X351Y204       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.688 f  dut_inst/cnt_inst2/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028    10.716    dut_inst/cnt_inst2/cnt_cry[776]
    SLICE_X351Y205       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.739 f  dut_inst/cnt_inst2/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028    10.767    dut_inst/cnt_inst2/cnt_cry[784]
    SLICE_X351Y206       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.790 f  dut_inst/cnt_inst2/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028    10.818    dut_inst/cnt_inst2/cnt_cry[792]
    SLICE_X351Y207       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145    10.963 r  dut_inst/cnt_inst2/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031    10.994    dut_inst/cnt_inst2/cnt_s[798]
    SLICE_X351Y207       FDCE                                         r  dut_inst/cnt_inst2/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2 rise edge)      50.000    50.000 r  
    G36                                               0.000    50.000 r  clk2 (IN)
                         net (fo=0)                   0.000    50.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678    50.678 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.718    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.718 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    51.014    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.038 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.140    54.178    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X351Y207       FDCE                                         r  dut_inst/cnt_inst2/cnt[798]/C
                         clock pessimism              0.361    54.539    
                         clock uncertainty           -0.035    54.504    
    SLICE_X351Y207       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    54.531    dut_inst/cnt_inst2/cnt[798]
  -------------------------------------------------------------------
                         required time                         54.531    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 43.537    

Slack (MET) :             43.537ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut_inst/cnt_inst2/cnt[798]/D
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2 rise@50.000ns - clk2 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.688ns (42.357%)  route 3.658ns (57.643%))
  Logic Levels:           100  (CARRY8=100)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 54.178 - 50.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.470ns (routing 2.378ns, distribution 1.092ns)
  Clock Net Delay (Destination): 3.140ns (routing 2.157ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2 rise edge)       0.000     0.000 r  
    G36                                               0.000     0.000 r  clk2 (IN)
                         net (fo=0)                   0.000     0.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.765     0.765 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.815    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.815 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.150    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.178 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.470     4.648    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X352Y164       FDCE                                         r  dut_inst/cnt_inst2/cnt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y164       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.746 r  dut_inst/cnt_inst2/cnt[0]/Q
                         net (fo=3, routed)           0.823     5.569    dut_inst/cnt_inst2/cnt_temp2[0]
    SLICE_X351Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     5.760 r  dut_inst/cnt_inst2/cnt_cry[4]/CO[7]
                         net (fo=1, routed)           0.028     5.788    dut_inst/cnt_inst2/cnt_cry[8]
    SLICE_X351Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.811 r  dut_inst/cnt_inst2/cnt_cry[12]/CO[7]
                         net (fo=1, routed)           0.028     5.839    dut_inst/cnt_inst2/cnt_cry[16]
    SLICE_X351Y110       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.862 r  dut_inst/cnt_inst2/cnt_cry[20]/CO[7]
                         net (fo=1, routed)           0.028     5.890    dut_inst/cnt_inst2/cnt_cry[24]
    SLICE_X351Y111       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.913 r  dut_inst/cnt_inst2/cnt_cry[28]/CO[7]
                         net (fo=1, routed)           0.028     5.941    dut_inst/cnt_inst2/cnt_cry[32]
    SLICE_X351Y112       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.964 r  dut_inst/cnt_inst2/cnt_cry[36]/CO[7]
                         net (fo=1, routed)           0.028     5.992    dut_inst/cnt_inst2/cnt_cry[40]
    SLICE_X351Y113       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.015 r  dut_inst/cnt_inst2/cnt_cry[44]/CO[7]
                         net (fo=1, routed)           0.028     6.043    dut_inst/cnt_inst2/cnt_cry[48]
    SLICE_X351Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.066 r  dut_inst/cnt_inst2/cnt_cry[52]/CO[7]
                         net (fo=1, routed)           0.028     6.094    dut_inst/cnt_inst2/cnt_cry[56]
    SLICE_X351Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.117 r  dut_inst/cnt_inst2/cnt_cry[60]/CO[7]
                         net (fo=1, routed)           0.028     6.145    dut_inst/cnt_inst2/cnt_cry[64]
    SLICE_X351Y116       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.168 r  dut_inst/cnt_inst2/cnt_cry[68]/CO[7]
                         net (fo=1, routed)           0.028     6.196    dut_inst/cnt_inst2/cnt_cry[72]
    SLICE_X351Y117       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.219 r  dut_inst/cnt_inst2/cnt_cry[76]/CO[7]
                         net (fo=1, routed)           0.028     6.247    dut_inst/cnt_inst2/cnt_cry[80]
    SLICE_X351Y118       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.270 r  dut_inst/cnt_inst2/cnt_cry[84]/CO[7]
                         net (fo=1, routed)           0.028     6.298    dut_inst/cnt_inst2/cnt_cry[88]
    SLICE_X351Y119       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.321 r  dut_inst/cnt_inst2/cnt_cry[92]/CO[7]
                         net (fo=1, routed)           0.028     6.349    dut_inst/cnt_inst2/cnt_cry[96]
    SLICE_X351Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.372 r  dut_inst/cnt_inst2/cnt_cry[100]/CO[7]
                         net (fo=1, routed)           0.028     6.400    dut_inst/cnt_inst2/cnt_cry[104]
    SLICE_X351Y121       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.423 r  dut_inst/cnt_inst2/cnt_cry[108]/CO[7]
                         net (fo=1, routed)           0.028     6.451    dut_inst/cnt_inst2/cnt_cry[112]
    SLICE_X351Y122       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.474 r  dut_inst/cnt_inst2/cnt_cry[116]/CO[7]
                         net (fo=1, routed)           0.028     6.502    dut_inst/cnt_inst2/cnt_cry[120]
    SLICE_X351Y123       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.525 r  dut_inst/cnt_inst2/cnt_cry[124]/CO[7]
                         net (fo=1, routed)           0.028     6.553    dut_inst/cnt_inst2/cnt_cry[128]
    SLICE_X351Y124       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.576 r  dut_inst/cnt_inst2/cnt_cry[132]/CO[7]
                         net (fo=1, routed)           0.028     6.604    dut_inst/cnt_inst2/cnt_cry[136]
    SLICE_X351Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.627 r  dut_inst/cnt_inst2/cnt_cry[140]/CO[7]
                         net (fo=1, routed)           0.028     6.655    dut_inst/cnt_inst2/cnt_cry[144]
    SLICE_X351Y126       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.678 r  dut_inst/cnt_inst2/cnt_cry[148]/CO[7]
                         net (fo=1, routed)           0.028     6.706    dut_inst/cnt_inst2/cnt_cry[152]
    SLICE_X351Y127       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.729 r  dut_inst/cnt_inst2/cnt_cry[156]/CO[7]
                         net (fo=1, routed)           0.028     6.757    dut_inst/cnt_inst2/cnt_cry[160]
    SLICE_X351Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.780 r  dut_inst/cnt_inst2/cnt_cry[164]/CO[7]
                         net (fo=1, routed)           0.028     6.808    dut_inst/cnt_inst2/cnt_cry[168]
    SLICE_X351Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.831 r  dut_inst/cnt_inst2/cnt_cry[172]/CO[7]
                         net (fo=1, routed)           0.028     6.859    dut_inst/cnt_inst2/cnt_cry[176]
    SLICE_X351Y130       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.882 r  dut_inst/cnt_inst2/cnt_cry[180]/CO[7]
                         net (fo=1, routed)           0.028     6.910    dut_inst/cnt_inst2/cnt_cry[184]
    SLICE_X351Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.933 r  dut_inst/cnt_inst2/cnt_cry[188]/CO[7]
                         net (fo=1, routed)           0.028     6.961    dut_inst/cnt_inst2/cnt_cry[192]
    SLICE_X351Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.984 r  dut_inst/cnt_inst2/cnt_cry[196]/CO[7]
                         net (fo=1, routed)           0.028     7.012    dut_inst/cnt_inst2/cnt_cry[200]
    SLICE_X351Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.035 r  dut_inst/cnt_inst2/cnt_cry[204]/CO[7]
                         net (fo=1, routed)           0.028     7.063    dut_inst/cnt_inst2/cnt_cry[208]
    SLICE_X351Y134       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.086 r  dut_inst/cnt_inst2/cnt_cry[212]/CO[7]
                         net (fo=1, routed)           0.028     7.114    dut_inst/cnt_inst2/cnt_cry[216]
    SLICE_X351Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.137 r  dut_inst/cnt_inst2/cnt_cry[220]/CO[7]
                         net (fo=1, routed)           0.028     7.165    dut_inst/cnt_inst2/cnt_cry[224]
    SLICE_X351Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.188 r  dut_inst/cnt_inst2/cnt_cry[228]/CO[7]
                         net (fo=1, routed)           0.028     7.216    dut_inst/cnt_inst2/cnt_cry[232]
    SLICE_X351Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.239 r  dut_inst/cnt_inst2/cnt_cry[236]/CO[7]
                         net (fo=1, routed)           0.028     7.267    dut_inst/cnt_inst2/cnt_cry[240]
    SLICE_X351Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.290 r  dut_inst/cnt_inst2/cnt_cry[244]/CO[7]
                         net (fo=1, routed)           0.028     7.318    dut_inst/cnt_inst2/cnt_cry[248]
    SLICE_X351Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.341 r  dut_inst/cnt_inst2/cnt_cry[252]/CO[7]
                         net (fo=1, routed)           0.028     7.369    dut_inst/cnt_inst2/cnt_cry[256]
    SLICE_X351Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.392 r  dut_inst/cnt_inst2/cnt_cry[260]/CO[7]
                         net (fo=1, routed)           0.028     7.420    dut_inst/cnt_inst2/cnt_cry[264]
    SLICE_X351Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.443 r  dut_inst/cnt_inst2/cnt_cry[268]/CO[7]
                         net (fo=1, routed)           0.028     7.471    dut_inst/cnt_inst2/cnt_cry[272]
    SLICE_X351Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.494 r  dut_inst/cnt_inst2/cnt_cry[276]/CO[7]
                         net (fo=1, routed)           0.028     7.522    dut_inst/cnt_inst2/cnt_cry[280]
    SLICE_X351Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.545 r  dut_inst/cnt_inst2/cnt_cry[284]/CO[7]
                         net (fo=1, routed)           0.028     7.573    dut_inst/cnt_inst2/cnt_cry[288]
    SLICE_X351Y144       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.596 r  dut_inst/cnt_inst2/cnt_cry[292]/CO[7]
                         net (fo=1, routed)           0.028     7.624    dut_inst/cnt_inst2/cnt_cry[296]
    SLICE_X351Y145       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.647 r  dut_inst/cnt_inst2/cnt_cry[300]/CO[7]
                         net (fo=1, routed)           0.028     7.675    dut_inst/cnt_inst2/cnt_cry[304]
    SLICE_X351Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.698 r  dut_inst/cnt_inst2/cnt_cry[308]/CO[7]
                         net (fo=1, routed)           0.028     7.726    dut_inst/cnt_inst2/cnt_cry[312]
    SLICE_X351Y147       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.749 r  dut_inst/cnt_inst2/cnt_cry[316]/CO[7]
                         net (fo=1, routed)           0.028     7.777    dut_inst/cnt_inst2/cnt_cry[320]
    SLICE_X351Y148       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.800 r  dut_inst/cnt_inst2/cnt_cry[324]/CO[7]
                         net (fo=1, routed)           0.028     7.828    dut_inst/cnt_inst2/cnt_cry[328]
    SLICE_X351Y149       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.851 r  dut_inst/cnt_inst2/cnt_cry[332]/CO[7]
                         net (fo=1, routed)           0.060     7.911    dut_inst/cnt_inst2/cnt_cry[336]
    SLICE_X351Y150       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.934 r  dut_inst/cnt_inst2/cnt_cry[340]/CO[7]
                         net (fo=1, routed)           0.028     7.962    dut_inst/cnt_inst2/cnt_cry[344]
    SLICE_X351Y151       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.985 r  dut_inst/cnt_inst2/cnt_cry[348]/CO[7]
                         net (fo=1, routed)           0.028     8.013    dut_inst/cnt_inst2/cnt_cry[352]
    SLICE_X351Y152       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.036 r  dut_inst/cnt_inst2/cnt_cry[356]/CO[7]
                         net (fo=1, routed)           0.028     8.064    dut_inst/cnt_inst2/cnt_cry[360]
    SLICE_X351Y153       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.087 r  dut_inst/cnt_inst2/cnt_cry[364]/CO[7]
                         net (fo=1, routed)           0.028     8.115    dut_inst/cnt_inst2/cnt_cry[368]
    SLICE_X351Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.138 r  dut_inst/cnt_inst2/cnt_cry[372]/CO[7]
                         net (fo=1, routed)           0.028     8.166    dut_inst/cnt_inst2/cnt_cry[376]
    SLICE_X351Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.189 r  dut_inst/cnt_inst2/cnt_cry[380]/CO[7]
                         net (fo=1, routed)           0.028     8.217    dut_inst/cnt_inst2/cnt_cry[384]
    SLICE_X351Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.240 r  dut_inst/cnt_inst2/cnt_cry[388]/CO[7]
                         net (fo=1, routed)           0.028     8.268    dut_inst/cnt_inst2/cnt_cry[392]
    SLICE_X351Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.291 r  dut_inst/cnt_inst2/cnt_cry[396]/CO[7]
                         net (fo=1, routed)           0.028     8.319    dut_inst/cnt_inst2/cnt_cry[400]
    SLICE_X351Y158       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.342 r  dut_inst/cnt_inst2/cnt_cry[404]/CO[7]
                         net (fo=1, routed)           0.028     8.370    dut_inst/cnt_inst2/cnt_cry[408]
    SLICE_X351Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.393 r  dut_inst/cnt_inst2/cnt_cry[412]/CO[7]
                         net (fo=1, routed)           0.028     8.421    dut_inst/cnt_inst2/cnt_cry[416]
    SLICE_X351Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.444 r  dut_inst/cnt_inst2/cnt_cry[420]/CO[7]
                         net (fo=1, routed)           0.028     8.472    dut_inst/cnt_inst2/cnt_cry[424]
    SLICE_X351Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.495 r  dut_inst/cnt_inst2/cnt_cry[428]/CO[7]
                         net (fo=1, routed)           0.028     8.523    dut_inst/cnt_inst2/cnt_cry[432]
    SLICE_X351Y162       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.546 r  dut_inst/cnt_inst2/cnt_cry[436]/CO[7]
                         net (fo=1, routed)           0.028     8.574    dut_inst/cnt_inst2/cnt_cry[440]
    SLICE_X351Y163       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.597 r  dut_inst/cnt_inst2/cnt_cry[444]/CO[7]
                         net (fo=1, routed)           0.028     8.625    dut_inst/cnt_inst2/cnt_cry[448]
    SLICE_X351Y164       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.648 r  dut_inst/cnt_inst2/cnt_cry[452]/CO[7]
                         net (fo=1, routed)           0.028     8.676    dut_inst/cnt_inst2/cnt_cry[456]
    SLICE_X351Y165       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.699 r  dut_inst/cnt_inst2/cnt_cry[460]/CO[7]
                         net (fo=1, routed)           0.028     8.727    dut_inst/cnt_inst2/cnt_cry[464]
    SLICE_X351Y166       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.750 r  dut_inst/cnt_inst2/cnt_cry[468]/CO[7]
                         net (fo=1, routed)           0.028     8.778    dut_inst/cnt_inst2/cnt_cry[472]
    SLICE_X351Y167       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.801 r  dut_inst/cnt_inst2/cnt_cry[476]/CO[7]
                         net (fo=1, routed)           0.028     8.829    dut_inst/cnt_inst2/cnt_cry[480]
    SLICE_X351Y168       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.852 r  dut_inst/cnt_inst2/cnt_cry[484]/CO[7]
                         net (fo=1, routed)           0.028     8.880    dut_inst/cnt_inst2/cnt_cry[488]
    SLICE_X351Y169       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.903 r  dut_inst/cnt_inst2/cnt_cry[492]/CO[7]
                         net (fo=1, routed)           0.028     8.931    dut_inst/cnt_inst2/cnt_cry[496]
    SLICE_X351Y170       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.954 r  dut_inst/cnt_inst2/cnt_cry[500]/CO[7]
                         net (fo=1, routed)           0.028     8.982    dut_inst/cnt_inst2/cnt_cry[504]
    SLICE_X351Y171       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.005 r  dut_inst/cnt_inst2/cnt_cry[508]/CO[7]
                         net (fo=1, routed)           0.028     9.033    dut_inst/cnt_inst2/cnt_cry[512]
    SLICE_X351Y172       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.056 r  dut_inst/cnt_inst2/cnt_cry[516]/CO[7]
                         net (fo=1, routed)           0.028     9.084    dut_inst/cnt_inst2/cnt_cry[520]
    SLICE_X351Y173       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.107 r  dut_inst/cnt_inst2/cnt_cry[524]/CO[7]
                         net (fo=1, routed)           0.028     9.135    dut_inst/cnt_inst2/cnt_cry[528]
    SLICE_X351Y174       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.158 r  dut_inst/cnt_inst2/cnt_cry[532]/CO[7]
                         net (fo=1, routed)           0.028     9.186    dut_inst/cnt_inst2/cnt_cry[536]
    SLICE_X351Y175       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.209 r  dut_inst/cnt_inst2/cnt_cry[540]/CO[7]
                         net (fo=1, routed)           0.028     9.237    dut_inst/cnt_inst2/cnt_cry[544]
    SLICE_X351Y176       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.260 r  dut_inst/cnt_inst2/cnt_cry[548]/CO[7]
                         net (fo=1, routed)           0.028     9.288    dut_inst/cnt_inst2/cnt_cry[552]
    SLICE_X351Y177       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.311 r  dut_inst/cnt_inst2/cnt_cry[556]/CO[7]
                         net (fo=1, routed)           0.028     9.339    dut_inst/cnt_inst2/cnt_cry[560]
    SLICE_X351Y178       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.362 r  dut_inst/cnt_inst2/cnt_cry[564]/CO[7]
                         net (fo=1, routed)           0.028     9.390    dut_inst/cnt_inst2/cnt_cry[568]
    SLICE_X351Y179       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.413 r  dut_inst/cnt_inst2/cnt_cry[572]/CO[7]
                         net (fo=1, routed)           0.028     9.441    dut_inst/cnt_inst2/cnt_cry[576]
    SLICE_X351Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.464 r  dut_inst/cnt_inst2/cnt_cry[580]/CO[7]
                         net (fo=1, routed)           0.028     9.492    dut_inst/cnt_inst2/cnt_cry[584]
    SLICE_X351Y181       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.515 r  dut_inst/cnt_inst2/cnt_cry[588]/CO[7]
                         net (fo=1, routed)           0.028     9.543    dut_inst/cnt_inst2/cnt_cry[592]
    SLICE_X351Y182       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.566 r  dut_inst/cnt_inst2/cnt_cry[596]/CO[7]
                         net (fo=1, routed)           0.028     9.594    dut_inst/cnt_inst2/cnt_cry[600]
    SLICE_X351Y183       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.617 r  dut_inst/cnt_inst2/cnt_cry[604]/CO[7]
                         net (fo=1, routed)           0.028     9.645    dut_inst/cnt_inst2/cnt_cry[608]
    SLICE_X351Y184       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.668 r  dut_inst/cnt_inst2/cnt_cry[612]/CO[7]
                         net (fo=1, routed)           0.028     9.696    dut_inst/cnt_inst2/cnt_cry[616]
    SLICE_X351Y185       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.719 r  dut_inst/cnt_inst2/cnt_cry[620]/CO[7]
                         net (fo=1, routed)           0.028     9.747    dut_inst/cnt_inst2/cnt_cry[624]
    SLICE_X351Y186       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.770 r  dut_inst/cnt_inst2/cnt_cry[628]/CO[7]
                         net (fo=1, routed)           0.028     9.798    dut_inst/cnt_inst2/cnt_cry[632]
    SLICE_X351Y187       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.821 r  dut_inst/cnt_inst2/cnt_cry[636]/CO[7]
                         net (fo=1, routed)           0.028     9.849    dut_inst/cnt_inst2/cnt_cry[640]
    SLICE_X351Y188       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.872 r  dut_inst/cnt_inst2/cnt_cry[644]/CO[7]
                         net (fo=1, routed)           0.028     9.900    dut_inst/cnt_inst2/cnt_cry[648]
    SLICE_X351Y189       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.923 r  dut_inst/cnt_inst2/cnt_cry[652]/CO[7]
                         net (fo=1, routed)           0.028     9.951    dut_inst/cnt_inst2/cnt_cry[656]
    SLICE_X351Y190       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.974 r  dut_inst/cnt_inst2/cnt_cry[660]/CO[7]
                         net (fo=1, routed)           0.028    10.002    dut_inst/cnt_inst2/cnt_cry[664]
    SLICE_X351Y191       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.025 r  dut_inst/cnt_inst2/cnt_cry[668]/CO[7]
                         net (fo=1, routed)           0.028    10.053    dut_inst/cnt_inst2/cnt_cry[672]
    SLICE_X351Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.076 r  dut_inst/cnt_inst2/cnt_cry[676]/CO[7]
                         net (fo=1, routed)           0.028    10.104    dut_inst/cnt_inst2/cnt_cry[680]
    SLICE_X351Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.127 r  dut_inst/cnt_inst2/cnt_cry[684]/CO[7]
                         net (fo=1, routed)           0.028    10.155    dut_inst/cnt_inst2/cnt_cry[688]
    SLICE_X351Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.178 r  dut_inst/cnt_inst2/cnt_cry[692]/CO[7]
                         net (fo=1, routed)           0.028    10.206    dut_inst/cnt_inst2/cnt_cry[696]
    SLICE_X351Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.229 r  dut_inst/cnt_inst2/cnt_cry[700]/CO[7]
                         net (fo=1, routed)           0.028    10.257    dut_inst/cnt_inst2/cnt_cry[704]
    SLICE_X351Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.280 r  dut_inst/cnt_inst2/cnt_cry[708]/CO[7]
                         net (fo=1, routed)           0.028    10.308    dut_inst/cnt_inst2/cnt_cry[712]
    SLICE_X351Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.331 r  dut_inst/cnt_inst2/cnt_cry[716]/CO[7]
                         net (fo=1, routed)           0.028    10.359    dut_inst/cnt_inst2/cnt_cry[720]
    SLICE_X351Y198       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.382 r  dut_inst/cnt_inst2/cnt_cry[724]/CO[7]
                         net (fo=1, routed)           0.028    10.410    dut_inst/cnt_inst2/cnt_cry[728]
    SLICE_X351Y199       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.433 r  dut_inst/cnt_inst2/cnt_cry[732]/CO[7]
                         net (fo=1, routed)           0.028    10.461    dut_inst/cnt_inst2/cnt_cry[736]
    SLICE_X351Y200       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.484 r  dut_inst/cnt_inst2/cnt_cry[740]/CO[7]
                         net (fo=1, routed)           0.028    10.512    dut_inst/cnt_inst2/cnt_cry[744]
    SLICE_X351Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.535 r  dut_inst/cnt_inst2/cnt_cry[748]/CO[7]
                         net (fo=1, routed)           0.028    10.563    dut_inst/cnt_inst2/cnt_cry[752]
    SLICE_X351Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.586 r  dut_inst/cnt_inst2/cnt_cry[756]/CO[7]
                         net (fo=1, routed)           0.028    10.614    dut_inst/cnt_inst2/cnt_cry[760]
    SLICE_X351Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.637 r  dut_inst/cnt_inst2/cnt_cry[764]/CO[7]
                         net (fo=1, routed)           0.028    10.665    dut_inst/cnt_inst2/cnt_cry[768]
    SLICE_X351Y204       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.688 r  dut_inst/cnt_inst2/cnt_cry[772]/CO[7]
                         net (fo=1, routed)           0.028    10.716    dut_inst/cnt_inst2/cnt_cry[776]
    SLICE_X351Y205       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.739 r  dut_inst/cnt_inst2/cnt_cry[780]/CO[7]
                         net (fo=1, routed)           0.028    10.767    dut_inst/cnt_inst2/cnt_cry[784]
    SLICE_X351Y206       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.790 r  dut_inst/cnt_inst2/cnt_cry[788]/CO[7]
                         net (fo=1, routed)           0.028    10.818    dut_inst/cnt_inst2/cnt_cry[792]
    SLICE_X351Y207       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145    10.963 f  dut_inst/cnt_inst2/cnt_cry[796]/O[5]
                         net (fo=1, routed)           0.031    10.994    dut_inst/cnt_inst2/cnt_s[798]
    SLICE_X351Y207       FDCE                                         f  dut_inst/cnt_inst2/cnt[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2 rise edge)      50.000    50.000 r  
    G36                                               0.000    50.000 r  clk2 (IN)
                         net (fo=0)                   0.000    50.000    clk2_ibufgds/I
    HPIOBDIFFINBUF_X1Y252
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678    50.678 r  clk2_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    50.718    clk2_ibufgds/OUT
    G36                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.718 r  clk2_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    51.014    clk2_bufg
    BUFGCE_X1Y241        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.038 r  clk2_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=800, routed)         3.140    54.178    dut_inst/cnt_inst2/clk2
    SLR Crossing[2->0]   
    SLICE_X351Y207       FDCE                                         r  dut_inst/cnt_inst2/cnt[798]/C
                         clock pessimism              0.361    54.539    
                         clock uncertainty           -0.035    54.504    
    SLICE_X351Y207       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    54.531    dut_inst/cnt_inst2/cnt[798]
  -------------------------------------------------------------------
                         required time                         54.531    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 43.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk2 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         50.000      48.501     BUFGCE_X1Y241   clk2_bufg/I
Min Period        n/a     FDCE/C    n/a            0.550         50.000      49.450     SLICE_X352Y164  dut_inst/cnt_inst2/cnt[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         50.000      49.450     SLICE_X351Y120  dut_inst/cnt_inst2/cnt[100]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X352Y164  dut_inst/cnt_inst2/cnt[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X352Y164  dut_inst/cnt_inst2/cnt[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X351Y120  dut_inst/cnt_inst2/cnt[100]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X352Y164  dut_inst/cnt_inst2/cnt[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X352Y164  dut_inst/cnt_inst2/cnt[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         25.000      24.725     SLICE_X351Y120  dut_inst/cnt_inst2/cnt[100]/C



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.406ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.953ns = ( 10.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.002ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.684     1.422    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y513       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.520 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.798    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X407Y513       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.971 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.585    10.953    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.458    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X407Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.953ns = ( 10.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.002ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.684     1.422    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y513       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.520 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.798    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X407Y513       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.971 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.585    10.953    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.458    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X407Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.271ns (47.130%)  route 0.304ns (52.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.953ns = ( 10.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.002ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.684     1.422    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y513       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.520 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, routed)           0.278     1.798    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X407Y513       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     1.971 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X407Y513       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y210       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.585    10.953    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X407Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.458    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X407Y513       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  9.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y210  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X407Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.199ns (18.392%)  route 0.883ns (81.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.377ns = ( 5.710 - 5.333 ) 
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.676     0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y479       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.775 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.444     1.219    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y480       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.319 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.439     1.758    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y480       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.377     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y480       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.242     5.953    
                         clock uncertainty           -0.046     5.906    
    SLICE_X430Y480       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.864    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.199ns (18.392%)  route 0.883ns (81.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.377ns = ( 5.710 - 5.333 ) 
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.676     0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y479       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.775 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.444     1.219    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y480       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.319 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.439     1.758    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y480       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.377     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y480       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.242     5.953    
                         clock uncertainty           -0.046     5.906    
    SLICE_X430Y480       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.864    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.099ns (12.390%)  route 0.700ns (87.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 5.671 - 5.333 ) 
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.676     0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y479       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y479       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.775 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.700     1.475    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y481       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.338     5.671    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y481       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.728    
                         clock uncertainty           -0.046     5.681    
    SLICE_X430Y481       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     5.609    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.609    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  4.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y480  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y479  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y479  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y480  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y480  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y479  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y480  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y480  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y479  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        3.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.246ns (20.297%)  route 0.966ns (79.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.343ns = ( 5.676 - 5.333 ) 
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.608     0.608    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y506       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y506       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.707 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.527     1.234    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y507       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.381 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.439     1.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.343     5.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.055     5.732    
                         clock uncertainty           -0.046     5.685    
    SLICE_X430Y507       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.246ns (20.297%)  route 0.966ns (79.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.343ns = ( 5.676 - 5.333 ) 
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.608     0.608    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y506       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y506       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.707 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.527     1.234    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y507       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.381 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.439     1.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X430Y507       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.343     5.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.055     5.732    
                         clock uncertainty           -0.046     5.685    
    SLICE_X430Y507       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.211ns (18.127%)  route 0.953ns (81.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.377ns = ( 5.710 - 5.333 ) 
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.454     0.454    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y507       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y507       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.551 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.281     0.832    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y507       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     0.946 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.672     1.618    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.377     5.710    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.127     5.838    
                         clock uncertainty           -0.046     5.791    
    SLICE_X430Y508       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.749    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.749    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  4.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y507  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.128ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.197ns (22.260%)  route 0.688ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 5.623 - 5.333 ) 
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.579     0.579    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.676 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.375     1.051    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y511       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     1.151 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.313     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.290     5.623    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.057     5.680    
                         clock uncertainty           -0.046     5.634    
    SLICE_X431Y512       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.592    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.197ns (22.260%)  route 0.688ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 5.623 - 5.333 ) 
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.579     0.579    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.676 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.375     1.051    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y511       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     1.151 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.313     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0
    SLICE_X431Y512       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.290     5.623    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.057     5.680    
                         clock uncertainty           -0.046     5.634    
    SLICE_X431Y512       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.592    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.161ns (15.304%)  route 0.891ns (84.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.703 - 5.333 ) 
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.522     0.522    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y513       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.620 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.432     1.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X431Y509       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.115 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1/O
                         net (fo=1, routed)           0.459     1.574    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.370     5.703    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.056     5.759    
                         clock uncertainty           -0.046     5.713    
    SLICE_X431Y509       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     5.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  4.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y511  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.211ns (19.775%)  route 0.856ns (80.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 5.817 - 5.333 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.828     0.828    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X429Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.925 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.428     1.353    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y509       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.467 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.428     1.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X430Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.484     5.817    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.873    
                         clock uncertainty           -0.046     5.827    
    SLICE_X430Y511       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.785    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.785    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.211ns (19.775%)  route 0.856ns (80.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 5.817 - 5.333 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.828     0.828    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X429Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.925 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.428     1.353    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y509       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.467 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.428     1.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X430Y511       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.484     5.817    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.056     5.873    
                         clock uncertainty           -0.046     5.827    
    SLICE_X430Y511       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.785    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.785    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.211ns (19.775%)  route 0.856ns (80.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 5.817 - 5.333 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.828     0.828    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X429Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.925 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.428     1.353    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y509       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.467 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.428     1.895    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X430Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.484     5.817    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.056     5.873    
                         clock uncertainty           -0.046     5.827    
    SLICE_X430Y511       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042     5.785    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.785    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  3.890    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X429Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X429Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X429Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X429Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X429Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.095ns (3.489%)  route 2.628ns (96.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.654 - 5.333 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.312ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.268     1.497    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y514       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     1.592 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=70, routed)          2.628     4.220    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/cbcc_fifo_reset_wr_clk
    SLICE_X423Y530       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.116     6.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y530       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/C
                         clock pessimism              0.109     6.763    
                         clock uncertainty           -0.046     6.717    
    SLICE_X423Y530       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.095ns (3.489%)  route 2.628ns (96.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.654 - 5.333 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.312ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.268     1.497    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y514       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     1.592 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=70, routed)          2.628     4.220    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/cbcc_fifo_reset_wr_clk
    SLICE_X423Y530       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.116     6.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y530       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg/C
                         clock pessimism              0.109     6.763    
                         clock uncertainty           -0.046     6.717    
    SLICE_X423Y530       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd0p5_reg
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd1_reg/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.095ns (3.489%)  route 2.628ns (96.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.654 - 5.333 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.312ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.268     1.497    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y514       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     1.592 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=70, routed)          2.628     4.220    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/cbcc_fifo_reset_wr_clk
    SLICE_X423Y530       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.116     6.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y530       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd1_reg/C
                         clock pessimism              0.109     6.763    
                         clock uncertainty           -0.046     6.717    
    SLICE_X423Y530       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/CB_detect_dlyd1_reg
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  2.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.012       0.513      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.093ns (2.776%)  route 3.257ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 6.986 - 5.333 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.482ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.438ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.700     1.929    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X408Y497       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y497       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.022 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=17, routed)          3.257     5.279    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    RAMB36_X6Y97         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.449     6.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y97         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.132     7.118    
                         clock uncertainty           -0.046     7.072    
    RAMB36_X6Y97         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.378     6.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.093ns (2.776%)  route 3.257ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 6.986 - 5.333 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.482ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.438ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.700     1.929    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X408Y497       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y497       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.022 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=17, routed)          3.257     5.279    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    RAMB36_X6Y97         RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.449     6.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y97         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.132     7.118    
                         clock uncertainty           -0.046     7.072    
    RAMB36_X6Y97         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.378     6.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.095ns (2.919%)  route 3.159ns (97.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 6.986 - 5.333 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.482ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.438ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.698     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X408Y499       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y499       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.022 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=18, routed)          3.159     5.181    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[6]
    RAMB36_X6Y97         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.449     6.986    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y97         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.132     7.118    
                         clock uncertainty           -0.046     7.072    
    RAMB36_X6Y97         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.337     6.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_tx/sib_bridge_tx_fifo_data/socket_type_mgt_fifo_optimize_0.fifo2048x288_pf2005_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf2005_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  1.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.126       0.503      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.126       0.503      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.125       0.504      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y211  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y148  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       94.170ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.170ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.760ns (13.289%)  route 4.959ns (86.711%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 99.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.006ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.917ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.028    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y508       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.464     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X421Y517       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     1.989 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5/O
                         net (fo=31, routed)          0.307     2.296    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5_n_0
    SLICE_X420Y518       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.396 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11/O
                         net (fo=1, routed)           0.504     2.900    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11_n_0
    SLICE_X419Y518       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     3.074 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_8/O
                         net (fo=1, routed)           0.128     3.202    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_1_in[0]
    SLICE_X419Y516       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.379 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4/O
                         net (fo=1, routed)           0.711     4.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4_n_0
    SLICE_X421Y509       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     4.241 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_1/O
                         net (fo=2, routed)           0.845     5.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[0]
    SLICE_X418Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.796    99.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/C
                         clock pessimism              0.261    99.336    
                         clock uncertainty           -0.106    99.230    
    SLICE_X418Y494       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    99.257    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 94.170    

Slack (MET) :             94.170ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.760ns (13.289%)  route 4.959ns (86.711%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 99.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.006ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.917ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.028    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y508       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.537 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.464     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X421Y517       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     1.989 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5/O
                         net (fo=31, routed)          0.307     2.296    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5_n_0
    SLICE_X420Y518       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.396 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11/O
                         net (fo=1, routed)           0.504     2.900    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11_n_0
    SLICE_X419Y518       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     3.074 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_8/O
                         net (fo=1, routed)           0.128     3.202    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_1_in[0]
    SLICE_X419Y516       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.379 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4/O
                         net (fo=1, routed)           0.711     4.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4_n_0
    SLICE_X421Y509       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     4.241 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_1/O
                         net (fo=2, routed)           0.845     5.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[0]
    SLICE_X418Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.796    99.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/C
                         clock pessimism              0.261    99.336    
                         clock uncertainty           -0.106    99.230    
    SLICE_X418Y494       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    99.257    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 94.170    

Slack (MET) :             94.170ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.760ns (13.289%)  route 4.959ns (86.711%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 99.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.006ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.917ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.028    -0.633    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X418Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X418Y508       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]/Q
                         net (fo=78, routed)          2.464     1.927    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[4]_0
    SLICE_X421Y517       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     1.989 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5/O
                         net (fo=31, routed)          0.307     2.296    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[15]_i_5_n_0
    SLICE_X420Y518       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.396 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11/O
                         net (fo=1, routed)           0.504     2.900    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_11_n_0
    SLICE_X419Y518       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     3.074 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_8/O
                         net (fo=1, routed)           0.128     3.202    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/p_1_in[0]
    SLICE_X419Y516       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.379 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4/O
                         net (fo=1, routed)           0.711     4.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_4_n_0
    SLICE_X421Y509       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     4.241 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[0]_i_1/O
                         net (fo=2, routed)           0.845     5.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[0]
    SLICE_X418Y494       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.796    99.074    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X418Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]/C
                         clock pessimism              0.261    99.336    
                         clock uncertainty           -0.106    99.230    
    SLICE_X418Y494       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    99.257    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[0]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 94.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y102  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y104  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y101  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y102  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y102  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y104  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y102  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y102  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y104  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.275ns (4.447%)  route 5.909ns (95.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.091ns = ( 10.091 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.310ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.091ns
    Common Clock Delay      (CCD):   -1.976ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.823ns (routing 0.756ns, distribution 2.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.997     2.563    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X368Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.742 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.912     6.654    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X379Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.823    10.091    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X379Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/C
                         clock pessimism              0.130    10.221    
                         inter-SLR compensation      -0.310     9.911    
                         clock uncertainty           -0.074     9.838    
    SLICE_X379Y559       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.865    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.275ns (4.447%)  route 5.909ns (95.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.091ns = ( 10.091 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.310ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.091ns
    Common Clock Delay      (CCD):   -1.976ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.823ns (routing 0.756ns, distribution 2.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.997     2.563    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X368Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.742 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.912     6.654    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X379Y559       FDRE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.823    10.091    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X379Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]/C
                         clock pessimism              0.130    10.221    
                         inter-SLR compensation      -0.310     9.911    
                         clock uncertainty           -0.074     9.838    
    SLICE_X379Y559       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.865    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][18]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.275ns (4.491%)  route 5.848ns (95.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.091ns = ( 10.091 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.310ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.091ns
    Common Clock Delay      (CCD):   -1.976ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.823ns (routing 0.756ns, distribution 2.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        1.997     2.563    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X368Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.742 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          3.851     6.593    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X379Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.823    10.091    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X379Y559       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][18]/C
                         clock pessimism              0.130    10.221    
                         inter-SLR compensation      -0.310     9.911    
                         clock uncertainty           -0.074     9.838    
    SLICE_X379Y559       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     9.865    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[2][18]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  3.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y3             hstdm_clkgen_1400_bank60/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y5             hstdm_clkgen_1400_bank61/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y7             hstdm_clkgen_1400_bank62/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y3             hstdm_clkgen_1400_bank60/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y3             hstdm_clkgen_1400_bank60/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y5             hstdm_clkgen_1400_bank61/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y3             hstdm_clkgen_1400_bank60/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y3             hstdm_clkgen_1400_bank60/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y5             hstdm_clkgen_1400_bank61/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1400_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.357 }
Period(ns):         0.714
Sources:            { hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  To Clock:  hstdm_txclk_1400_bank60_clkoutphy_net_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank60_clkoutphy_net_DIV
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y80   cpm_snd_HSTDM_8_FB1_A2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_8_FB1_A2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_8_FB1_A2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y80   cpm_snd_HSTDM_8_FB1_A2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y80   cpm_snd_HSTDM_8_FB1_A2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_8_FB1_A2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y80   cpm_snd_HSTDM_8_FB1_A2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y80   cpm_snd_HSTDM_8_FB1_A2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_8_FB1_A2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank61_clkoutphy_net
  To Clock:  hstdm_txclk_1400_bank61_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank61_clkoutphy_net
Waveform(ns):       { 0.000 0.357 }
Period(ns):         0.714
Sources:            { hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y16  hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y17  hstdm_bitslice_ctrl_bank61/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y18  hstdm_bitslice_ctrl_bank61/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y16  hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y16  hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y17  hstdm_bitslice_ctrl_bank61/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y16  hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y16  hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y17  hstdm_bitslice_ctrl_bank61/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  To Clock:  hstdm_txclk_1400_bank61_clkoutphy_net_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank61_clkoutphy_net_DIV
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[1].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[2].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[7].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank61/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y153  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y154  cpm_snd_HSTDM_8_FB1_A3_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y145  cpm_snd_HSTDM_8_FB1_A3_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y153  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y153  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y154  cpm_snd_HSTDM_8_FB1_A3_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y153  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y153  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y154  cpm_snd_HSTDM_8_FB1_A3_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank62_clkoutphy_net
  To Clock:  hstdm_txclk_1400_bank62_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank62_clkoutphy_net
Waveform(ns):       { 0.000 0.357 }
Period(ns):         0.714
Sources:            { hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y24  hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y25  hstdm_bitslice_ctrl_bank62/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y26  hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y24  hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y24  hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y25  hstdm_bitslice_ctrl_bank62/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y24  hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y24  hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y25  hstdm_bitslice_ctrl_bank62/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  To Clock:  hstdm_txclk_1400_bank62_clkoutphy_net_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank62_clkoutphy_net_DIV
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[1].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[6].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[7].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank62/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y205  cpm_snd_HSTDM_8_FB1_A4_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y206  cpm_snd_HSTDM_8_FB1_A4_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y197  cpm_snd_HSTDM_8_FB1_A4_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y205  cpm_snd_HSTDM_8_FB1_A4_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y205  cpm_snd_HSTDM_8_FB1_A4_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y206  cpm_snd_HSTDM_8_FB1_A4_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y205  cpm_snd_HSTDM_8_FB1_A4_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y205  cpm_snd_HSTDM_8_FB1_A4_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y206  cpm_snd_HSTDM_8_FB1_A4_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1400_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.357 }
Period(ns):         0.714
Sources:            { hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y82  hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y83  hstdm_bitslice_ctrl_bank69/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y84  hstdm_bitslice_ctrl_bank69/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y82  hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y82  hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y83  hstdm_bitslice_ctrl_bank69/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y82  hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y82  hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y83  hstdm_bitslice_ctrl_bank69/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  To Clock:  hstdm_txclk_1400_bank69_clkoutphy_net_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank69_clkoutphy_net_DIV
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y540  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y551  cpm_snd_HSTDM_8_FB1_AI1_N_15/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y553  cpm_snd_HSTDM_8_FB1_AI1_N_16/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y540  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y540  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y551  cpm_snd_HSTDM_8_FB1_AI1_N_15/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y540  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y540  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y551  cpm_snd_HSTDM_8_FB1_AI1_N_15/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1400_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.357 }
Period(ns):         0.714
Sources:            { hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y96  hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y97  hstdm_bitslice_ctrl_bank71/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.714       0.314      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y96  hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y96  hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y97  hstdm_bitslice_ctrl_bank71/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y96  hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y96  hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.357       0.169      BITSLICE_CONTROL_X1Y97  hstdm_bitslice_ctrl_bank71/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  To Clock:  hstdm_txclk_1400_bank71_clkoutphy_net_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1400_bank71_clkoutphy_net_DIV
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[1].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[6].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[7].BITSLICE_CTRL.bitslice_control/RX_DIV4_CLK_Q hstdm_bitslice_ctrl_bank71/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y625  cpm_snd_HSTDM_8_FB1_AI3_N_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y644  cpm_snd_HSTDM_8_FB1_AI3_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.003         5.714       2.711      BITSLICE_RX_TX_X1Y627  cpm_snd_HSTDM_8_FB1_AI3_N_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y625  cpm_snd_HSTDM_8_FB1_AI3_N_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y625  cpm_snd_HSTDM_8_FB1_AI3_N_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y644  cpm_snd_HSTDM_8_FB1_AI3_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y625  cpm_snd_HSTDM_8_FB1_AI3_N_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y625  cpm_snd_HSTDM_8_FB1_AI3_N_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.351         2.857       1.506      BITSLICE_RX_TX_X1Y644  cpm_snd_HSTDM_8_FB1_AI3_N_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local
  To Clock:  hstdm_txclkdiv4_local

Setup :            0  Failing Endpoints,  Worst Slack        3.231ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.199ns (8.400%)  route 2.170ns (91.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 7.247 - 5.714 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.001ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.001ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.871     1.655    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X351Y76        FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y76        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.754 r  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/Q
                         net (fo=9, routed)           1.048     2.802    cpm_snd_HSTDM_8_FB1_A2_C_6/txctrl_sync[0]
    SLICE_X351Y76        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.902 r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.N_498_i/O
                         net (fo=1, routed)           1.122     4.024    cpm_snd_HSTDM_8_FB1_A2_C_6/N_498_i
    SLICE_X350Y76        SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.208 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.453    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.477 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.770     7.247    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X350Y76        SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
                         clock pessimism              0.116     7.363    
                         clock uncertainty           -0.058     7.305    
    SLICE_X350Y76        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049     7.256    cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.199ns (8.400%)  route 2.170ns (91.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 7.247 - 5.714 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.001ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.001ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.871     1.655    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X351Y76        FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y76        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.754 f  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/Q
                         net (fo=9, routed)           1.048     2.802    cpm_snd_HSTDM_8_FB1_A2_C_6/txctrl_sync[0]
    SLICE_X351Y76        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.902 r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.N_498_i/O
                         net (fo=1, routed)           1.122     4.024    cpm_snd_HSTDM_8_FB1_A2_C_6/N_498_i
    SLICE_X350Y76        SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.208 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.453    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.477 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.770     7.247    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X350Y76        SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
                         clock pessimism              0.116     7.363    
                         clock uncertainty           -0.058     7.305    
    SLICE_X350Y76        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049     7.256    cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.199ns (8.400%)  route 2.170ns (91.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 7.247 - 5.714 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.001ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.001ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.871     1.655    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X351Y76        FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y76        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.754 r  cpm_snd_HSTDM_8_FB1_A2_C_6/ar_tx_ctrl0.R1/Q
                         net (fo=9, routed)           1.048     2.802    cpm_snd_HSTDM_8_FB1_A2_C_6/txctrl_sync[0]
    SLICE_X351Y76        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.902 f  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.N_498_i/O
                         net (fo=1, routed)           1.122     4.024    cpm_snd_HSTDM_8_FB1_A2_C_6/N_498_i
    SLICE_X350Y76        SRL16E                                       f  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.208 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.453    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.477 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.770     7.247    cpm_snd_HSTDM_8_FB1_A2_C_6/txclkdiv4
    SLICE_X350Y76        SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
                         clock pessimism              0.116     7.363    
                         clock uncertainty           -0.058     7.305    
    SLICE_X350Y76        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049     7.256    cpm_snd_HSTDM_8_FB1_A2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  3.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv4_local
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.714       4.215      BUFGCE_X1Y47   hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.714       4.215      PLL_X1Y3       hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.146         5.714       4.568      SLICE_X350Y92  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y92  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y92  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y89  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y92  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y92  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y89  cpm_snd_HSTDM_8_FB1_A2_A_0/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_1
  To Clock:  hstdm_txclkdiv4_local_1

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_1 rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.193ns (9.342%)  route 1.873ns (90.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 7.210 - 5.714 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.001ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.001ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.850     1.611    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y144       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.704 r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           0.772     2.476    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift[13]
    SLICE_X349Y143       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.576 r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.101     3.677    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i
    SLICE_X350Y144       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.190 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.435    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.459 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.751     7.210    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/CLK
                         clock pessimism              0.111     7.321    
                         clock uncertainty           -0.058     7.262    
    SLICE_X350Y144       SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.051     7.211    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_1 rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.193ns (9.342%)  route 1.873ns (90.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 7.210 - 5.714 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.001ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.001ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.850     1.611    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y144       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.704 f  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           0.772     2.476    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift[13]
    SLICE_X349Y143       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.576 r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.101     3.677    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i
    SLICE_X350Y144       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.190 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.435    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.459 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.751     7.210    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/CLK
                         clock pessimism              0.111     7.321    
                         clock uncertainty           -0.058     7.262    
    SLICE_X350Y144       SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.051     7.211    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_1 rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.193ns (9.342%)  route 1.873ns (90.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 7.210 - 5.714 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.001ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.001ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.850     1.611    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y144       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.704 r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           0.772     2.476    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift[13]
    SLICE_X349Y143       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.576 f  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.101     3.677    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.feedback_i_i
    SLICE_X350Y144       SRL16E                                       f  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.190 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.435    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.459 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.751     7.210    cpm_snd_HSTDM_8_FB1_A3_D_0/txclkdiv4
    SLICE_X350Y144       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1/CLK
                         clock pessimism              0.111     7.321    
                         clock uncertainty           -0.058     7.262    
    SLICE_X350Y144       SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.051     7.211    cpm_snd_HSTDM_8_FB1_A3_D_0/training_bit_gen_inst.BIT[6].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv4_local_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.714       4.215      BUFGCE_X1Y71    hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.714       4.215      PLL_X1Y5        hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.146         5.714       4.568      SLICE_X350Y176  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y176  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y176  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X355Y175  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y176  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y176  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X355Y175  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_2
  To Clock:  hstdm_txclkdiv4_local_2

Setup :            0  Failing Endpoints,  Worst Slack        3.051ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_2 rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.270ns (10.588%)  route 2.280ns (89.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.204 - 5.714 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.001ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.001ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.863     1.601    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y192       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.695 r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.062     2.757    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift[13]
    SLICE_X349Y193       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.933 r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.218     4.151    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i
    SLICE_X350Y192       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.172 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.417    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.441 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.763     7.204    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/CLK
                         clock pessimism              0.107     7.311    
                         clock uncertainty           -0.058     7.252    
    SLICE_X350Y192       SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050     7.202    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -4.151    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_2 rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.270ns (10.588%)  route 2.280ns (89.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.204 - 5.714 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.001ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.001ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.863     1.601    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y192       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.695 f  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.062     2.757    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift[13]
    SLICE_X349Y193       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.933 r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.218     4.151    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i
    SLICE_X350Y192       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.172 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.417    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.441 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.763     7.204    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/CLK
                         clock pessimism              0.107     7.311    
                         clock uncertainty           -0.058     7.252    
    SLICE_X350Y192       SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050     7.202    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -4.151    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_2 rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.270ns (10.588%)  route 2.280ns (89.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.204 - 5.714 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.001ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.001ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.863     1.601    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       FDRE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y192       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.695 r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.062     2.757    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift[13]
    SLICE_X349Y193       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.933 f  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.218     4.151    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.feedback_i_i
    SLICE_X350Y192       SRL16E                                       f  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.172 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.417    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.441 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.763     7.204    cpm_snd_HSTDM_8_FB1_A4_C_11/txclkdiv4
    SLICE_X350Y192       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1/CLK
                         clock pessimism              0.107     7.311    
                         clock uncertainty           -0.058     7.252    
    SLICE_X350Y192       SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050     7.202    cpm_snd_HSTDM_8_FB1_A4_C_11/training_bit_gen_inst.BIT[2].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -4.151    
  -------------------------------------------------------------------
                         slack                                  3.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv4_local_2
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.714       4.215      BUFGCE_X1Y95    hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.714       4.215      PLL_X1Y7        hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.146         5.714       4.568      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y237  cpm_snd_HSTDM_8_FB1_A4_A_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_3
  To Clock:  hstdm_txclkdiv4_local_3

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_3 rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.179ns (7.042%)  route 2.363ns (92.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7.162 - 5.714 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.839     1.530    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X349Y652       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y652       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     1.629 r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/Q
                         net (fo=2, routed)           1.217     2.846    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.scrambler_out[3]
    SLICE_X349Y652       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.926 r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.146     4.072    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i
    SLICE_X350Y650       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.143 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.388    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.412 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.750     7.162    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X350Y650       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/CLK
                         clock pessimism              0.015     7.177    
                         clock uncertainty           -0.058     7.118    
    SLICE_X350Y650       SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.056     7.062    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_3 rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.179ns (7.042%)  route 2.363ns (92.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7.162 - 5.714 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.839     1.530    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X349Y652       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y652       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     1.629 f  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/Q
                         net (fo=2, routed)           1.217     2.846    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.scrambler_out[3]
    SLICE_X349Y652       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.926 r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.146     4.072    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i
    SLICE_X350Y650       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.143 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.388    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.412 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.750     7.162    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X350Y650       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/CLK
                         clock pessimism              0.015     7.177    
                         clock uncertainty           -0.058     7.118    
    SLICE_X350Y650       SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.056     7.062    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_3 rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.179ns (7.042%)  route 2.363ns (92.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 7.162 - 5.714 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.001ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.839     1.530    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X349Y652       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y652       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     1.629 r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift[14]/Q
                         net (fo=2, routed)           1.217     2.846    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.scrambler_out[3]
    SLICE_X349Y652       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.926 f  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i/O
                         net (fo=1, routed)           1.146     4.072    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.feedback_i_i
    SLICE_X350Y650       SRL16E                                       f  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.143 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.388    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.412 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.750     7.162    cpm_snd_HSTDM_8_FB1_BI1_P_9/txclkdiv4
    SLICE_X350Y650       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1/CLK
                         clock pessimism              0.015     7.177    
                         clock uncertainty           -0.058     7.118    
    SLICE_X350Y650       SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.056     7.062    cpm_snd_HSTDM_8_FB1_BI1_P_9/training_bit_gen_inst.BIT[3].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  2.990    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv4_local_3
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.714       4.215      BUFGCE_X1Y263   hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.714       4.215      PLL_X1Y21       hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.146         5.714       4.568      SLICE_X350Y621  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y621  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y621  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y623  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y621  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y621  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y623  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_4
  To Clock:  hstdm_txclkdiv4_local_4

Setup :            0  Failing Endpoints,  Worst Slack        3.518ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_4 rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.273ns (13.182%)  route 1.798ns (86.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 7.183 - 5.714 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.001ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.838     1.575    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y754       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.671 r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.570     3.241    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift[13]
    SLICE_X349Y754       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     3.418 r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i/O
                         net (fo=1, routed)           0.228     3.646    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i
    SLICE_X350Y754       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.179 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.424    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.448 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.735     7.183    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
                         clock pessimism              0.088     7.270    
                         clock uncertainty           -0.058     7.212    
    SLICE_X350Y754       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     7.164    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_4 rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.273ns (13.182%)  route 1.798ns (86.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 7.183 - 5.714 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.001ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.838     1.575    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y754       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.671 f  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.570     3.241    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift[13]
    SLICE_X349Y754       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     3.418 r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i/O
                         net (fo=1, routed)           0.228     3.646    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i
    SLICE_X350Y754       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.179 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.424    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.448 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.735     7.183    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
                         clock pessimism              0.088     7.270    
                         clock uncertainty           -0.058     7.212    
    SLICE_X350Y754       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     7.164    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
                            (rising edge-triggered cell SRL16E clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclkdiv4_local_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclkdiv4_local_4 rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.273ns (13.182%)  route 1.798ns (86.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 7.183 - 5.714 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.001ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.838     1.575    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       FDRE                                         r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y754       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.671 r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_DOUT[0]/Q
                         net (fo=2, routed)           1.570     3.241    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift[13]
    SLICE_X349Y754       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     3.418 f  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i/O
                         net (fo=1, routed)           0.228     3.646    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.feedback_i_i
    SLICE_X350Y754       SRL16E                                       f  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     6.179 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.245     6.424    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.448 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.735     7.183    cpm_snd_HSTDM_8_FB1_BI3_P_9/txclkdiv4
    SLICE_X350Y754       SRL16E                                       r  cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
                         clock pessimism              0.088     7.270    
                         clock uncertainty           -0.058     7.212    
    SLICE_X350Y754       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     7.164    cpm_snd_HSTDM_8_FB1_BI3_P_9/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  3.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv4_local_4
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.714       4.215      BUFGCE_X1Y311   hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.714       4.215      PLL_X1Y25       hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.146         5.714       4.568      SLICE_X350Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X355Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X350Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[0].scrambler.shift_shift_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         2.857       2.284      SLICE_X355Y720  cpm_snd_HSTDM_8_FB1_AI3_N_1/training_bit_gen_inst.BIT[1].scrambler.shift_shift_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y149  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.029ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.275ns (15.269%)  route 1.526ns (84.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.069ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.968ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.695    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.667 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.968    -0.699    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X406Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y517       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.601 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/Q
                         net (fo=17, routed)          1.295     0.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge
    SLICE_X427Y514       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.871 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[0]_i_1/O
                         net (fo=1, routed)           0.231     1.102    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[0]_i_1_n_0
    SLICE_X427Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.029     2.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.252    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.276 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.766     4.042    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/C
                         clock pessimism              0.199     4.241    
                         clock uncertainty           -0.067     4.175    
    SLICE_X427Y514       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     4.132    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.275ns (15.269%)  route 1.526ns (84.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.069ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.968ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.695    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.667 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.968    -0.699    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X406Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X406Y517       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.601 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_reg/Q
                         net (fo=17, routed)          1.295     0.694    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge
    SLICE_X427Y514       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.871 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[0]_i_1/O
                         net (fo=1, routed)           0.231     1.102    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[0]_i_1_n_0
    SLICE_X427Y514       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.029     2.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.252    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.276 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.766     4.042    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]/C
                         clock pessimism              0.199     4.241    
                         clock uncertainty           -0.067     4.175    
    SLICE_X427Y514       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     4.132    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.159ns (8.903%)  route 1.627ns (91.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 4.046 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 1.069ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.968ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.695    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.667 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.961    -0.706    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X407Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X407Y512       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.610 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_reg/Q
                         net (fo=17, routed)          1.335     0.725    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge
    SLICE_X431Y514       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     0.788 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.292     1.080    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt[0]_i_1__0_n_0
    SLICE_X431Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.029     2.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.252    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.276 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.770     4.046    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X431Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]/C
                         clock pessimism              0.199     4.245    
                         clock uncertainty           -0.067     4.179    
    SLICE_X431Y515       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     4.135    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[1].freq_core_inst/clk_dv_posedge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.135    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  3.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y151   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X409Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X409Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X409Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X408Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X409Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X409Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X408Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.679ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.664ns (31.499%)  route 1.444ns (68.501%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 19.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.836ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.761ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.010    -0.653    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y594       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y594       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.555 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/Q
                         net (fo=4, routed)           0.228    -0.327    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[12]
    SLICE_X352Y594       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.180 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.348     0.168    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X351Y593       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.346 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.178     0.524    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X351Y594       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     0.588 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.050     0.638    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X351Y594       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.701 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.061     0.762    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X351Y594       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.876 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_dataout[14]_i_1/O
                         net (fo=15, routed)          0.579     1.455    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/nxt_dataout_0
    SLICE_X353Y596       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.785    19.062    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X353Y596       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/C
                         clock pessimism              0.197    19.259    
                         clock uncertainty           -0.082    19.177    
    SLICE_X353Y596       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    19.134    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.664ns (31.499%)  route 1.444ns (68.501%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 19.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.836ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.761ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.010    -0.653    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y594       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y594       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.555 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/Q
                         net (fo=4, routed)           0.228    -0.327    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[12]
    SLICE_X352Y594       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147    -0.180 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.348     0.168    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X351Y593       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.346 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.178     0.524    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X351Y594       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     0.588 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.050     0.638    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X351Y594       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.701 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.061     0.762    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X351Y594       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.876 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_dataout[14]_i_1/O
                         net (fo=15, routed)          0.579     1.455    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/nxt_dataout_0
    SLICE_X353Y596       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.785    19.062    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X353Y596       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/C
                         clock pessimism              0.197    19.259    
                         clock uncertainty           -0.082    19.177    
    SLICE_X353Y596       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    19.134    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.690ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.693ns (33.047%)  route 1.404ns (66.953%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 19.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.836ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.761ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.010    -0.653    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y593       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y593       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096    -0.557 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[10]/Q
                         net (fo=3, routed)           0.188    -0.369    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[10]
    SLICE_X352Y594       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178    -0.191 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.348     0.157    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X351Y593       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.335 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.178     0.513    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X351Y594       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     0.577 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.050     0.627    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X351Y594       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.690 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.061     0.751    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X351Y594       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.865 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_dataout[14]_i_1/O
                         net (fo=15, routed)          0.579     1.444    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/nxt_dataout_0
    SLICE_X353Y596       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.785    19.062    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X353Y596       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]/C
                         clock pessimism              0.197    19.259    
                         clock uncertainty           -0.082    19.177    
    SLICE_X353Y596       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    19.134    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                 17.690    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        2.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.136ns (2.591%)  route 5.112ns (97.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 6.926 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.554ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       4.856     4.027    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X406Y532       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.067 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.256     4.323    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X406Y532       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.656     6.926    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X406Y532       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
                         clock pessimism              0.113     7.039    
                         clock uncertainty           -0.071     6.968    
    SLICE_X406Y532       FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     6.896    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.136ns (2.591%)  route 5.112ns (97.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 6.926 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.554ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       4.856     4.027    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X406Y532       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.067 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.256     4.323    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X406Y532       FDSE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.656     6.926    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X406Y532       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
                         clock pessimism              0.113     7.039    
                         clock uncertainty           -0.071     6.968    
    SLICE_X406Y532       FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     6.896    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.136ns (2.591%)  route 5.112ns (97.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 6.926 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.554ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       4.856     4.027    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X406Y532       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.067 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.256     4.323    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X406Y532       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.656     6.926    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X406Y532       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
                         clock pessimism              0.113     7.039    
                         clock uncertainty           -0.071     6.968    
    SLICE_X406Y532       FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.072     6.896    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_f/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  2.573    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y176   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y176   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y164   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.179ns (routing 0.830ns, distribution 2.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.179     0.503    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.945 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.215    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.298 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.298    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.179ns (routing 0.830ns, distribution 2.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.179     0.503    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.945 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.215    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.298 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.298    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        1.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.857ns (routing 0.480ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.078     1.516    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.615    -3.099 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.932    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.913 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        1.857    -1.056    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.811 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.170    -0.641    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.068 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.068    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  7.330    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.574ns (routing 0.428ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           0.964    11.231    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255     6.976 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.123    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.140 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        1.574     8.714    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.172     8.542    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.501    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.574ns (routing 0.428ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           0.964    11.231    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255     6.976 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     7.123    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.140 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        1.574     8.714    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.172     8.542    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.501    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.753ns (routing 0.756ns, distribution 1.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.753    10.021    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.172     9.849    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.736    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.567    





---------------------------------------------------------------------------------------------------
From Clock:  clk2
  To Clock:  hstdm_txclk_1400_bank60_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        6.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[798]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        4.105ns  (logic 0.304ns (7.406%)  route 3.801ns (92.594%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y207                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[798]/C
    SLICE_X351Y207       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst2/cnt[798]/Q
                         net (fo=2, routed)           2.825     2.921    cpm_snd_HSTDM_8_FB1_A2_D_2/data_in[6]
    SLICE_X349Y103       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.145     3.066 r  cpm_snd_HSTDM_8_FB1_A2_D_2/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.624     3.690    cpm_snd_HSTDM_8_FB1_A2_D_2/data_in_mux[6]
    SLICE_X349Y69        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     3.753 r  cpm_snd_HSTDM_8_FB1_A2_D_2/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.352     4.105    cpm_snd_HSTDM_8_FB1_A2_D_2/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035    10.865    cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[798]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        4.105ns  (logic 0.304ns (7.406%)  route 3.801ns (92.594%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y207                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[798]/C
    SLICE_X351Y207       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst2/cnt[798]/Q
                         net (fo=2, routed)           2.825     2.921    cpm_snd_HSTDM_8_FB1_A2_D_2/data_in[6]
    SLICE_X349Y103       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.145     3.066 f  cpm_snd_HSTDM_8_FB1_A2_D_2/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.624     3.690    cpm_snd_HSTDM_8_FB1_A2_D_2/data_in_mux[6]
    SLICE_X349Y69        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     3.753 f  cpm_snd_HSTDM_8_FB1_A2_D_2/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.352     4.105    cpm_snd_HSTDM_8_FB1_A2_D_2/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035    10.865    cpm_snd_HSTDM_8_FB1_A2_D_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[782]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_C_0/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        4.093ns  (logic 0.308ns (7.525%)  route 3.785ns (92.475%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y205                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[782]/C
    SLICE_X351Y205       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst2/cnt[782]/Q
                         net (fo=2, routed)           2.869     2.965    cpm_snd_HSTDM_8_FB1_A2_C_0/data_in[6]
    SLICE_X349Y102       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.114 r  cpm_snd_HSTDM_8_FB1_A2_C_0/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.512     3.626    cpm_snd_HSTDM_8_FB1_A2_C_0/data_in_mux[6]
    SLICE_X349Y86        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     3.689 r  cpm_snd_HSTDM_8_FB1_A2_C_0/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.404     4.093    cpm_snd_HSTDM_8_FB1_A2_C_0/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y75 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_C_0/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y75 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.028    10.872    cpm_snd_HSTDM_8_FB1_A2_C_0/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  6.779    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local
  To Clock:  hstdm_txclk_1400_bank60_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.044ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.384ns (20.073%)  route 1.529ns (79.927%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 6.436 - 5.714 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.829ns (routing 0.001ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.829     1.613    cpm_snd_HSTDM_8_FB1_A2_B_2/txclkdiv4
    SLICE_X349Y104       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y104       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.712 r  cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.314     2.026    cpm_snd_HSTDM_8_FB1_A2_B_2/txctrl_sync[1]
    SLICE_X349Y104       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.170     2.196 r  cpm_snd_HSTDM_8_FB1_A2_B_2/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.677     2.873    cpm_snd_HSTDM_8_FB1_A2_B_2/data_in_mux[0]
    SLICE_X349Y94        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     2.988 r  cpm_snd_HSTDM_8_FB1_A2_B_2/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.538     3.526    cpm_snd_HSTDM_8_FB1_A2_B_2/data_to_serdes[0]
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.008 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.104    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.221 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.296 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     6.423 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.013     6.436    cpm_snd_HSTDM_8_FB1_A2_B_2/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.371     6.807    
                         clock uncertainty           -0.178     6.629    
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.059     6.570    cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.570    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.384ns (20.073%)  route 1.529ns (79.927%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 6.436 - 5.714 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.829ns (routing 0.001ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.829     1.613    cpm_snd_HSTDM_8_FB1_A2_B_2/txclkdiv4
    SLICE_X349Y104       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y104       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.712 f  cpm_snd_HSTDM_8_FB1_A2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.314     2.026    cpm_snd_HSTDM_8_FB1_A2_B_2/txctrl_sync[1]
    SLICE_X349Y104       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.170     2.196 f  cpm_snd_HSTDM_8_FB1_A2_B_2/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.677     2.873    cpm_snd_HSTDM_8_FB1_A2_B_2/data_in_mux[0]
    SLICE_X349Y94        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     2.988 f  cpm_snd_HSTDM_8_FB1_A2_B_2/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.538     3.526    cpm_snd_HSTDM_8_FB1_A2_B_2/data_to_serdes[0]
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.008 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.104    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.221 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.296 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     6.423 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.013     6.436    cpm_snd_HSTDM_8_FB1_A2_B_2/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.371     6.807    
                         clock uncertainty           -0.178     6.629    
    BITSLICE_RX_TX_X1Y82 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.059     6.570    cpm_snd_HSTDM_8_FB1_A2_B_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.570    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A2_C_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A2_C_1/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank60_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank60_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.326ns (17.795%)  route 1.506ns (82.205%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 6.424 - 5.714 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.096     0.420    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.474 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.756    hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.784 r  hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=1211, routed)        0.847     1.631    cpm_snd_HSTDM_8_FB1_A2_C_1/txclkdiv4
    SLICE_X350Y101       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A2_C_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y101       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.728 r  cpm_snd_HSTDM_8_FB1_A2_C_1/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.125     1.853    cpm_snd_HSTDM_8_FB1_A2_C_1/txctrl_sync[1]
    SLICE_X351Y101       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.969 r  cpm_snd_HSTDM_8_FB1_A2_C_1/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.348     2.317    cpm_snd_HSTDM_8_FB1_A2_C_1/data_in_mux[2]
    SLICE_X349Y87        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     2.430 r  cpm_snd_HSTDM_8_FB1_A2_C_1/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           1.033     3.463    cpm_snd_HSTDM_8_FB1_A2_C_1/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_C_1/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank60_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.781     5.764    hstdm_clkgen_1400_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.008 r  hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.094     6.102    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.208 r  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.283 r  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.409 r  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.424    cpm_snd_HSTDM_8_FB1_A2_C_1/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.371     6.795    
                         clock uncertainty           -0.178     6.617    
    BITSLICE_RX_TX_X1Y76 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     6.548    cpm_snd_HSTDM_8_FB1_A2_C_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk2
  To Clock:  hstdm_txclk_1400_bank61_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        8.305ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[173]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.535ns  (logic 0.394ns (15.542%)  route 2.141ns (84.458%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y129                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[173]/C
    SLICE_X351Y129       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst2/cnt[173]/Q
                         net (fo=2, routed)           1.123     1.219    cpm_snd_HSTDM_8_FB1_A3_A_9/data_in[0]
    SLICE_X349Y141       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.368 r  cpm_snd_HSTDM_8_FB1_A3_A_9/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.473     1.841    cpm_snd_HSTDM_8_FB1_A3_A_9/data_in_mux[0]
    SLICE_X349Y175       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     1.990 r  cpm_snd_HSTDM_8_FB1_A3_A_9/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.545     2.535    cpm_snd_HSTDM_8_FB1_A3_A_9/data_to_serdes[0]
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.060    10.840    cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[173]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.535ns  (logic 0.394ns (15.542%)  route 2.141ns (84.458%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y129                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[173]/C
    SLICE_X351Y129       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst2/cnt[173]/Q
                         net (fo=2, routed)           1.123     1.219    cpm_snd_HSTDM_8_FB1_A3_A_9/data_in[0]
    SLICE_X349Y141       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.368 f  cpm_snd_HSTDM_8_FB1_A3_A_9/un3_data_in_mux[0]/O
                         net (fo=1, routed)           0.473     1.841    cpm_snd_HSTDM_8_FB1_A3_A_9/data_in_mux[0]
    SLICE_X349Y175       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     1.990 f  cpm_snd_HSTDM_8_FB1_A3_A_9/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, routed)           0.545     2.535    cpm_snd_HSTDM_8_FB1_A3_A_9/data_to_serdes[0]
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.060    10.840    cpm_snd_HSTDM_8_FB1_A3_A_9/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[142]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_5/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.499ns  (logic 0.274ns (10.964%)  route 2.225ns (89.036%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y125                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[142]/C
    SLICE_X351Y125       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst2/cnt[142]/Q
                         net (fo=2, routed)           1.217     1.313    cpm_snd_HSTDM_8_FB1_A3_A_5/data_in[1]
    SLICE_X352Y136       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.427 r  cpm_snd_HSTDM_8_FB1_A3_A_5/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.588     2.015    cpm_snd_HSTDM_8_FB1_A3_A_5/data_in_mux[1]
    SLICE_X349Y170       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     2.079 r  cpm_snd_HSTDM_8_FB1_A3_A_5/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.420     2.499    cpm_snd_HSTDM_8_FB1_A3_A_5/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y148
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_5/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y148
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.064    10.836    cpm_snd_HSTDM_8_FB1_A3_A_5/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                  8.337    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_1
  To Clock:  hstdm_txclk_1400_bank61_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.279ns (15.861%)  route 1.480ns (84.139%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 6.423 - 5.714 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.837ns (routing 0.001ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.837     1.598    cpm_snd_HSTDM_8_FB1_A3_A_3/txclkdiv4
    SLICE_X352Y149       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y149       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.697 f  cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.299     1.996    cpm_snd_HSTDM_8_FB1_A3_A_3/txctrl_sync[1]
    SLICE_X352Y146       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080     2.076 r  cpm_snd_HSTDM_8_FB1_A3_A_3/un3_data_in_mux[7]/O
                         net (fo=1, routed)           0.582     2.658    cpm_snd_HSTDM_8_FB1_A3_A_3/data_in_mux[7]
    SLICE_X349Y168       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.758 r  cpm_snd_HSTDM_8_FB1_A3_A_3/training_bit_gen_inst.data_to_serdes[7]/O
                         net (fo=1, routed)           0.599     3.357    cpm_snd_HSTDM_8_FB1_A3_A_3/data_to_serdes[7]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.990 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.101     6.091    hstdm_bitslice_ctrl_bank61/PLL_CLK
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.208 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.283 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.411 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     6.423    cpm_snd_HSTDM_8_FB1_A3_A_3/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.366     6.789    
                         clock uncertainty           -0.178     6.611    
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.061     6.550    cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.279ns (15.861%)  route 1.480ns (84.139%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 6.423 - 5.714 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.837ns (routing 0.001ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.837     1.598    cpm_snd_HSTDM_8_FB1_A3_A_3/txclkdiv4
    SLICE_X352Y149       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y149       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.697 r  cpm_snd_HSTDM_8_FB1_A3_A_3/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.299     1.996    cpm_snd_HSTDM_8_FB1_A3_A_3/txctrl_sync[1]
    SLICE_X352Y146       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080     2.076 f  cpm_snd_HSTDM_8_FB1_A3_A_3/un3_data_in_mux[7]/O
                         net (fo=1, routed)           0.582     2.658    cpm_snd_HSTDM_8_FB1_A3_A_3/data_in_mux[7]
    SLICE_X349Y168       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.758 f  cpm_snd_HSTDM_8_FB1_A3_A_3/training_bit_gen_inst.data_to_serdes[7]/O
                         net (fo=1, routed)           0.599     3.357    cpm_snd_HSTDM_8_FB1_A3_A_3/data_to_serdes[7]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.990 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.101     6.091    hstdm_bitslice_ctrl_bank61/PLL_CLK
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.208 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.283 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.411 r  hstdm_bitslice_ctrl_bank61/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     6.423    cpm_snd_HSTDM_8_FB1_A3_A_3/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.366     6.789    
                         clock uncertainty           -0.178     6.611    
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.061     6.550    cpm_snd_HSTDM_8_FB1_A3_A_3/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A3_A_10/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank61_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank61_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.262ns (15.295%)  route 1.451ns (84.705%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 6.411 - 5.714 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.073     0.397    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.451 r  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.733    hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local
    BUFGCE_X1Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.761 r  hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y2 (CLOCK_ROOT)    net (fo=1183, routed)        0.853     1.614    cpm_snd_HSTDM_8_FB1_A3_A_10/txclkdiv4
    SLICE_X353Y142       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A3_A_10/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y142       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.713 r  cpm_snd_HSTDM_8_FB1_A3_A_10/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.184     1.897    cpm_snd_HSTDM_8_FB1_A3_A_10/txctrl_sync[1]
    SLICE_X353Y142       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.960 r  cpm_snd_HSTDM_8_FB1_A3_A_10/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.722     2.682    cpm_snd_HSTDM_8_FB1_A3_A_10/data_in_mux[1]
    SLICE_X349Y176       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.782 r  cpm_snd_HSTDM_8_FB1_A3_A_10/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.545     3.327    cpm_snd_HSTDM_8_FB1_A3_A_10/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank61_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 f  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.763     5.746    hstdm_clkgen_1400_bank61/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.990 f  hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.092    hstdm_bitslice_ctrl_bank61/PLL_CLK
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.198 r  hstdm_bitslice_ctrl_bank61/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.273 r  hstdm_bitslice_ctrl_bank61/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.398 r  hstdm_bitslice_ctrl_bank61/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.013     6.411    cpm_snd_HSTDM_8_FB1_A3_A_10/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.366     6.777    
                         clock uncertainty           -0.178     6.599    
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.048     6.551    cpm_snd_HSTDM_8_FB1_A3_A_10/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  hstdm_txclk_1400_bank62_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[758]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.300ns  (MaxDelay Path 8.300ns)
  Data Path Delay:        6.208ns  (logic 0.217ns (3.495%)  route 5.991ns (96.505%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y594                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[758]/C
    SLICE_X358Y594       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[758]/Q
                         net (fo=2, routed)           5.094     5.190    cpm_snd_HSTDM_8_FB1_A4_B_2/data_in[5]
    SLR Crossing[1->0]   
    SLICE_X353Y224       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.082     5.272 r  cpm_snd_HSTDM_8_FB1_A4_B_2/un3_data_in_mux[5]/O
                         net (fo=1, routed)           0.416     5.688    cpm_snd_HSTDM_8_FB1_A4_B_2/data_in_mux[5]
    SLICE_X349Y214       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     5.727 r  cpm_snd_HSTDM_8_FB1_A4_B_2/training_bit_gen_inst.data_to_serdes[5]/O
                         net (fo=1, routed)           0.481     6.208    cpm_snd_HSTDM_8_FB1_A4_B_2/data_to_serdes[5]
    BITSLICE_RX_TX_X1Y186
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data/D[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.300     8.300    
    BITSLICE_RX_TX_X1Y186
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.015     8.285    cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[758]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.300ns  (MaxDelay Path 8.300ns)
  Data Path Delay:        6.208ns  (logic 0.217ns (3.495%)  route 5.991ns (96.505%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y594                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[758]/C
    SLICE_X358Y594       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst1/cnt[758]/Q
                         net (fo=2, routed)           5.094     5.190    cpm_snd_HSTDM_8_FB1_A4_B_2/data_in[5]
    SLR Crossing[1->0]   
    SLICE_X353Y224       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.082     5.272 f  cpm_snd_HSTDM_8_FB1_A4_B_2/un3_data_in_mux[5]/O
                         net (fo=1, routed)           0.416     5.688    cpm_snd_HSTDM_8_FB1_A4_B_2/data_in_mux[5]
    SLICE_X349Y214       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     5.727 f  cpm_snd_HSTDM_8_FB1_A4_B_2/training_bit_gen_inst.data_to_serdes[5]/O
                         net (fo=1, routed)           0.481     6.208    cpm_snd_HSTDM_8_FB1_A4_B_2/data_to_serdes[5]
    BITSLICE_RX_TX_X1Y186
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data/D[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.300     8.300    
    BITSLICE_RX_TX_X1Y186
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.015     8.285    cpm_snd_HSTDM_8_FB1_A4_B_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[689]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_D_4/tx_core.bitslice_tx_data/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.300ns  (MaxDelay Path 8.300ns)
  Data Path Delay:        6.186ns  (logic 0.217ns (3.508%)  route 5.969ns (96.492%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y586                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[689]/C
    SLICE_X358Y586       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[689]/Q
                         net (fo=2, routed)           4.812     4.908    cpm_snd_HSTDM_8_FB1_A4_D_4/data_in[5]
    SLR Crossing[1->0]   
    SLICE_X353Y218       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.082     4.990 r  cpm_snd_HSTDM_8_FB1_A4_D_4/un3_data_in_mux[5]/O
                         net (fo=1, routed)           0.672     5.662    cpm_snd_HSTDM_8_FB1_A4_D_4/data_in_mux[5]
    SLICE_X349Y186       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     5.701 r  cpm_snd_HSTDM_8_FB1_A4_D_4/training_bit_gen_inst.data_to_serdes[5]/O
                         net (fo=1, routed)           0.485     6.186    cpm_snd_HSTDM_8_FB1_A4_D_4/data_to_serdes[5]
    BITSLICE_RX_TX_X1Y162
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_D_4/tx_core.bitslice_tx_data/D[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.300     8.300    
    BITSLICE_RX_TX_X1Y162
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.026     8.274    cpm_snd_HSTDM_8_FB1_A4_D_4/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  2.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk2
  To Clock:  hstdm_txclk_1400_bank62_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        7.907ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[22]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.943ns  (logic 0.315ns (10.703%)  route 2.628ns (89.297%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y110                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[22]/C
    SLICE_X351Y110       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst2/cnt[22]/Q
                         net (fo=2, routed)           1.575     1.671    cpm_snd_HSTDM_8_FB1_A4_B_4/data_in[1]
    SLICE_X352Y181       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.850 r  cpm_snd_HSTDM_8_FB1_A4_B_4/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.581     2.431    cpm_snd_HSTDM_8_FB1_A4_B_4/data_in_mux[1]
    SLICE_X349Y216       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     2.471 r  cpm_snd_HSTDM_8_FB1_A4_B_4/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.472     2.943    cpm_snd_HSTDM_8_FB1_A4_B_4/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y188
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y188
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.050    10.850    cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[22]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.943ns  (logic 0.315ns (10.703%)  route 2.628ns (89.297%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y110                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[22]/C
    SLICE_X351Y110       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst2/cnt[22]/Q
                         net (fo=2, routed)           1.575     1.671    cpm_snd_HSTDM_8_FB1_A4_B_4/data_in[1]
    SLICE_X352Y181       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.850 f  cpm_snd_HSTDM_8_FB1_A4_B_4/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.581     2.431    cpm_snd_HSTDM_8_FB1_A4_B_4/data_in_mux[1]
    SLICE_X349Y216       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     2.471 f  cpm_snd_HSTDM_8_FB1_A4_B_4/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.472     2.943    cpm_snd_HSTDM_8_FB1_A4_B_4/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y188
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y188
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.050    10.850    cpm_snd_HSTDM_8_FB1_A4_B_4/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst2/cnt[67]/C
                            (rising edge-triggered cell FDCE clocked by clk2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_5/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.900ns  (MaxDelay Path 10.900ns)
  Data Path Delay:        2.875ns  (logic 0.395ns (13.739%)  route 2.480ns (86.261%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 10.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y116                                    0.000     0.000 r  dut_inst/cnt_inst2/cnt[67]/C
    SLICE_X351Y116       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dut_inst/cnt_inst2/cnt[67]/Q
                         net (fo=2, routed)           1.582     1.679    cpm_snd_HSTDM_8_FB1_A4_C_5/data_in[6]
    SLICE_X350Y181       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     1.877 r  cpm_snd_HSTDM_8_FB1_A4_C_5/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.490     2.367    cpm_snd_HSTDM_8_FB1_A4_C_5/data_in_mux[6]
    SLICE_X349Y200       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     2.467 r  cpm_snd_HSTDM_8_FB1_A4_C_5/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.408     2.875    cpm_snd_HSTDM_8_FB1_A4_C_5/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_5/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.900    10.900    
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.058    10.842    cpm_snd_HSTDM_8_FB1_A4_C_5/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  7.967    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_2
  To Clock:  hstdm_txclk_1400_bank62_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        2.693ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.343ns (15.478%)  route 1.873ns (84.522%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 6.388 - 5.714 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.001ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.855     1.593    cpm_snd_HSTDM_8_FB1_A4_C_1/txclkdiv4
    SLICE_X350Y187       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y187       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.690 r  cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.330     2.020    cpm_snd_HSTDM_8_FB1_A4_C_1/txctrl_sync[1]
    SLICE_X352Y185       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     2.118 r  cpm_snd_HSTDM_8_FB1_A4_C_1/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.510     2.628    cpm_snd_HSTDM_8_FB1_A4_C_1/data_in_mux[2]
    SLICE_X349Y207       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.776 r  cpm_snd_HSTDM_8_FB1_A4_C_1/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           1.033     3.809    cpm_snd_HSTDM_8_FB1_A4_C_1/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.972 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.094     6.066    hstdm_bitslice_ctrl_bank62/PLL_CLK
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.172 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.247 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.373 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.388    cpm_snd_HSTDM_8_FB1_A4_C_1/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.361     6.749    
                         clock uncertainty           -0.178     6.571    
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     6.502    cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.343ns (15.478%)  route 1.873ns (84.522%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 6.388 - 5.714 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.001ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.855     1.593    cpm_snd_HSTDM_8_FB1_A4_C_1/txclkdiv4
    SLICE_X350Y187       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y187       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.690 f  cpm_snd_HSTDM_8_FB1_A4_C_1/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.330     2.020    cpm_snd_HSTDM_8_FB1_A4_C_1/txctrl_sync[1]
    SLICE_X352Y185       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     2.118 f  cpm_snd_HSTDM_8_FB1_A4_C_1/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.510     2.628    cpm_snd_HSTDM_8_FB1_A4_C_1/data_in_mux[2]
    SLICE_X349Y207       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.776 f  cpm_snd_HSTDM_8_FB1_A4_C_1/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           1.033     3.809    cpm_snd_HSTDM_8_FB1_A4_C_1/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.972 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.094     6.066    hstdm_bitslice_ctrl_bank62/PLL_CLK
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.172 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.247 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.373 r  hstdm_bitslice_ctrl_bank62/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.388    cpm_snd_HSTDM_8_FB1_A4_C_1/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.361     6.749    
                         clock uncertainty           -0.178     6.571    
    BITSLICE_RX_TX_X1Y180
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     6.502    cpm_snd_HSTDM_8_FB1_A4_C_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_A4_C_7/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_2  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_A4_C_7/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank62_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank62_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_2 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.315ns (17.045%)  route 1.533ns (82.955%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns = ( 6.401 - 5.714 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.001ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.050     0.374    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.428 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.710    hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.738 r  hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y3 (CLOCK_ROOT)    net (fo=1183, routed)        0.861     1.599    cpm_snd_HSTDM_8_FB1_A4_C_7/txclkdiv4
    SLICE_X352Y185       FDCE                                         r  cpm_snd_HSTDM_8_FB1_A4_C_7/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y185       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.697 r  cpm_snd_HSTDM_8_FB1_A4_C_7/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.555     2.252    cpm_snd_HSTDM_8_FB1_A4_C_7/txctrl_sync[1]
    SLICE_X350Y182       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.431 r  cpm_snd_HSTDM_8_FB1_A4_C_7/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.387     2.818    cpm_snd_HSTDM_8_FB1_A4_C_7/data_in_mux[2]
    SLICE_X349Y198       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.038     2.856 r  cpm_snd_HSTDM_8_FB1_A4_C_7/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.591     3.447    cpm_snd_HSTDM_8_FB1_A4_C_7/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_7/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank62_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.745     5.728    hstdm_clkgen_1400_bank62/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.972 r  hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.069    hstdm_bitslice_ctrl_bank62/PLL_CLK
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.186 r  hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.261 r  hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.389 r  hstdm_bitslice_ctrl_bank62/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     6.401    cpm_snd_HSTDM_8_FB1_A4_C_7/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_A4_C_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.361     6.762    
                         clock uncertainty           -0.178     6.584    
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.059     6.525    cpm_snd_HSTDM_8_FB1_A4_C_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  3.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  hstdm_txclk_1400_bank69_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        6.050ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[342]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        2.881ns  (logic 0.447ns (15.515%)  route 2.434ns (84.485%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y542                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[342]/C
    SLICE_X358Y542       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[342]/Q
                         net (fo=2, routed)           1.537     1.633    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_in[2]
    SLR Crossing[1->2]   
    SLICE_X354Y618       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.810 r  cpm_snd_HSTDM_8_FB1_AI1_N_10/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.385     2.195    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_in_mux[2]
    SLICE_X349Y623       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     2.369 r  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.512     2.881    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y540
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    BITSLICE_RX_TX_X1Y540
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     8.931    cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[342]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        2.881ns  (logic 0.447ns (15.515%)  route 2.434ns (84.485%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y542                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[342]/C
    SLICE_X358Y542       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst1/cnt[342]/Q
                         net (fo=2, routed)           1.537     1.633    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_in[2]
    SLR Crossing[1->2]   
    SLICE_X354Y618       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.810 f  cpm_snd_HSTDM_8_FB1_AI1_N_10/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.385     2.195    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_in_mux[2]
    SLICE_X349Y623       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     2.369 f  cpm_snd_HSTDM_8_FB1_AI1_N_10/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.512     2.881    cpm_snd_HSTDM_8_FB1_AI1_N_10/data_to_serdes[2]
    BITSLICE_RX_TX_X1Y540
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    BITSLICE_RX_TX_X1Y540
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     8.931    cpm_snd_HSTDM_8_FB1_AI1_N_10/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[512]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_AI1_P_21/tx_core.bitslice_tx_data/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        2.854ns  (logic 0.376ns (13.174%)  route 2.478ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y563                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[512]/C
    SLICE_X358Y563       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[512]/Q
                         net (fo=2, routed)           1.396     1.492    cpm_snd_HSTDM_8_FB1_AI1_P_21/data_in[4]
    SLR Crossing[1->2]   
    SLICE_X354Y630       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.656 r  cpm_snd_HSTDM_8_FB1_AI1_P_21/un3_data_in_mux[4]/O
                         net (fo=1, routed)           0.559     2.215    cpm_snd_HSTDM_8_FB1_AI1_P_21/data_in_mux[4]
    SLICE_X349Y649       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.331 r  cpm_snd_HSTDM_8_FB1_AI1_P_21/training_bit_gen_inst.data_to_serdes[4]/O
                         net (fo=1, routed)           0.523     2.854    cpm_snd_HSTDM_8_FB1_AI1_P_21/data_to_serdes[4]
    BITSLICE_RX_TX_X1Y563
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_AI1_P_21/tx_core.bitslice_tx_data/D[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    BITSLICE_RX_TX_X1Y563
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.094     8.906    cpm_snd_HSTDM_8_FB1_AI1_P_21/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.052    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_3
  To Clock:  hstdm_txclk_1400_bank69_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.269ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.334ns (19.636%)  route 1.367ns (80.365%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 6.363 - 5.714 ) 
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.832     1.523    cpm_snd_HSTDM_8_FB1_BI1_P_8/txclkdiv4
    SLICE_X354Y634       FDCE                                         r  cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y634       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.621 f  cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.237     1.858    cpm_snd_HSTDM_8_FB1_BI1_P_8/txctrl_sync[1]
    SLICE_X354Y634       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     2.031 r  cpm_snd_HSTDM_8_FB1_BI1_P_8/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.519     2.550    cpm_snd_HSTDM_8_FB1_BI1_P_8/data_in_mux[6]
    SLICE_X349Y654       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.613 r  cpm_snd_HSTDM_8_FB1_BI1_P_8/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.611     3.224    cpm_snd_HSTDM_8_FB1_BI1_P_8/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 f  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.943 f  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=6, routed)           0.102     6.045    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.151 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.226 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.350 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.013     6.363    cpm_snd_HSTDM_8_FB1_BI1_P_8/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.343     6.706    
                         clock uncertainty           -0.178     6.528    
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035     6.493    cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.493    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.334ns (19.636%)  route 1.367ns (80.365%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 6.363 - 5.714 ) 
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.832     1.523    cpm_snd_HSTDM_8_FB1_BI1_P_8/txclkdiv4
    SLICE_X354Y634       FDCE                                         r  cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y634       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.621 r  cpm_snd_HSTDM_8_FB1_BI1_P_8/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.237     1.858    cpm_snd_HSTDM_8_FB1_BI1_P_8/txctrl_sync[1]
    SLICE_X354Y634       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     2.031 f  cpm_snd_HSTDM_8_FB1_BI1_P_8/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.519     2.550    cpm_snd_HSTDM_8_FB1_BI1_P_8/data_in_mux[6]
    SLICE_X349Y654       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.613 f  cpm_snd_HSTDM_8_FB1_BI1_P_8/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.611     3.224    cpm_snd_HSTDM_8_FB1_BI1_P_8/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 f  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.943 f  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=6, routed)           0.102     6.045    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.151 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.226 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y87
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.350 r  hstdm_bitslice_ctrl_bank69/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.013     6.363    cpm_snd_HSTDM_8_FB1_BI1_P_8/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.343     6.706    
                         clock uncertainty           -0.178     6.528    
    BITSLICE_RX_TX_X1Y567
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035     6.493    cpm_snd_HSTDM_8_FB1_BI1_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.493    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_AI1_N_21/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_3  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_AI1_N_21/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank69_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank69_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_3 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.422ns (26.146%)  route 1.192ns (73.854%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.667ns = ( 6.382 - 5.714 ) 
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.832ns (routing 0.001ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.003     0.327    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.381 r  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.663    hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local
    BUFGCE_X1Y263        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.691 r  hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=735, routed)         0.832     1.523    cpm_snd_HSTDM_8_FB1_AI1_N_21/txclkdiv4
    SLICE_X354Y634       FDCE                                         r  cpm_snd_HSTDM_8_FB1_AI1_N_21/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y634       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.622 f  cpm_snd_HSTDM_8_FB1_AI1_N_21/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.217     1.839    cpm_snd_HSTDM_8_FB1_AI1_N_21/txctrl_sync[1]
    SLICE_X354Y634       LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     1.984 r  cpm_snd_HSTDM_8_FB1_AI1_N_21/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.517     2.501    cpm_snd_HSTDM_8_FB1_AI1_N_21/data_in_mux[6]
    SLICE_X349Y650       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     2.679 r  cpm_snd_HSTDM_8_FB1_AI1_N_21/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.458     3.137    cpm_snd_HSTDM_8_FB1_AI1_N_21/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y564
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_AI1_N_21/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank69_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 f  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.716     5.699    hstdm_clkgen_1400_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.943 f  hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=6, routed)           0.101     6.044    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y86
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.161 r  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y86
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.236 r  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y86
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.367 r  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.382    cpm_snd_HSTDM_8_FB1_AI1_N_21/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y564
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_AI1_N_21/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.343     6.725    
                         clock uncertainty           -0.178     6.547    
    BITSLICE_RX_TX_X1Y564
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.058     6.489    cpm_snd_HSTDM_8_FB1_AI1_N_21/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  3.352    





---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  hstdm_txclk_1400_bank71_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[275]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.500ns  (MaxDelay Path 8.500ns)
  Data Path Delay:        5.270ns  (logic 0.337ns (6.395%)  route 4.933ns (93.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y534                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[275]/C
    SLICE_X358Y534       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dut_inst/cnt_inst1/cnt[275]/Q
                         net (fo=2, routed)           3.816     3.913    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_in[7]
    SLR Crossing[1->2]   
    SLICE_X352Y728       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.176     4.089 r  cpm_snd_HSTDM_8_FB1_BI3_N_4/un3_data_in_mux[7]/O
                         net (fo=1, routed)           0.713     4.802    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_in_mux[7]
    SLICE_X349Y770       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.866 r  cpm_snd_HSTDM_8_FB1_BI3_N_4/training_bit_gen_inst.data_to_serdes[7]/O
                         net (fo=1, routed)           0.404     5.270    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_to_serdes[7]
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data/D[7]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.500     8.500    
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.055     8.445    cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[275]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.500ns  (MaxDelay Path 8.500ns)
  Data Path Delay:        5.270ns  (logic 0.337ns (6.395%)  route 4.933ns (93.605%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y534                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[275]/C
    SLICE_X358Y534       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 f  dut_inst/cnt_inst1/cnt[275]/Q
                         net (fo=2, routed)           3.816     3.913    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_in[7]
    SLR Crossing[1->2]   
    SLICE_X352Y728       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.176     4.089 f  cpm_snd_HSTDM_8_FB1_BI3_N_4/un3_data_in_mux[7]/O
                         net (fo=1, routed)           0.713     4.802    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_in_mux[7]
    SLICE_X349Y770       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.866 f  cpm_snd_HSTDM_8_FB1_BI3_N_4/training_bit_gen_inst.data_to_serdes[7]/O
                         net (fo=1, routed)           0.404     5.270    cpm_snd_HSTDM_8_FB1_BI3_N_4/data_to_serdes[7]
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data/D[7]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.500     8.500    
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.055     8.445    cpm_snd_HSTDM_8_FB1_BI3_N_4/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[50]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cpm_snd_HSTDM_8_FB1_AI3_P_6/tx_core.bitslice_tx_data/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.500ns  (MaxDelay Path 8.500ns)
  Data Path Delay:        5.266ns  (logic 0.272ns (5.165%)  route 4.994ns (94.835%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Timing Exception:       MaxDelay Path -high_priority 8.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y506                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[50]/C
    SLICE_X358Y506       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[50]/Q
                         net (fo=2, routed)           4.147     4.243    cpm_snd_HSTDM_8_FB1_AI3_P_6/data_in[6]
    SLR Crossing[1->2]   
    SLICE_X355Y723       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     4.356 r  cpm_snd_HSTDM_8_FB1_AI3_P_6/un3_data_in_mux[6]/O
                         net (fo=1, routed)           0.443     4.799    cpm_snd_HSTDM_8_FB1_AI3_P_6/data_in_mux[6]
    SLICE_X349Y731       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     4.862 r  cpm_snd_HSTDM_8_FB1_AI3_P_6/training_bit_gen_inst.data_to_serdes[6]/O
                         net (fo=1, routed)           0.404     5.266    cpm_snd_HSTDM_8_FB1_AI3_P_6/data_to_serdes[6]
    BITSLICE_RX_TX_X1Y634
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_AI3_P_6/tx_core.bitslice_tx_data/D[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    8.500     8.500    
    BITSLICE_RX_TX_X1Y634
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.028     8.472    cpm_snd_HSTDM_8_FB1_AI3_P_6/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  3.206    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv4_local_4
  To Clock:  hstdm_txclk_1400_bank71_clkoutphy_net_DIV

Setup :            0  Failing Endpoints,  Worst Slack        2.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.363ns (16.069%)  route 1.896ns (83.931%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 6.400 - 5.714 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.887ns (routing 0.001ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.887     1.624    cpm_snd_HSTDM_8_FB1_BI3_N_7/txclkdiv4
    SLICE_X353Y728       FDCE                                         r  cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.723 r  cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.201     1.924    cpm_snd_HSTDM_8_FB1_BI3_N_7/txctrl_sync[1]
    SLICE_X353Y728       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164     2.088 r  cpm_snd_HSTDM_8_FB1_BI3_N_7/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.611     2.699    cpm_snd_HSTDM_8_FB1_BI3_N_7/data_in_mux[1]
    SLICE_X349Y762       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.799 r  cpm_snd_HSTDM_8_FB1_BI3_N_7/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           1.084     3.883    cpm_snd_HSTDM_8_FB1_BI3_N_7/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.979 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.078    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.184 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.259 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.385 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.400    cpm_snd_HSTDM_8_FB1_BI3_N_7/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.353     6.753    
                         clock uncertainty           -0.178     6.575    
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.053     6.522    cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.363ns (16.069%)  route 1.896ns (83.931%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 6.400 - 5.714 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.887ns (routing 0.001ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.887     1.624    cpm_snd_HSTDM_8_FB1_BI3_N_7/txclkdiv4
    SLICE_X353Y728       FDCE                                         r  cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.723 f  cpm_snd_HSTDM_8_FB1_BI3_N_7/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.201     1.924    cpm_snd_HSTDM_8_FB1_BI3_N_7/txctrl_sync[1]
    SLICE_X353Y728       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164     2.088 f  cpm_snd_HSTDM_8_FB1_BI3_N_7/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.611     2.699    cpm_snd_HSTDM_8_FB1_BI3_N_7/data_in_mux[1]
    SLICE_X349Y762       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.799 f  cpm_snd_HSTDM_8_FB1_BI3_N_7/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           1.084     3.883    cpm_snd_HSTDM_8_FB1_BI3_N_7/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.979 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.078    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.184 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.259 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.385 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.015     6.400    cpm_snd_HSTDM_8_FB1_BI3_N_7/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.353     6.753    
                         clock uncertainty           -0.178     6.575    
    BITSLICE_RX_TX_X1Y661
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.053     6.522    cpm_snd_HSTDM_8_FB1_BI3_N_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_8_FB1_BI3_P_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv4_local_4  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            cpm_snd_HSTDM_8_FB1_BI3_P_8/tx_core.bitslice_tx_data/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1400_bank71_clkoutphy_net_DIV  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             hstdm_txclk_1400_bank71_clkoutphy_net_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise@5.714ns - hstdm_txclkdiv4_local_4 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.307ns (16.971%)  route 1.502ns (83.029%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 6.396 - 5.714 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv4_local_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        3.049     0.373    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     0.427 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0
                         net (fo=1, routed)           0.282     0.709    hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local
    BUFGCE_X1Y311        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.737 r  hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=1071, routed)        0.882     1.619    cpm_snd_HSTDM_8_FB1_BI3_P_8/txclkdiv4
    SLICE_X354Y724       FDCE                                         r  cpm_snd_HSTDM_8_FB1_BI3_P_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y724       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.718 r  cpm_snd_HSTDM_8_FB1_BI3_P_8/ar_tx_ctrl1.R1/Q
                         net (fo=8, routed)           0.197     1.915    cpm_snd_HSTDM_8_FB1_BI3_P_8/txctrl_sync[1]
    SLICE_X354Y724       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     2.083 r  cpm_snd_HSTDM_8_FB1_BI3_P_8/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.730     2.813    cpm_snd_HSTDM_8_FB1_BI3_P_8/data_in_mux[1]
    SLICE_X349Y759       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     2.853 r  cpm_snd_HSTDM_8_FB1_BI3_P_8/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.575     3.428    cpm_snd_HSTDM_8_FB1_BI3_P_8/data_to_serdes[1]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_P_8/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1400_bank71_clkoutphy_net_DIV rise edge)
                                                      5.714     5.714 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.714 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.714    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.878 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.960    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     6.082 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676     7.758    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     2.729 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     2.959    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.983 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4377, routed)        2.752     5.735    hstdm_clkgen_1400_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     5.979 r  hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.078    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.184 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.259 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.383 r  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.013     6.396    cpm_snd_HSTDM_8_FB1_BI3_P_8/TX_BIT_CTRL_IN[26]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_8_FB1_BI3_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.353     6.749    
                         clock uncertainty           -0.178     6.571    
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.086     6.485    cpm_snd_HSTDM_8_FB1_BI3_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  3.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack       41.584ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.584ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_resetn/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[793]/CLR
                            (recovery check against rising-edge clock clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.096ns (3.005%)  route 3.099ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 47.965 - 45.000 ) 
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.134ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.031ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.165     3.367    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X349Y543       FDRE                                         r  dut_inst/aptn_reset_sync_resetn/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y543       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.463 r  dut_inst/aptn_reset_sync_resetn/Q
                         net (fo=1600, routed)        3.099     6.562    dut_inst/cnt_inst1/resetn_0_i
    SLICE_X358Y599       FDCE                                         f  dut_inst/cnt_inst1/cnt[793]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.903    47.965    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[793]/C
                         clock pessimism              0.289    48.254    
                         clock uncertainty           -0.035    48.218    
    SLICE_X358Y599       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    48.146    dut_inst/cnt_inst1/cnt[793]
  -------------------------------------------------------------------
                         required time                         48.146    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 41.584    

Slack (MET) :             41.584ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_resetn/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[794]/CLR
                            (recovery check against rising-edge clock clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.096ns (3.005%)  route 3.099ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 47.965 - 45.000 ) 
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.134ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.031ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.165     3.367    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X349Y543       FDRE                                         r  dut_inst/aptn_reset_sync_resetn/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y543       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.463 r  dut_inst/aptn_reset_sync_resetn/Q
                         net (fo=1600, routed)        3.099     6.562    dut_inst/cnt_inst1/resetn_0_i
    SLICE_X358Y599       FDCE                                         f  dut_inst/cnt_inst1/cnt[794]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.903    47.965    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[794]/C
                         clock pessimism              0.289    48.254    
                         clock uncertainty           -0.035    48.218    
    SLICE_X358Y599       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    48.146    dut_inst/cnt_inst1/cnt[794]
  -------------------------------------------------------------------
                         required time                         48.146    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 41.584    

Slack (MET) :             41.584ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_resetn/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dut_inst/cnt_inst1/cnt[795]/CLR
                            (recovery check against rising-edge clock clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clk1 rise@45.000ns - clk1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.096ns (3.005%)  route 3.099ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 47.965 - 45.000 ) 
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.134ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.031ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    F35                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         2.165     3.367    dut_inst/clk1
    SLR Crossing[2->1]   
    SLICE_X349Y543       FDRE                                         r  dut_inst/aptn_reset_sync_resetn/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y543       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.463 r  dut_inst/aptn_reset_sync_resetn/Q
                         net (fo=1600, routed)        3.099     6.562    dut_inst/cnt_inst1/resetn_0_i
    SLICE_X358Y599       FDCE                                         f  dut_inst/cnt_inst1/cnt[795]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      45.000    45.000 r  
    F35                                               0.000    45.000 r  clk1 (IN)
                         net (fo=0)                   0.000    45.000    clk1_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702    45.702 r  clk1_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    45.742    clk1_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    45.742 r  clk1_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    46.038    clk1_bufg
    BUFGCE_X1Y261        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.062 r  clk1_bufg/O
    X7Y8 (CLOCK_ROOT)    net (fo=801, routed)         1.903    47.965    dut_inst/cnt_inst1/clk1
    SLR Crossing[2->1]   
    SLICE_X358Y599       FDCE                                         r  dut_inst/cnt_inst1/cnt[795]/C
                         clock pessimism              0.289    48.254    
                         clock uncertainty           -0.035    48.218    
    SLICE_X358Y599       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    48.146    dut_inst/cnt_inst1/cnt[795]
  -------------------------------------------------------------------
                         required time                         48.146    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 41.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       98.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.990ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.097ns (13.454%)  route 0.624ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 1.006ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.917ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.035    -0.626    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X409Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y517       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.529 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.624     0.095    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X410Y509       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.790    99.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X410Y509       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.195    99.264    
                         clock uncertainty           -0.106    99.158    
    SLICE_X410Y509       FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    99.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         99.086    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                 98.990    

Slack (MET) :             98.990ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.097ns (13.454%)  route 0.624ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 1.006ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.917ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.035    -0.626    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X409Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y517       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.529 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.624     0.095    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X410Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.790    99.068    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X410Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.195    99.264    
                         clock uncertainty           -0.106    99.158    
    SLICE_X410Y509       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    99.086    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         99.086    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                 98.990    

Slack (MET) :             98.994ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.097ns (13.454%)  route 0.624ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 1.006ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.917ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.689    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.661 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        2.035    -0.626    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X409Y517       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X409Y517       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097    -0.529 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.624     0.095    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X410Y509       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676   102.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    97.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.254    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.278 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y7 (CLOCK_ROOT)    net (fo=1885, routed)        1.794    99.072    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X410Y509       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.195    99.268    
                         clock uncertainty           -0.106    99.162    
    SLICE_X410Y509       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    99.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         99.090    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                 98.994    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.096ns (1.904%)  route 4.947ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 10.099 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.756ns, distribution 2.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.947     5.513    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X373Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.831    10.099    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X373Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[1]/C
                         clock pessimism              0.130    10.229    
                         clock uncertainty           -0.074    10.156    
    SLICE_X373Y553       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    10.084    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.096ns (1.904%)  route 4.947ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 10.099 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.756ns, distribution 2.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.947     5.513    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X373Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.831    10.099    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X373Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[2]/C
                         clock pessimism              0.130    10.229    
                         clock uncertainty           -0.074    10.156    
    SLICE_X373Y553       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    10.084    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.096ns (1.904%)  route 4.947ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.099ns = ( 10.099 - 10.000 ) 
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 0.830ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.756ns, distribution 2.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.676 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        3.146     0.470    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y406       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y406       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.566 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2565, routed)        4.947     5.513    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X373Y553       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    12.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029     7.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     7.244    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y150        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.268 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4377, routed)        2.831    10.099    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X373Y553       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[3]/C
                         clock pessimism              0.130    10.229    
                         clock uncertainty           -0.074    10.156    
    SLICE_X373Y553       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    10.084    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txAddrRegister_reg[3]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  4.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_curr_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.096ns (4.352%)  route 2.110ns (95.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 19.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.140ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.934ns
    Common Clock Delay      (CCD):   -1.868ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.053ns (routing 0.836ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.761ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.053    -0.610    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y641       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y641       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.514 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         2.110     1.596    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLR Crossing[2->1]   
    SLICE_X350Y595       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_curr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.789    19.066    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X350Y595       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_curr_cnt_reg[3]/C
                         clock pessimism              0.144    19.210    
                         inter-SLR compensation      -0.140    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X350Y595       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    18.917    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_curr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.333ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.096ns (4.386%)  route 2.093ns (95.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 19.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.139ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.939ns
    Common Clock Delay      (CCD):   -1.868ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.053ns (routing 0.836ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.761ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.053    -0.610    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y641       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y641       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.514 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         2.093     1.579    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLR Crossing[2->1]   
    SLICE_X351Y595       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.784    19.061    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X351Y595       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[3]/C
                         clock pessimism              0.144    19.205    
                         inter-SLR compensation      -0.139    19.066    
                         clock uncertainty           -0.082    18.984    
    SLICE_X351Y595       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    18.912    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                 17.333    

Slack (MET) :             17.333ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[4]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.096ns (4.386%)  route 2.093ns (95.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 19.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.139ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.939ns
    Common Clock Delay      (CCD):   -1.868ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.053ns (routing 0.836ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.761ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.691    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.663 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.053    -0.610    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y641       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y641       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.514 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         2.093     1.579    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/AR[0]
    SLR Crossing[2->1]   
    SLICE_X351Y595       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    22.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    17.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.253    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.277 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.784    19.061    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/CLK
    SLICE_X351Y595       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[4]/C
                         clock pessimism              0.144    19.205    
                         inter-SLR compensation      -0.139    19.066    
                         clock uncertainty           -0.082    18.984    
    SLICE_X351Y595       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    18.912    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/resp/reg_gpio_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                 17.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_data_d1_reg[81]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.096ns (1.365%)  route 6.938ns (98.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 6.820 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.554ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       6.938     6.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_sib_reset_o
    SLICE_X360Y516       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_data_d1_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.550     6.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X360Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_data_d1_reg[81]/C
                         clock pessimism              0.113     6.933    
                         clock uncertainty           -0.071     6.862    
    SLICE_X360Y516       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.790    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_arbiter/I_umr3_pipeline_stage/umr3_in_data_d1_reg[81]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[80]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.096ns (1.365%)  route 6.938ns (98.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 6.820 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.554ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       6.938     6.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_sib_reset_o
    SLICE_X359Y516       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.550     6.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/haps_infra_clk2
    SLICE_X359Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[80]/C
                         clock pessimism              0.113     6.933    
                         clock uncertainty           -0.071     6.862    
    SLICE_X359Y516       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.790    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[80]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[83]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.096ns (1.365%)  route 6.938ns (98.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 6.820 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.611ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.554ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.881     2.588    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.963 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.702    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.674 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.749    -0.925    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X353Y412       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y412       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.829 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=11289, routed)       6.938     6.109    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/umr3_sib_reset_o
    SLICE_X359Y516       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y211       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.676    10.043    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029     5.014 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232     5.246    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16060, routed)       1.550     6.820    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/haps_infra_clk2
    SLICE_X359Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[83]/C
                         clock pessimism              0.113     6.933    
                         clock uncertainty           -0.071     6.862    
    SLICE_X359Y516       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.790    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_mcapim_capi/capi_dout_reg[83]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.510ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.096ns (15.214%)  route 0.535ns (84.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 6.645 - 5.333 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.355ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.312ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.266     1.495    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X422Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.591 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.535     2.126    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X426Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.107     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X426Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.109     6.754    
                         clock uncertainty           -0.046     6.708    
    SLICE_X426Y509       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072     6.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.096ns (15.214%)  route 0.535ns (84.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 6.645 - 5.333 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.355ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.312ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.266     1.495    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X422Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.591 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.535     2.126    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X426Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.107     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X426Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.109     6.754    
                         clock uncertainty           -0.046     6.708    
    SLICE_X426Y509       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.096ns (15.214%)  route 0.535ns (84.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 6.645 - 5.333 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.355ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.312ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.266     1.495    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X422Y511       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y511       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.591 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.535     2.126    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X426Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.107     6.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X426Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.109     6.754    
                         clock uncertainty           -0.046     6.708    
    SLICE_X426Y509       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     6.636    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  4.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.004ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.132ns (4.344%)  route 2.907ns (95.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 7.021 - 5.333 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.482ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.438ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.763     1.992    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X429Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y520       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.085 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.259     3.344    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X416Y532       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     3.383 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.648     5.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X408Y501       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.484     7.021    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X408Y501       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/C
                         clock pessimism              0.132     7.154    
                         clock uncertainty           -0.046     7.107    
    SLICE_X408Y501       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072     7.035    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[229]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.132ns (4.344%)  route 2.907ns (95.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 7.021 - 5.333 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.482ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.438ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.763     1.992    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X429Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y520       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.085 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.259     3.344    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X416Y532       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     3.383 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.648     5.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X408Y501       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.484     7.021    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X408Y501       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[229]/C
                         clock pessimism              0.132     7.154    
                         clock uncertainty           -0.046     7.107    
    SLICE_X408Y501       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     7.035    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[229]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[230]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.132ns (4.344%)  route 2.907ns (95.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 7.021 - 5.333 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.482ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.438ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.763     1.992    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X429Y520       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y520       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.085 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          1.259     3.344    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X416Y532       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     3.383 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         1.648     5.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X408Y501       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[230]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.484     7.021    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X408Y501       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[230]/C
                         clock pessimism              0.132     7.154    
                         clock uncertainty           -0.046     7.107    
    SLICE_X408Y501       FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.072     7.035    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[230]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  2.004    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       13.834ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[744]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cnt_temp1_744[744]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            22.300ns  (MaxDelay Path 22.300ns)
  Data Path Delay:        8.466ns  (logic 1.086ns (12.828%)  route 7.380ns (87.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 22.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y592                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[744]/C
    SLICE_X358Y592       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[744]/Q
                         net (fo=2, routed)           7.380     7.476    cnt_temp1_744_c[744]
    SLR Crossing[1->0]   
    BM14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.990     8.466 r  cnt_temp1_744_obuf[744]/O
                         net (fo=0)                   0.000     8.466    cnt_temp1_744[744]
    BM14                                                              r  cnt_temp1_744[744] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   22.300    22.300    
                         output delay                -0.000    22.300    
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[744]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cnt_temp1_744[744]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            22.300ns  (MaxDelay Path 22.300ns)
  Data Path Delay:        8.466ns  (logic 1.086ns (12.828%)  route 7.380ns (87.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 22.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y592                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[744]/C
    SLICE_X358Y592       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/cnt_inst1/cnt[744]/Q
                         net (fo=2, routed)           7.380     7.476    cnt_temp1_744_c[744]
    SLR Crossing[1->0]   
    BM14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.990     8.466 f  cnt_temp1_744_obuf[744]/O
                         net (fo=0)                   0.000     8.466    cnt_temp1_744[744]
    BM14                                                              f  cnt_temp1_744[744] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   22.300    22.300    
                         output delay                -0.000    22.300    
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             14.089ns  (required time - arrival time)
  Source:                 dut_inst/cnt_inst1/cnt[644]/C
                            (rising edge-triggered cell FDCE clocked by clk1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            cnt_temp1_644[644]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            22.300ns  (MaxDelay Path 22.300ns)
  Data Path Delay:        8.211ns  (logic 1.000ns (12.175%)  route 7.211ns (87.825%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 22.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y580                                    0.000     0.000 r  dut_inst/cnt_inst1/cnt[644]/C
    SLICE_X358Y580       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/cnt_inst1/cnt[644]/Q
                         net (fo=2, routed)           7.211     7.307    cnt_temp1_644_c[644]
    SLR Crossing[1->0]   
    BK22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.904     8.211 r  cnt_temp1_644_obuf[644]/O
                         net (fo=0)                   0.000     8.211    cnt_temp1_644[644]
    BK22                                                              r  cnt_temp1_644[644] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   22.300    22.300    
                         output delay                -0.000    22.300    
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 14.089    





