

================================================================
== Vivado HLS Report for 'PRNumGen'
================================================================
* Date:           Fri Dec 24 03:52:51 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        PRNumGen.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.558|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_Din_fu_106   |Din    |    0|    0|    0|    0|   none  |
        |grp_LFSR_fu_116  |LFSR   |    0|    0|    0|    0|   none  |
        |grp_Dout_fu_131  |Dout   |    0|    0|    0|    0|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     42|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      33|    285|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    143|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     118|    470|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+----+-----+
    |     Instance    | Module| BRAM_18K| DSP48E| FF | LUT |
    +-----------------+-------+---------+-------+----+-----+
    |grp_Din_fu_106   |Din    |        0|      0|   0|  135|
    |grp_Dout_fu_131  |Dout   |        0|      0|   0|   63|
    |grp_LFSR_fu_116  |LFSR   |        0|      0|  33|   87|
    +-----------------+-------+---------+-------+----+-----+
    |Total            |       |        0|      0|  33|  285|
    +-----------------+-------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |grp_fu_90_p2     |     +    |      0|  0|  12|           3|           1|
    |grp_fu_152_p2    |   icmp   |      0|  0|   9|           3|           4|
    |tmp_1_fu_172_p2  |   icmp   |      0|  0|   9|           3|           1|
    |tmp_fu_162_p2    |   icmp   |      0|  0|   9|           3|           1|
    |p_s_fu_184_p3    |  select  |      0|  0|   3|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  42|          13|           8|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  38|          7|    1|          7|
    |data_out              |  15|          3|    8|         24|
    |data_out_ap_vld       |  15|          3|    1|          3|
    |grp_LFSR_fu_116_rstn  |  15|          3|    1|          3|
    |grp_LFSR_fu_116_w_en  |  15|          3|    1|          3|
    |grp_fu_90_p0          |  15|          3|    3|          9|
    |in_cnt                |  15|          3|    3|          9|
    |out_cnt               |  15|          3|    3|          9|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 143|         28|   21|         67|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |d_in                  |  32|   0|   32|          0|
    |d_out                 |  32|   0|   32|          0|
    |in_cnt                |   3|   0|    3|          0|
    |in_cnt_load_reg_237   |   3|   0|    3|          0|
    |out_cnt               |   3|   0|    3|          0|
    |out_cnt_load_reg_228  |   3|   0|    3|          0|
    |tmp_1_reg_242         |   1|   0|    1|          0|
    |tmp_5_reg_246         |   1|   0|    1|          0|
    |tmp_reg_233           |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  85|   0|   85|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   PRNumGen   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   PRNumGen   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   PRNumGen   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   PRNumGen   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   PRNumGen   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   PRNumGen   | return value |
|rstn             |  in |    1|   ap_none  |     rstn     |    scalar    |
|get_random       |  in |    1|   ap_none  |  get_random  |    scalar    |
|load_seed        |  in |    1|   ap_none  |   load_seed  |    scalar    |
|data_in          |  in |    8|   ap_none  |    data_in   |    scalar    |
|data_out         | out |    8|   ap_vld   |   data_out   |    pointer   |
|data_out_ap_vld  | out |    1|   ap_vld   |   data_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

