{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741229262091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741229262094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 21:47:41 2025 " "Processing started: Wed Mar  5 21:47:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741229262094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229262094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_2 -c top_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_2 -c top_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229262094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741229262767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741229262767 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_tx_8n1 uart_tx.v " "Can't analyze file -- file uart_tx_8n1 uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1741229276332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_8n1.v(37) " "Verilog HDL information at uart_tx_8n1.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741229276338 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "uart_tx_8n1 uart_tx_8n1.v(9) " "Verilog Module Declaration warning at uart_tx_8n1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"uart_tx_8n1\"" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741229276338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 2 2 " "Found 2 design units, including 2 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_8n1 " "Found entity 1: uart_tx_8n1" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229276342 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "UART.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229276342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229276342 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "top top_2.v(2) " "Verilog HDL error at top_2.v(2): module \"top\" cannot be declared more than once" {  } { { "top_2.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1741229276387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "top UART.v(2) " "HDL info at UART.v(2): see declaration for object \"top\"" {  } { { "UART.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/UART.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741229276388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_2.v 0 0 " "Found 0 design units, including 0 entities, in source file top_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229276389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializador 4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file serializador 4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_4bit " "Found entity 1: serializer_4bit" {  } { { "serializador 4bits.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/serializador 4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229276393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229276393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229276444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741229276571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  5 21:47:56 2025 " "Processing ended: Wed Mar  5 21:47:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741229276571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741229276571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741229276571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229276571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741229277393 ""}
