head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_1_BASE:1.1.1.2
	OPENBSD_6_0:1.1.1.2.0.58
	OPENBSD_6_0_BASE:1.1.1.2
	OPENBSD_5_9:1.1.1.2.0.54
	OPENBSD_5_9_BASE:1.1.1.2
	OPENBSD_5_8:1.1.1.2.0.56
	OPENBSD_5_8_BASE:1.1.1.2
	OPENBSD_5_7:1.1.1.2.0.48
	OPENBSD_5_7_BASE:1.1.1.2
	OPENBSD_5_6:1.1.1.2.0.52
	OPENBSD_5_6_BASE:1.1.1.2
	OPENBSD_5_5:1.1.1.2.0.50
	OPENBSD_5_5_BASE:1.1.1.2
	OPENBSD_5_4:1.1.1.2.0.46
	OPENBSD_5_4_BASE:1.1.1.2
	OPENBSD_5_3:1.1.1.2.0.44
	OPENBSD_5_3_BASE:1.1.1.2
	OPENBSD_5_2:1.1.1.2.0.42
	OPENBSD_5_2_BASE:1.1.1.2
	OPENBSD_5_1_BASE:1.1.1.2
	OPENBSD_5_1:1.1.1.2.0.40
	OPENBSD_5_0:1.1.1.2.0.38
	OPENBSD_5_0_BASE:1.1.1.2
	OPENBSD_4_9:1.1.1.2.0.36
	OPENBSD_4_9_BASE:1.1.1.2
	OPENBSD_4_8:1.1.1.2.0.34
	OPENBSD_4_8_BASE:1.1.1.2
	OPENBSD_4_7:1.1.1.2.0.30
	OPENBSD_4_7_BASE:1.1.1.2
	OPENBSD_4_6:1.1.1.2.0.32
	OPENBSD_4_6_BASE:1.1.1.2
	OPENBSD_4_5:1.1.1.2.0.28
	OPENBSD_4_5_BASE:1.1.1.2
	OPENBSD_4_4:1.1.1.2.0.26
	OPENBSD_4_4_BASE:1.1.1.2
	OPENBSD_4_3:1.1.1.2.0.24
	OPENBSD_4_3_BASE:1.1.1.2
	OPENBSD_4_2:1.1.1.2.0.22
	OPENBSD_4_2_BASE:1.1.1.2
	OPENBSD_4_1:1.1.1.2.0.20
	OPENBSD_4_1_BASE:1.1.1.2
	OPENBSD_4_0:1.1.1.2.0.18
	OPENBSD_4_0_BASE:1.1.1.2
	OPENBSD_3_9:1.1.1.2.0.16
	OPENBSD_3_9_BASE:1.1.1.2
	OPENBSD_3_8:1.1.1.2.0.14
	OPENBSD_3_8_BASE:1.1.1.2
	OPENBSD_3_7:1.1.1.2.0.12
	OPENBSD_3_7_BASE:1.1.1.2
	BINUTILS_2_15:1.1.1.2
	OPENBSD_3_6:1.1.1.2.0.10
	OPENBSD_3_6_BASE:1.1.1.2
	BINUTILS-2_14:1.1.1.2
	OPENBSD_3_5:1.1.1.2.0.8
	OPENBSD_3_5_BASE:1.1.1.2
	OPENBSD_3_4:1.1.1.2.0.6
	OPENBSD_3_4_BASE:1.1.1.2
	OPENBSD_3_3:1.1.1.2.0.4
	OPENBSD_3_3_BASE:1.1.1.2
	OPENBSD_3_2:1.1.1.2.0.2
	OPENBSD_3_2_BASE:1.1.1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.1.1.1.0.8
	OPENBSD_3_1_BASE:1.1.1.1
	OPENBSD_3_0:1.1.1.1.0.6
	OPENBSD_3_0_BASE:1.1.1.1
	BINUTILS-2_10_1:1.1.1.1
	OPENBSD_2_9:1.1.1.1.0.4
	OPENBSD_2_9_BASE:1.1.1.1
	OPENBSD_2_8:1.1.1.1.0.2
	OPENBSD_2_8_BASE:1.1.1.1
	BINUTILS-2_10:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2000.09.12.14.48.01;	author espie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2000.09.12.14.48.01;	author espie;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2002.05.13.13.58.55;	author fgsch;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/* Print TI TMS320C80 (MVP) instructions
   Copyright 1996, 1997, 1998, 1999 Free Software Foundation, Inc.

This file is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */

#include <stdio.h>

#include "sysdep.h"
#include "opcode/tic80.h"
#include "dis-asm.h"

static int length;

static void print_operand_bitnum PARAMS ((struct disassemble_info *, long));
static void print_operand_condition_code PARAMS ((struct disassemble_info *, long));
static void print_operand_control_register PARAMS ((struct disassemble_info *, long));
static void print_operand_float PARAMS ((struct disassemble_info *, long));
static void print_operand_integer PARAMS ((struct disassemble_info *, long));
static void print_operand PARAMS ((struct disassemble_info *, long, unsigned long,
				   const struct tic80_operand *, bfd_vma));
static int print_one_instruction PARAMS ((struct disassemble_info *, bfd_vma,
				      unsigned long, const struct tic80_opcode *));
static int print_instruction PARAMS ((struct disassemble_info *, bfd_vma, unsigned long,
				      const struct tic80_opcode *));
static int fill_instruction PARAMS ((struct disassemble_info *, bfd_vma,
				     unsigned long *));


/* Print an integer operand.  Try to be somewhat smart about the
   format by assuming that small positive or negative integers are
   probably loop increment values, structure offsets, or similar
   values that are more meaningful printed as signed decimal values.
   Larger numbers are probably better printed as hex values. */

static void
print_operand_integer (info, value)
     struct disassemble_info *info;
     long value;
{
  if ((value > 9999 || value < -9999))
    {
      (*info -> fprintf_func) (info -> stream, "%#lx", value);
    }
  else
    {
      (*info -> fprintf_func) (info -> stream, "%ld", value);
    }
}


/* FIXME: depends upon sizeof (long) == sizeof (float) and
   also upon host floating point format matching target
   floating point format. */

static void
print_operand_float (info, value)
     struct disassemble_info *info;
     long value;
{
  union { float f; long l; } fval;

  fval.l = value;
  (*info -> fprintf_func) (info -> stream, "%g", fval.f);
}


static void
print_operand_control_register (info, value)
     struct disassemble_info *info;
     long value;
{
  const char *tmp;

  tmp = tic80_value_to_symbol (value, TIC80_OPERAND_CR);
  if (tmp != NULL)
    {
      (*info -> fprintf_func) (info -> stream, "%s", tmp);
    }
  else
    {
      (*info -> fprintf_func) (info -> stream, "%#lx", value);
    }
}


static void
print_operand_condition_code (info, value)
     struct disassemble_info *info;
     long value;
{
  const char *tmp;

  tmp = tic80_value_to_symbol (value, TIC80_OPERAND_CC);
  if (tmp != NULL)
    {
      (*info -> fprintf_func) (info -> stream, "%s", tmp);
    }
  else
    {
      (*info -> fprintf_func) (info -> stream, "%ld", value);
    }
}


static void
print_operand_bitnum (info, value)
     struct disassemble_info *info;
     long value;
{
  int bitnum;
  const char *tmp;

  bitnum = ~value & 0x1F;
  tmp = tic80_value_to_symbol (bitnum, TIC80_OPERAND_BITNUM);
  if (tmp != NULL)
    {
      (*info -> fprintf_func) (info -> stream, "%s", tmp);
    }
  else
    {
      (*info -> fprintf_func) (info -> stream, "%ld", bitnum);
    }
}


/* Print the operand as directed by the flags.  */

#define M_SI(insn,op) ((((op) -> flags & TIC80_OPERAND_M_SI) != 0) && ((insn) & (1 << 17)))
#define M_LI(insn,op) ((((op) -> flags & TIC80_OPERAND_M_LI) != 0) && ((insn) & (1 << 15)))
#define R_SCALED(insn,op) ((((op) -> flags & TIC80_OPERAND_SCALED) != 0) && ((insn) & (1 << 11)))

static void
print_operand (info, value, insn, operand, memaddr)
     struct disassemble_info *info;
     long value;
     unsigned long insn;
     const struct tic80_operand *operand;
     bfd_vma memaddr;
{
  if ((operand -> flags & TIC80_OPERAND_GPR) != 0)
    {
      (*info -> fprintf_func) (info -> stream, "r%ld", value);
      if (M_SI (insn, operand) || M_LI (insn, operand))
	{
	  (*info -> fprintf_func) (info -> stream, ":m");
	}
    }
  else if ((operand -> flags & TIC80_OPERAND_FPA) != 0)
    {
      (*info -> fprintf_func) (info -> stream, "a%ld", value);
    }
  else if ((operand -> flags & TIC80_OPERAND_PCREL) != 0)
    {
      (*info -> print_address_func) (memaddr + 4 * value, info);
    }
  else if ((operand -> flags & TIC80_OPERAND_BASEREL) != 0)
    {
      (*info -> print_address_func) (value, info);
    }
  else if ((operand -> flags & TIC80_OPERAND_BITNUM) != 0)
    {
      print_operand_bitnum (info, value);
    }
  else if ((operand -> flags & TIC80_OPERAND_CC) != 0)
    {
      print_operand_condition_code (info, value);
    }
  else if ((operand -> flags & TIC80_OPERAND_CR) != 0)
    {
      print_operand_control_register (info, value);
    }
  else if ((operand -> flags & TIC80_OPERAND_FLOAT) != 0)
    {
      print_operand_float (info, value);
    }
  else if ((operand -> flags & TIC80_OPERAND_BITFIELD))
    {
      (*info -> fprintf_func) (info -> stream, "%#lx", value);
    }
  else
    {
      print_operand_integer (info, value);
    }

  /* If this is a scaled operand, then print the modifier */

  if (R_SCALED (insn, operand))
    {
      (*info -> fprintf_func) (info -> stream, ":s");
    }
}


/* We have chosen an opcode table entry */

static int
print_one_instruction (info, memaddr, insn, opcode)
     struct disassemble_info *info;
     bfd_vma memaddr;
     unsigned long insn;
     const struct tic80_opcode *opcode;
{
  const struct tic80_operand *operand;
  long value;
  int status;
  const unsigned char *opindex;
  int close_paren;

  (*info -> fprintf_func) (info -> stream, "%-10s", opcode -> name);

  for (opindex = opcode -> operands; *opindex != 0; opindex++)
    {
      operand = tic80_operands + *opindex;

      /* Extract the value from the instruction.  */
      if (operand -> extract)
	{
	  value = (*operand -> extract) (insn, (int *) NULL);
	}
      else if (operand -> bits == 32)
	{
	  status = fill_instruction (info, memaddr, (unsigned long *) &value);
	  if (status == -1)
	    {
	      return (status);
	    }
	}
      else
	{
	  value = (insn >> operand -> shift) & ((1 << operand -> bits) - 1);
	  if ((operand -> flags & TIC80_OPERAND_SIGNED) != 0
	      && (value & (1 << (operand -> bits - 1))) != 0)
	    {
	      value -= 1 << operand -> bits;
	    }
	}

      /* If this operand is enclosed in parenthesis, then print
	 the open paren, otherwise just print the regular comma
	 separator, except for the first operand. */

      if ((operand -> flags & TIC80_OPERAND_PARENS) == 0)
	{
	  close_paren = 0;
	  if (opindex != opcode -> operands)
	    {
	      (*info -> fprintf_func) (info -> stream, ",");
	    }
	}
      else
	{
	  close_paren = 1;
	  (*info -> fprintf_func) (info -> stream, "(");
	}

      print_operand (info, value, insn, operand, memaddr);

      /* If we printed an open paren before printing this operand, close
	 it now. The flag gets reset on each loop. */

      if (close_paren)
	{
	  (*info -> fprintf_func) (info -> stream, ")");
	}
    }
  return (length);
}



/* There are no specific bits that tell us for certain whether a vector
   instruction opcode contains one or two instructions.  However since
   a destination register of r0 is illegal, we can check for nonzero
   values in both destination register fields.  Only opcodes that have
   two valid instructions will have non-zero in both */

#define TWO_INSN(insn) ((((insn) & (0x1F << 27)) != 0) && (((insn) & (0x1F << 22)) != 0))

static int
print_instruction (info, memaddr, insn, vec_opcode)
     struct disassemble_info *info;
     bfd_vma memaddr;
     unsigned long insn;
     const struct tic80_opcode *vec_opcode;
{
  const struct tic80_opcode *opcode;
  const struct tic80_opcode *opcode_end;

  /* Find the first opcode match in the opcodes table.  For vector
     opcodes (vec_opcode != NULL) find the first match that is not the
     previously found match.  FIXME: there should be faster ways to
     search (hash table or binary search), but don't worry too much
     about it until other TIc80 support is finished. */

  opcode_end = tic80_opcodes + tic80_num_opcodes;
  for (opcode = tic80_opcodes; opcode < opcode_end; opcode++)
    {
      if ((insn & opcode -> mask) == opcode -> opcode &&
	  opcode != vec_opcode)
	{
	  break;
	}
    }

  if (opcode == opcode_end)
    {
      /* No match found, just print the bits as a .word directive */
      (*info -> fprintf_func) (info -> stream, ".word %#08lx", insn);
    }
  else
    {
      /* Match found, decode the instruction.  */
      length = print_one_instruction (info, memaddr, insn, opcode);
      if (opcode -> flags & TIC80_VECTOR && vec_opcode == NULL && TWO_INSN (insn))
	{
	  /* There is another instruction to print from the same opcode.
	     Print the separator and then find and print the other
	     instruction. */
	  (*info -> fprintf_func) (info -> stream, "   ||   ");
	  length = print_instruction (info, memaddr, insn, opcode);
	}
    }
  return (length);
}

/* Get the next 32 bit word from the instruction stream and convert it
   into internal format in the unsigned long INSN, for which we are
   passed the address.  Return 0 on success, -1 on error. */

static int
fill_instruction (info, memaddr, insnp)
     struct disassemble_info *info;
     bfd_vma memaddr;
     unsigned long *insnp;
{
  bfd_byte buffer[4];
  int status;

  /* Get the bits for the next 32 bit word and put in buffer */

  status = (*info -> read_memory_func) (memaddr + length, buffer, 4, info);
  if (status != 0)
    {
      (*info -> memory_error_func) (status, memaddr, info);
      return (-1);
    }

  /* Read was successful, so increment count of bytes read and convert
     the bits into internal format. */
     
  length += 4;
  if (info -> endian == BFD_ENDIAN_LITTLE)
    {
      *insnp = bfd_getl32 (buffer);
    }
  else if (info -> endian == BFD_ENDIAN_BIG)
    {
      *insnp = bfd_getb32 (buffer);
    }
  else
    {
      /* FIXME: Should probably just default to one or the other */
      abort ();
    }
  return (0);
}


int 
print_insn_tic80 (memaddr, info)
     bfd_vma memaddr;
     struct disassemble_info *info;
{
  unsigned long insn;
  int status;

  length = 0;
  info->bytes_per_line = 8;
  status = fill_instruction (info, memaddr, &insn);
  if (status != -1)
    {
      status = print_instruction (info, memaddr, insn, NULL);
    }
  return (status);
}
@


1.1.1.1
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d2 1
a2 1
   Copyright 1996, 1997, 1998, 2000 Free Software Foundation, Inc.
d39 1
d45 1
a45 1
   Larger numbers are probably better printed as hex values.  */
d54 1
a54 1
      (*info->fprintf_func) (info->stream, "%#lx", value);
d58 1
a58 1
      (*info->fprintf_func) (info->stream, "%ld", value);
d61 1
d65 1
a65 1
   floating point format.  */
d75 1
a75 1
  (*info->fprintf_func) (info->stream, "%g", fval.f);
d77 1
d89 1
a89 1
      (*info->fprintf_func) (info->stream, "%s", tmp);
d93 1
a93 1
      (*info->fprintf_func) (info->stream, "%#lx", value);
d96 1
d108 1
a108 1
      (*info->fprintf_func) (info->stream, "%s", tmp);
d112 1
a112 1
      (*info->fprintf_func) (info->stream, "%ld", value);
d115 1
d129 1
a129 1
      (*info->fprintf_func) (info->stream, "%s", tmp);
d133 1
a133 1
      (*info->fprintf_func) (info->stream, "%ld", bitnum);
d136 1
d140 3
a142 3
#define M_SI(insn,op) ((((op)->flags & TIC80_OPERAND_M_SI) != 0) && ((insn) & (1 << 17)))
#define M_LI(insn,op) ((((op)->flags & TIC80_OPERAND_M_LI) != 0) && ((insn) & (1 << 15)))
#define R_SCALED(insn,op) ((((op)->flags & TIC80_OPERAND_SCALED) != 0) && ((insn) & (1 << 11)))
d152 1
a152 1
  if ((operand->flags & TIC80_OPERAND_GPR) != 0)
d154 1
a154 1
      (*info->fprintf_func) (info->stream, "r%ld", value);
d157 1
a157 1
	  (*info->fprintf_func) (info->stream, ":m");
d160 1
a160 1
  else if ((operand->flags & TIC80_OPERAND_FPA) != 0)
d162 1
a162 1
      (*info->fprintf_func) (info->stream, "a%ld", value);
d164 1
a164 1
  else if ((operand->flags & TIC80_OPERAND_PCREL) != 0)
d166 1
a166 1
      (*info->print_address_func) (memaddr + 4 * value, info);
d168 1
a168 1
  else if ((operand->flags & TIC80_OPERAND_BASEREL) != 0)
d170 1
a170 1
      (*info->print_address_func) (value, info);
d172 1
a172 1
  else if ((operand->flags & TIC80_OPERAND_BITNUM) != 0)
d176 1
a176 1
  else if ((operand->flags & TIC80_OPERAND_CC) != 0)
d180 1
a180 1
  else if ((operand->flags & TIC80_OPERAND_CR) != 0)
d184 1
a184 1
  else if ((operand->flags & TIC80_OPERAND_FLOAT) != 0)
d188 1
a188 1
  else if ((operand->flags & TIC80_OPERAND_BITFIELD))
d190 1
a190 1
      (*info->fprintf_func) (info->stream, "%#lx", value);
d197 1
a197 1
  /* If this is a scaled operand, then print the modifier.  */
d201 1
a201 1
      (*info->fprintf_func) (info->stream, ":s");
d204 1
d206 1
a206 1
/* We have chosen an opcode table entry.  */
d221 1
a221 1
  (*info->fprintf_func) (info->stream, "%-10s", opcode->name);
d223 1
a223 1
  for (opindex = opcode->operands; *opindex != 0; opindex++)
d228 1
a228 1
      if (operand->extract)
d230 1
a230 1
	  value = (*operand->extract) (insn, (int *) NULL);
d232 1
a232 1
      else if (operand->bits == 32)
d242 3
a244 3
	  value = (insn >> operand->shift) & ((1 << operand->bits) - 1);
	  if ((operand->flags & TIC80_OPERAND_SIGNED) != 0
	      && (value & (1 << (operand->bits - 1))) != 0)
d246 1
a246 1
	      value -= 1 << operand->bits;
d252 1
a252 1
	 separator, except for the first operand.  */
d254 1
a254 1
      if ((operand->flags & TIC80_OPERAND_PARENS) == 0)
d257 1
a257 1
	  if (opindex != opcode->operands)
d259 1
a259 1
	      (*info->fprintf_func) (info->stream, ",");
d265 1
a265 1
	  (*info->fprintf_func) (info->stream, "(");
d271 1
a271 1
	 it now. The flag gets reset on each loop.  */
d275 1
a275 1
	  (*info->fprintf_func) (info->stream, ")");
d280 1
d282 1
d287 1
a287 1
   two valid instructions will have non-zero in both.  */
d305 1
a305 1
     about it until other TIc80 support is finished.  */
d310 1
a310 1
      if ((insn & opcode->mask) == opcode->opcode &&
d319 2
a320 2
      /* No match found, just print the bits as a .word directive.  */
      (*info->fprintf_func) (info->stream, ".word %#08lx", insn);
d326 1
a326 1
      if (opcode->flags & TIC80_VECTOR && vec_opcode == NULL && TWO_INSN (insn))
d330 2
a331 2
	     instruction.  */
	  (*info->fprintf_func) (info->stream, "   ||   ");
d340 1
a340 1
   passed the address.  Return 0 on success, -1 on error.  */
d351 1
a351 1
  /* Get the bits for the next 32 bit word and put in buffer.  */
d353 1
a353 1
  status = (*info->read_memory_func) (memaddr + length, buffer, 4, info);
d356 1
a356 1
      (*info->memory_error_func) (status, memaddr, info);
d361 2
a362 2
     the bits into internal format.  */

d364 1
a364 1
  if (info->endian == BFD_ENDIAN_LITTLE)
d368 1
a368 1
  else if (info->endian == BFD_ENDIAN_BIG)
d374 1
a374 1
      /* FIXME: Should probably just default to one or the other.  */
d379 1
d381 1
a381 1
int
@

