[INF:CM0023] Creating log file ../../build/regression/OneFF/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] tb.v:2:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:2:1: Compile module "work@dut".

[INF:CP0303] tb.v:2:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:2:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneFF/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb), id:113
|vpiName:work@tb
|uhdmallModules:
\_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.d), id:119, line:2:20, endln:2:21, parent:work@dut, parID:114
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@dut.rstn), id:121, line:3:21, endln:3:25, parent:work@dut, parID:114
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@dut.clk), id:123, line:4:21, endln:4:24, parent:work@dut, parID:114
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@dut.q), id:125, line:5:26, endln:5:27, parent:work@dut, parID:114
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiParent:
  \_design: (work@tb), id:113
  |vpiPort:
  \_port: (d), id:115, line:2:20, endln:2:21, parent:work@dut, parID:114
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:120
      |vpiActual:
      \_logic_net: (work@dut.d), id:119, line:2:20, endln:2:21, parent:work@dut, parID:114
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiPort:
  \_port: (rstn), id:116, line:3:21, endln:3:25, parent:work@dut, parID:114
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:122
      |vpiActual:
      \_logic_net: (work@dut.rstn), id:121, line:3:21, endln:3:25, parent:work@dut, parID:114
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiPort:
  \_port: (clk), id:117, line:4:21, endln:4:24, parent:work@dut, parID:114
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:124
      |vpiActual:
      \_logic_net: (work@dut.clk), id:123, line:4:21, endln:4:24, parent:work@dut, parID:114
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiPort:
  \_port: (q), id:118, line:5:26, endln:5:27, parent:work@dut, parID:114
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:126
      |vpiActual:
      \_logic_net: (work@dut.q), id:125, line:5:26, endln:5:27, parent:work@dut, parID:114
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
  |vpiProcess:
  \_always: , id:0, line:7:3, endln:13:10, parent:work@dut, parID:114
    |vpiStmt:
    \_event_control: , id:1, line:7:10, endln:7:41, parID:0
      |vpiParent:
      \_always: , id:0, line:7:3, endln:13:10, parent:work@dut, parID:114
      |vpiCondition:
      \_operation: , id:4, line:7:13, endln:7:40, parID:1
        |vpiParent:
        \_event_control: , id:1, line:7:10, endln:7:41, parID:0
        |vpiOpType:35
        |vpiOperand:
        \_operation: , id:2, line:7:13, endln:7:24
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), id:3, line:7:21, endln:7:24, parID:2
            |vpiParent:
            \_operation: , id:2, line:7:13, endln:7:24
            |vpiName:clk
            |vpiActual:
            \_logic_net: (work@tb.dut1.clk), id:102, line:4:21, endln:4:24, parent:work@tb.dut1, parID:133
              |vpiName:clk
              |vpiFullName:work@tb.dut1.clk
              |vpiParent:
              \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
        |vpiOperand:
        \_operation: , id:5, line:7:28, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), id:6, line:7:36, endln:7:40, parID:5
            |vpiParent:
            \_operation: , id:5, line:7:28, endln:7:40
            |vpiName:rstn
            |vpiActual:
            \_logic_net: (work@tb.dut1.rstn), id:101, line:3:21, endln:3:25, parent:work@tb.dut1, parID:133
              |vpiName:rstn
              |vpiFullName:work@tb.dut1.rstn
              |vpiParent:
              \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
      |vpiStmt:
      \_begin: (work@dut), id:7, line:8:7, endln:13:10, parID:1
        |vpiFullName:work@dut
        |vpiParent:
        \_event_control: , id:1, line:7:10, endln:7:41, parID:0
        |vpiStmt:
        \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
          |vpiParent:
          \_begin: (work@dut), id:7, line:8:7, endln:13:10, parID:1
          |vpiCondition:
          \_operation: , id:8, line:9:12, endln:9:17, parID:10
            |vpiParent:
            \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), id:9, line:9:13, endln:9:17, parID:8
              |vpiParent:
              \_operation: , id:8, line:9:12, endln:9:17, parID:10
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@tb.dut1.rstn), id:101, line:3:21, endln:3:25, parent:work@tb.dut1, parID:133
          |vpiStmt:
          \_assignment: , id:13, line:10:11, endln:10:17, parID:10
            |vpiParent:
            \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
            |vpiOpType:82
            |vpiRhs:
            \_constant: , id:12, line:10:16, endln:10:17, parID:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_assignment: , id:13, line:10:11, endln:10:17, parID:10
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.q), id:11, line:10:11, endln:10:12, parID:10
              |vpiParent:
              \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@tb.dut1.q), id:104, line:5:26, endln:5:27, parent:work@tb.dut1, parID:133
                |vpiTypespec:
                \_logic_typespec: , id:103, line:5:22, endln:5:25
                |vpiName:q
                |vpiFullName:work@tb.dut1.q
                |vpiNetType:48
                |vpiParent:
                \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
          |vpiElseStmt:
          \_assignment: , id:16, line:12:11, endln:12:17, parID:10
            |vpiParent:
            \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), id:15, line:12:16, endln:12:17, parID:10
              |vpiParent:
              \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@tb.dut1.d), id:100, line:2:20, endln:2:21, parent:work@tb.dut1, parID:133
                |vpiName:d
                |vpiFullName:work@tb.dut1.d
                |vpiParent:
                \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
            |vpiLhs:
            \_ref_obj: (work@dut.q), id:14, line:12:11, endln:12:12, parID:10
              |vpiParent:
              \_if_else: , id:10, line:9:8, endln:12:18, parent:work@dut, parID:7
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@tb.dut1.q), id:104, line:5:26, endln:5:27, parent:work@tb.dut1, parID:133
    |vpiParent:
    \_module: work@dut (work@dut), id:114 dut.v:2:1: , endln:14:10, parent:work@tb, parID:113
    |vpiAlwaysType:1
|uhdmallModules:
\_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), id:128, line:3:7, endln:3:10, parent:work@tb, parID:127
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@tb.rstn), id:129, line:4:9, endln:4:13, parent:work@tb, parID:127
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@tb.d), id:130, line:5:9, endln:5:10, parent:work@tb, parID:127
    |vpiName:d
    |vpiFullName:work@tb.d
    |vpiNetType:36
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiNet:
  \_logic_net: (work@tb.o), id:131, line:6:7, endln:6:8, parent:work@tb, parID:127
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiParent:
  \_design: (work@tb), id:113
  |vpiProcess:
  \_initial: , id:17, line:8:3, endln:13:6, parent:work@tb, parID:127
    |vpiStmt:
    \_begin: (work@tb), id:18, line:8:11, endln:13:6, parID:17
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , id:17, line:8:3, endln:13:6, parent:work@tb, parID:127
      |vpiStmt:
      \_sys_func_call: ($dumpfile), id:19, line:9:5, endln:9:26, parent:work@tb, parID:18
        |vpiArgument:
        \_constant: , id:20, line:9:15, endln:9:25, parent:$dumpfile, parID:19
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
          |vpiParent:
          \_sys_func_call: ($dumpfile), id:19, line:9:5, endln:9:26, parent:work@tb, parID:18
          |vpiConstType:6
        |vpiName:$dumpfile
        |vpiParent:
        \_begin: (work@tb), id:18, line:8:11, endln:13:6, parID:17
      |vpiStmt:
      \_sys_func_call: ($dumpvars), id:21, line:10:5, endln:10:14, parent:work@tb, parID:18
        |vpiName:$dumpvars
        |vpiParent:
        \_begin: (work@tb), id:18, line:8:11, endln:13:6, parID:17
      |vpiStmt:
      \_sys_func_call: ($monitor), id:22, line:11:5, endln:11:51, parent:work@tb, parID:18
        |vpiArgument:
        \_constant: , id:23, line:11:14, endln:11:37, parent:$monitor, parID:22
          |vpiDecompile:@%0dns clk = %0d, %0d
          |vpiSize:21
          |STRING:@%0dns clk = %0d, %0d
          |vpiParent:
          \_sys_func_call: ($monitor), id:22, line:11:5, endln:11:51, parent:work@tb, parID:18
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), id:24, line:11:38, endln:11:43, parent:$monitor, parID:22
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), id:22, line:11:5, endln:11:51, parent:work@tb, parID:18
        |vpiArgument:
        \_ref_obj: (work@tb.clk), id:25, line:11:44, endln:11:47, parent:$monitor, parID:22
          |vpiParent:
          \_sys_func_call: ($monitor), id:22, line:11:5, endln:11:51, parent:work@tb, parID:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
            |vpiTypespec:
            \_logic_typespec: , id:87, line:3:3, endln:3:6
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiNetType:48
            |vpiParent:
            \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
        |vpiArgument:
        \_ref_obj: (work@tb.o), id:26, line:11:49, endln:11:50, parent:$monitor, parID:22
          |vpiParent:
          \_sys_func_call: ($monitor), id:22, line:11:5, endln:11:51, parent:work@tb, parID:18
          |vpiName:o
          |vpiFullName:work@tb.o
          |vpiActual:
          \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
            |vpiTypespec:
            \_logic_typespec: , id:93, line:6:3, endln:6:6
            |vpiName:o
            |vpiFullName:work@tb.o
            |vpiNetType:48
            |vpiParent:
            \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@tb), id:18, line:8:11, endln:13:6, parID:17
      |vpiStmt:
      \_delay_control: , id:27, line:12:5, endln:12:9, parent:work@tb, parID:18
        |vpiParent:
        \_begin: (work@tb), id:18, line:8:11, endln:13:6, parID:17
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), id:28, line:12:10, endln:12:19, parID:27
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , id:27, line:12:5, endln:12:9, parent:work@tb, parID:18
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiProcess:
  \_initial: , id:29, line:15:3, endln:26:6, parent:work@tb, parID:127
    |vpiStmt:
    \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , id:29, line:15:3, endln:26:6, parent:work@tb, parID:127
      |vpiStmt:
      \_assignment: , id:33, line:17:5, endln:17:13, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , id:32, line:17:12, endln:17:13, parID:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , id:33, line:17:5, endln:17:13, parent:work@tb, parID:30
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.rstn), id:31, line:17:5, endln:17:9, parent:work@tb, parID:30
          |vpiParent:
          \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_logic_var: (work@tb.rstn), id:90, line:4:9, endln:4:13, parent:work@tb, parID:132
            |vpiTypespec:
            \_logic_typespec: , id:89, line:4:3, endln:4:8
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiVisibility:1
            |vpiParent:
            \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
      |vpiStmt:
      \_assignment: , id:36, line:18:5, endln:18:12, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , id:35, line:18:11, endln:18:12, parID:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , id:36, line:18:5, endln:18:12, parent:work@tb, parID:30
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), id:34, line:18:5, endln:18:8, parent:work@tb, parID:30
          |vpiParent:
          \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
      |vpiStmt:
      \_assignment: , id:39, line:19:5, endln:19:10, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , id:38, line:19:9, endln:19:10, parID:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , id:39, line:19:5, endln:19:10, parent:work@tb, parID:30
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.d), id:37, line:19:5, endln:19:6, parent:work@tb, parID:30
          |vpiParent:
          \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
          |vpiName:d
          |vpiFullName:work@tb.d
          |vpiActual:
          \_logic_var: (work@tb.d), id:92, line:5:9, endln:5:10, parent:work@tb, parID:132
            |vpiTypespec:
            \_logic_typespec: , id:91, line:5:3, endln:5:8
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiVisibility:1
            |vpiParent:
            \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
      |vpiStmt:
      \_delay_control: , id:40, line:20:5, endln:20:7, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |#2
        |vpiStmt:
        \_assignment: , id:43, line:20:8, endln:20:16, parID:40
          |vpiParent:
          \_delay_control: , id:40, line:20:5, endln:20:7, parent:work@tb, parID:30
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , id:42, line:20:15, endln:20:16, parID:43
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , id:43, line:20:8, endln:20:16, parID:40
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.rstn), id:41, line:20:8, endln:20:12, parID:40
            |vpiParent:
            \_delay_control: , id:40, line:20:5, endln:20:7, parent:work@tb, parID:30
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_logic_var: (work@tb.rstn), id:90, line:4:9, endln:4:13, parent:work@tb, parID:132
      |vpiStmt:
      \_immediate_assert: , id:52, line:21:5, endln:21:72, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |vpiExpr:
        \_operation: , id:45, line:21:12, endln:21:18, parID:52
          |vpiParent:
          \_immediate_assert: , id:52, line:21:5, endln:21:72, parent:work@tb, parID:30
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@tb.o), id:44, line:21:12, endln:21:13, parent:work@tb, parID:30
            |vpiParent:
            \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
            |vpiName:o
            |vpiFullName:work@tb.o
            |vpiActual:
            \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
          |vpiOperand:
          \_constant: , id:46, line:21:17, endln:21:18, parID:45
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_operation: , id:45, line:21:12, endln:21:18, parID:52
            |vpiConstType:9
        |vpiStmt:
        \_sys_func_call: ($display), id:47, line:21:20, endln:21:35, parID:52
          |vpiArgument:
          \_constant: , id:48, line:21:29, endln:21:34, parent:$display, parID:47
            |vpiDecompile:OK!
            |vpiSize:3
            |STRING:OK!
            |vpiParent:
            \_sys_func_call: ($display), id:47, line:21:20, endln:21:35, parID:52
            |vpiConstType:6
          |vpiName:$display
          |vpiParent:
          \_immediate_assert: , id:52, line:21:5, endln:21:72, parent:work@tb, parID:30
        |vpiElseStmt:
        \_sys_func_call: ($fatal), id:49, line:21:42, endln:21:71, parID:52
          |vpiArgument:
          \_constant: , id:50, line:21:49, endln:21:50, parent:$fatal, parID:49
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_sys_func_call: ($fatal), id:49, line:21:42, endln:21:71, parID:52
            |vpiConstType:9
          |vpiArgument:
          \_constant: , id:51, line:21:52, endln:21:70, parent:$fatal, parID:49
            |vpiDecompile:FAILED ASSERTION
            |vpiSize:16
            |STRING:FAILED ASSERTION
            |vpiParent:
            \_sys_func_call: ($fatal), id:49, line:21:42, endln:21:71, parID:52
            |vpiConstType:6
          |vpiName:$fatal
          |vpiParent:
          \_immediate_assert: , id:52, line:21:5, endln:21:72, parent:work@tb, parID:30
      |vpiStmt:
      \_delay_control: , id:53, line:22:5, endln:22:8, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |#10
        |vpiStmt:
        \_assignment: , id:56, line:22:9, endln:22:14, parID:53
          |vpiParent:
          \_delay_control: , id:53, line:22:5, endln:22:8, parent:work@tb, parID:30
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , id:55, line:22:13, endln:22:14, parID:56
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , id:56, line:22:9, endln:22:14, parID:53
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), id:54, line:22:9, endln:22:10, parID:53
            |vpiParent:
            \_delay_control: , id:53, line:22:5, endln:22:8, parent:work@tb, parID:30
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_var: (work@tb.d), id:92, line:5:9, endln:5:10, parent:work@tb, parID:132
      |vpiStmt:
      \_delay_control: , id:57, line:23:5, endln:23:7, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |#5
        |vpiStmt:
        \_immediate_assert: , id:66, line:23:8, endln:23:75, parID:57
          |vpiParent:
          \_delay_control: , id:57, line:23:5, endln:23:7, parent:work@tb, parID:30
          |vpiExpr:
          \_operation: , id:59, line:23:15, endln:23:21, parID:66
            |vpiParent:
            \_immediate_assert: , id:66, line:23:8, endln:23:75, parID:57
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), id:58, line:23:15, endln:23:16, parID:57
              |vpiParent:
              \_delay_control: , id:57, line:23:5, endln:23:7, parent:work@tb, parID:30
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
            |vpiOperand:
            \_constant: , id:60, line:23:20, endln:23:21, parID:59
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , id:59, line:23:15, endln:23:21, parID:66
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), id:61, line:23:23, endln:23:38, parID:66
            |vpiArgument:
            \_constant: , id:62, line:23:32, endln:23:37, parent:$display, parID:61
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), id:61, line:23:23, endln:23:38, parID:66
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , id:66, line:23:8, endln:23:75, parID:57
          |vpiElseStmt:
          \_sys_func_call: ($fatal), id:63, line:23:45, endln:23:74, parID:66
            |vpiArgument:
            \_constant: , id:64, line:23:52, endln:23:53, parent:$fatal, parID:63
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), id:63, line:23:45, endln:23:74, parID:66
              |vpiConstType:9
            |vpiArgument:
            \_constant: , id:65, line:23:55, endln:23:73, parent:$fatal, parID:63
              |vpiDecompile:FAILED ASSERTION
              |vpiSize:16
              |STRING:FAILED ASSERTION
              |vpiParent:
              \_sys_func_call: ($fatal), id:63, line:23:45, endln:23:74, parID:66
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , id:66, line:23:8, endln:23:75, parID:57
      |vpiStmt:
      \_delay_control: , id:67, line:24:5, endln:24:8, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |#20
        |vpiStmt:
        \_assignment: , id:70, line:24:9, endln:24:14, parID:67
          |vpiParent:
          \_delay_control: , id:67, line:24:5, endln:24:8, parent:work@tb, parID:30
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , id:69, line:24:13, endln:24:14, parID:70
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_assignment: , id:70, line:24:9, endln:24:14, parID:67
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), id:68, line:24:9, endln:24:10, parID:67
            |vpiParent:
            \_delay_control: , id:67, line:24:5, endln:24:8, parent:work@tb, parID:30
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_var: (work@tb.d), id:92, line:5:9, endln:5:10, parent:work@tb, parID:132
      |vpiStmt:
      \_delay_control: , id:71, line:25:5, endln:25:8, parent:work@tb, parID:30
        |vpiParent:
        \_begin: (work@tb), id:30, line:16:5, endln:26:6, parID:29
        |#10
        |vpiStmt:
        \_immediate_assert: , id:80, line:25:9, endln:25:76, parID:71
          |vpiParent:
          \_delay_control: , id:71, line:25:5, endln:25:8, parent:work@tb, parID:30
          |vpiExpr:
          \_operation: , id:73, line:25:16, endln:25:22, parID:80
            |vpiParent:
            \_immediate_assert: , id:80, line:25:9, endln:25:76, parID:71
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), id:72, line:25:16, endln:25:17, parID:71
              |vpiParent:
              \_delay_control: , id:71, line:25:5, endln:25:8, parent:work@tb, parID:30
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
            |vpiOperand:
            \_constant: , id:74, line:25:21, endln:25:22, parID:73
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_operation: , id:73, line:25:16, endln:25:22, parID:80
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), id:75, line:25:24, endln:25:39, parID:80
            |vpiArgument:
            \_constant: , id:76, line:25:33, endln:25:38, parent:$display, parID:75
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), id:75, line:25:24, endln:25:39, parID:80
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , id:80, line:25:9, endln:25:76, parID:71
          |vpiElseStmt:
          \_sys_func_call: ($fatal), id:77, line:25:46, endln:25:75, parID:80
            |vpiArgument:
            \_constant: , id:78, line:25:53, endln:25:54, parent:$fatal, parID:77
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), id:77, line:25:46, endln:25:75, parID:80
              |vpiConstType:9
            |vpiArgument:
            \_constant: , id:79, line:25:56, endln:25:74, parent:$fatal, parID:77
              |vpiDecompile:FAILED ASSERTION
              |vpiSize:16
              |STRING:FAILED ASSERTION
              |vpiParent:
              \_sys_func_call: ($fatal), id:77, line:25:46, endln:25:75, parID:80
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , id:80, line:25:9, endln:25:76, parID:71
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
  |vpiProcess:
  \_always: , id:81, line:28:3, endln:29:19, parent:work@tb, parID:127
    |vpiStmt:
    \_delay_control: , id:82, line:29:5, endln:29:7, parID:81
      |vpiParent:
      \_always: , id:81, line:28:3, endln:29:19, parent:work@tb, parID:127
      |#5
      |vpiStmt:
      \_assignment: , id:86, line:29:8, endln:29:18, parID:82
        |vpiParent:
        \_delay_control: , id:82, line:29:5, endln:29:7, parID:81
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , id:84, line:29:14, endln:29:18, parID:82
          |vpiParent:
          \_delay_control: , id:82, line:29:5, endln:29:7, parID:81
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), id:85, line:29:15, endln:29:18, parID:84
            |vpiParent:
            \_operation: , id:84, line:29:14, endln:29:18, parID:82
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
        |vpiLhs:
        \_ref_obj: (work@tb.clk), id:83, line:29:8, endln:29:11, parID:82
          |vpiParent:
          \_delay_control: , id:82, line:29:5, endln:29:7, parID:81
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
    |vpiParent:
    \_module: work@tb (work@tb), id:127 tb.v:2:1: , endln:33:10, parent:work@tb, parID:113
    |vpiAlwaysType:1
|uhdmtopModules:
\_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
  |vpiName:work@tb
  |vpiVariables:
  \_logic_var: (work@tb.rstn), id:90, line:4:9, endln:4:13, parent:work@tb, parID:132
  |vpiVariables:
  \_logic_var: (work@tb.d), id:92, line:5:9, endln:5:10, parent:work@tb, parID:132
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
  |vpiNet:
  \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiDefName:work@dut
    |vpiDefFile:dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@tb.dut1.d), id:100, line:2:20, endln:2:21, parent:work@tb.dut1, parID:133
    |vpiNet:
    \_logic_net: (work@tb.dut1.rstn), id:101, line:3:21, endln:3:25, parent:work@tb.dut1, parID:133
    |vpiNet:
    \_logic_net: (work@tb.dut1.clk), id:102, line:4:21, endln:4:24, parent:work@tb.dut1, parID:133
    |vpiNet:
    \_logic_net: (work@tb.dut1.q), id:104, line:5:26, endln:5:27, parent:work@tb.dut1, parID:133
    |vpiInstance:
    \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
    |vpiParent:
    \_module: work@tb (work@tb), id:132 tb.v:2:1: , endln:33:10
    |vpiPort:
    \_port: (d), id:95, line:2:20, endln:2:21, parent:work@tb.dut1, parID:133
      |vpiName:d
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.d), id:109, line:31:12, endln:31:13
        |vpiName:d
        |vpiFullName:work@tb.d
        |vpiActual:
        \_logic_var: (work@tb.d), id:92, line:5:9, endln:5:10, parent:work@tb, parID:132
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.d), id:105, line:2:20, endln:2:21
        |vpiName:d
        |vpiFullName:work@tb.dut1.d
        |vpiActual:
        \_logic_net: (work@tb.dut1.d), id:100, line:2:20, endln:2:21, parent:work@tb.dut1, parID:133
      |vpiParent:
      \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
    |vpiPort:
    \_port: (rstn), id:96, line:3:21, endln:3:25, parent:work@tb.dut1, parID:133
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.rstn), id:110, line:31:15, endln:31:19
        |vpiName:rstn
        |vpiFullName:work@tb.rstn
        |vpiActual:
        \_logic_var: (work@tb.rstn), id:90, line:4:9, endln:4:13, parent:work@tb, parID:132
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.rstn), id:106, line:3:21, endln:3:25
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_net: (work@tb.dut1.rstn), id:101, line:3:21, endln:3:25, parent:work@tb.dut1, parID:133
      |vpiParent:
      \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
    |vpiPort:
    \_port: (clk), id:97, line:4:21, endln:4:24, parent:work@tb.dut1, parID:133
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.clk), id:111, line:31:21, endln:31:24
        |vpiName:clk
        |vpiFullName:work@tb.clk
        |vpiActual:
        \_logic_net: (work@tb.clk), id:88, line:3:7, endln:3:10, parent:work@tb, parID:132
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.clk), id:107, line:4:21, endln:4:24
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_net: (work@tb.dut1.clk), id:102, line:4:21, endln:4:24, parent:work@tb.dut1, parID:133
      |vpiParent:
      \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
    |vpiPort:
    \_port: (q), id:98, line:5:26, endln:5:27, parent:work@tb.dut1, parID:133
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.o), id:112, line:31:26, endln:31:27
        |vpiName:o
        |vpiFullName:work@tb.o
        |vpiActual:
        \_logic_net: (work@tb.o), id:94, line:6:7, endln:6:8, parent:work@tb, parID:132
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.q), id:108, line:5:26, endln:5:27
        |vpiName:q
        |vpiFullName:work@tb.dut1.q
        |vpiActual:
        \_logic_net: (work@tb.dut1.q), id:104, line:5:26, endln:5:27, parent:work@tb.dut1, parID:133
      |vpiTypedef:
      \_logic_typespec: , id:99, line:5:22, endln:5:25
      |vpiParent:
      \_module: work@dut (work@tb.dut1), id:133 tb.v:31:3: , endln:31:29, parent:work@tb, parID:132
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneFF/dut.v | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/dut_000.v | 4 | 14 | 
[roundtrip]: ${SURELOG_DIR}/tests/OneFF/tb.v  | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/tb_000.v  | 8 | 33 | 

