Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 29 16:31:06 2021
| Host         : DESKTOP-CB2MAD1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file parallel_adder_16x4_timing_summary_routed.rpt -pb parallel_adder_16x4_timing_summary_routed.pb -rpx parallel_adder_16x4_timing_summary_routed.rpx -warn_on_violation
| Design       : parallel_adder_16x4
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.932     -193.903                     37                   47        0.212        0.000                      0                   47        4.500        0.000                       0                    80  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_200  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200            -8.932     -193.903                     37                   47        0.212        0.000                      0                   47        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :           37  Failing Endpoints,  Worst Slack       -8.932ns,  Total Violation     -193.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.932ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[36]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 4.145ns (29.897%)  route 9.719ns (70.103%))
  Logic Levels:           26  (LUT3=5 LUT4=1 LUT5=18 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 9.444 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.189    17.436    carry_lookahead_inst/w_C_31
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.560 r  carry_lookahead_inst/genblk1[33].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    17.875    carry_lookahead_inst/w_C_33
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.999 r  carry_lookahead_inst/genblk1[35].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.295    18.293    carry_lookahead_inst/w_C_35
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124    18.417 r  carry_lookahead_inst/genblk1[36].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.286    18.703    carry_lookahead_inst/genblk1[36].full_adder_inst/i_carry
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.827 r  carry_lookahead_inst/genblk1[36].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    18.827    p_2_out
    SLICE_X43Y23         FDRE                                         r  result_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.561     9.444    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  result_reg[36]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.899    
                         clock uncertainty           -0.035     9.864    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.032     9.896    result_reg[36]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 -8.932    

Slack (VIOLATED) :        -8.543ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 4.098ns (30.410%)  route 9.378ns (69.590%))
  Logic Levels:           24  (LUT3=5 LUT4=1 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.591    17.838    carry_lookahead_inst/w_C_31
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.117    17.955 r  carry_lookahead_inst/genblk1[32].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.152    18.107    carry_lookahead_inst/genblk1[32].full_adder_inst/i_carry
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    18.439 r  carry_lookahead_inst/genblk1[32].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    18.439    p_14_out
    SLICE_X41Y25         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  result_reg[32]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.034     9.896    result_reg[32]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -18.439    
  -------------------------------------------------------------------
                         slack                                 -8.543    

Slack (VIOLATED) :        -8.536ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 4.021ns (29.735%)  route 9.502ns (70.265%))
  Logic Levels:           25  (LUT3=4 LUT4=1 LUT5=18 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 9.444 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.189    17.436    carry_lookahead_inst/w_C_31
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.560 r  carry_lookahead_inst/genblk1[33].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    17.875    carry_lookahead_inst/w_C_33
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.999 r  carry_lookahead_inst/genblk1[35].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.363    18.362    carry_lookahead_inst/genblk1[35].full_adder_inst/i_carry
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124    18.486 r  carry_lookahead_inst/genblk1[35].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    18.486    p_5_out
    SLICE_X42Y23         FDRE                                         r  result_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.561     9.444    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  result_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.899    
                         clock uncertainty           -0.035     9.864    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.086     9.950    result_reg[35]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                         -18.486    
  -------------------------------------------------------------------
                         slack                                 -8.536    

Slack (VIOLATED) :        -8.501ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[34]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.434ns  (logic 4.021ns (29.931%)  route 9.413ns (70.069%))
  Logic Levels:           25  (LUT3=5 LUT4=1 LUT5=17 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.189    17.436    carry_lookahead_inst/w_C_31
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.560 r  carry_lookahead_inst/genblk1[33].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.438    17.998    carry_lookahead_inst/w_C_33
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.122 r  carry_lookahead_inst/genblk1[34].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.151    18.273    carry_lookahead_inst/genblk1[34].full_adder_inst/i_carry
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.397 r  carry_lookahead_inst/genblk1[34].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    18.397    p_8_out
    SLICE_X41Y24         FDRE                                         r  result_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  result_reg[34]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.034     9.896    result_reg[34]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                 -8.501    

Slack (VIOLATED) :        -8.257ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[33]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 3.897ns (29.550%)  route 9.291ns (70.450%))
  Logic Levels:           24  (LUT3=4 LUT4=1 LUT5=17 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.189    17.436    carry_lookahead_inst/w_C_31
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.560 r  carry_lookahead_inst/genblk1[33].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.467    18.027    carry_lookahead_inst/genblk1[33].full_adder_inst/i_carry
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.124    18.151 r  carry_lookahead_inst/genblk1[33].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    18.151    p_11_out
    SLICE_X41Y24         FDRE                                         r  result_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  result_reg[33]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032     9.894    result_reg[33]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                 -8.257    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 3.773ns (28.993%)  route 9.240ns (71.007%))
  Logic Levels:           23  (LUT3=4 LUT4=1 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.347    17.123    carry_lookahead_inst/w_C_29
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.247 r  carry_lookahead_inst/genblk1[31].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.605    17.852    carry_lookahead_inst/genblk1[31].full_adder_inst/i_carry
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.976 r  carry_lookahead_inst/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    17.976    p_17_out
    SLICE_X41Y25         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  result_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.034     9.896    result_reg[31]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -17.976    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        12.868ns  (logic 3.773ns (29.322%)  route 9.095ns (70.678%))
  Logic Levels:           23  (LUT3=5 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    17.092    carry_lookahead_inst/w_C_29
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.124    17.216 r  carry_lookahead_inst/genblk1[30].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.491    17.707    carry_lookahead_inst/genblk1[30].full_adder_inst/i_carry
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.831 r  carry_lookahead_inst/genblk1[30].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    17.831    p_20_out
    SLICE_X40Y25         FDRE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  result_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.035     9.897    result_reg[30]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                         -17.831    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.534ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        12.467ns  (logic 3.649ns (29.270%)  route 8.818ns (70.730%))
  Logic Levels:           22  (LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.520    16.855    carry_lookahead_inst/w_C_27
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.124    16.979 r  carry_lookahead_inst/genblk1[28].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.327    17.306    carry_lookahead_inst/genblk1[28].full_adder_inst/i_carry
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.430 r  carry_lookahead_inst/genblk1[28].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    17.430    p_26_out
    SLICE_X40Y24         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  result_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.034     9.896    result_reg[28]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 -7.534    

Slack (VIOLATED) :        -7.317ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        12.250ns  (logic 3.649ns (29.789%)  route 8.601ns (70.211%))
  Logic Levels:           22  (LUT3=4 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    16.652    carry_lookahead_inst/w_C_27
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.776 r  carry_lookahead_inst/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.312    17.088    carry_lookahead_inst/genblk1[29].full_adder_inst/i_carry
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.212 r  carry_lookahead_inst/genblk1[29].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    17.212    p_23_out
    SLICE_X40Y25         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  result_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.034     9.896    result_reg[29]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 -7.317    

Slack (VIOLATED) :        -7.095ns  (required time - arrival time)
  Source:                 data_bits_input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 fall@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 3.525ns (29.304%)  route 8.504ns (70.696%))
  Logic Levels:           21  (LUT3=4 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 9.442 - 5.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_bits_input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  data_bits_input_reg_reg[30]/Q
                         net (fo=4, routed)           0.531     5.950    ones_counter/A[30]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.153     6.103 r  ones_counter/ones[5]_INST_0_i_21/O
                         net (fo=2, routed)           0.674     6.777    ones_counter/ones[5]_INST_0_i_21_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.352     7.129 r  ones_counter/ones[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.633     7.763    ones_counter/ones[1]_INST_0_i_9_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.332     8.095 r  ones_counter/ones[5]_INST_0_i_9/O
                         net (fo=4, routed)           0.835     8.930    ones_counter/ones[5]_INST_0_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.054 r  ones_counter/ones[5]_INST_0_i_2/O
                         net (fo=4, routed)           0.600     9.654    ones_counter/ones[5]_INST_0_i_2_n_0
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.778 r  ones_counter/ones[2]_INST_0/O
                         net (fo=4, routed)           0.522    10.300    shifter/num_of_ones[2]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  shifter/shifted_data[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.187    10.611    shifter/shifted_data[30]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124    10.735 r  shifter/shifted_data[2]_INST_0/O
                         net (fo=2, routed)           0.581    11.317    carry_lookahead_inst/shifted_data[2]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.441 r  carry_lookahead_inst/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.303    11.744    carry_lookahead_inst/w_C_3
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    11.868 r  carry_lookahead_inst/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.295    12.163    carry_lookahead_inst/w_C_5
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.287 r  carry_lookahead_inst/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.317    12.604    carry_lookahead_inst/w_C_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.728 r  carry_lookahead_inst/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    12.902    carry_lookahead_inst/w_C_9
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.026 r  carry_lookahead_inst/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.183    13.209    carry_lookahead_inst/w_C_11
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.333 r  carry_lookahead_inst/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.521    13.854    carry_lookahead_inst/w_C_13
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.978 r  carry_lookahead_inst/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.174    14.152    carry_lookahead_inst/w_C_15
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.276 r  carry_lookahead_inst/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.294    14.570    carry_lookahead_inst/w_C_17
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.694 r  carry_lookahead_inst/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.176    14.870    carry_lookahead_inst/w_C_19
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124    14.994 r  carry_lookahead_inst/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.315    15.308    carry_lookahead_inst/w_C_21
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  carry_lookahead_inst/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.304    15.736    carry_lookahead_inst/w_C_23
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    15.860 r  carry_lookahead_inst/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.351    16.211    carry_lookahead_inst/w_C_25
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.335 r  carry_lookahead_inst/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.533    16.868    carry_lookahead_inst/genblk1[27].full_adder_inst/i_carry
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  carry_lookahead_inst/genblk1[27].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    16.992    p_29_out
    SLICE_X41Y24         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.559     9.442    clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  result_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.455     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.035     9.897    result_reg[27]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                 -7.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 result_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.354%)  route 0.120ns (38.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 6.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     6.507    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  result_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.146     6.653 r  result_reg[25]/Q
                         net (fo=4, routed)           0.120     6.773    carry_lookahead_inst/genblk1[25].full_adder_inst/i_bit2
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.045     6.818 r  carry_lookahead_inst/genblk1[25].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.818    p_35_out
    SLICE_X41Y23         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     7.022    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  result_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.507    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.099     6.606    result_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.818    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 result_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.677%)  route 0.149ns (41.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     6.510    clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  result_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.167     6.677 r  result_reg[10]/Q
                         net (fo=3, routed)           0.149     6.826    carry_lookahead_inst/genblk1[10].full_adder_inst/i_bit2
    SLICE_X42Y20         LUT3 (Prop_lut3_I2_O)        0.045     6.871 r  carry_lookahead_inst/genblk1[10].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.871    p_80_out
    SLICE_X42Y20         FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     7.026    clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  result_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.510    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.125     6.635    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                           6.871    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 result_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.460%)  route 0.151ns (41.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 7.025 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 6.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.582     6.509    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  result_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.167     6.676 r  result_reg[16]/Q
                         net (fo=3, routed)           0.151     6.826    carry_lookahead_inst/genblk1[16].full_adder_inst/i_bit2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.045     6.871 r  carry_lookahead_inst/genblk1[16].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.871    p_62_out
    SLICE_X38Y19         FDRE                                         r  result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.849     7.025    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  result_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.509    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.125     6.634    result_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.871    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.797%)  route 0.170ns (48.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.581     1.508    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.819    counter_reg_reg__0[3]
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.042     1.861 r  counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    p_0_in[4]
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.848     2.024    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.107     1.615    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 result_reg[35]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.680%)  route 0.176ns (45.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 6.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     6.507    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  result_reg[35]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.167     6.674 r  result_reg[35]/Q
                         net (fo=3, routed)           0.176     6.849    carry_lookahead_inst/genblk1[35].full_adder_inst/i_bit2
    SLICE_X42Y23         LUT3 (Prop_lut3_I2_O)        0.045     6.894 r  carry_lookahead_inst/genblk1[35].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.894    p_5_out
    SLICE_X42Y23         FDRE                                         r  result_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     7.022    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  result_reg[35]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.507    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.125     6.632    result_reg[35]
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 result_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 6.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     6.510    clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  result_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.167     6.677 r  result_reg[20]/Q
                         net (fo=3, routed)           0.175     6.852    carry_lookahead_inst/genblk1[20].full_adder_inst/i_bit2
    SLICE_X42Y20         LUT3 (Prop_lut3_I2_O)        0.045     6.897 r  carry_lookahead_inst/genblk1[20].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.897    p_50_out
    SLICE_X42Y20         FDRE                                         r  result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     7.026    clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  result_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.510    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.124     6.634    result_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 result_reg[36]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[36]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.840%)  route 0.170ns (47.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 6.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     6.507    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  result_reg[36]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.146     6.653 r  result_reg[36]/Q
                         net (fo=2, routed)           0.170     6.823    carry_lookahead_inst/genblk1[36].full_adder_inst/i_bit2
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.045     6.868 r  carry_lookahead_inst/genblk1[36].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.868    p_2_out
    SLICE_X43Y23         FDRE                                         r  result_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     7.022    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  result_reg[36]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.507    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.098     6.605    result_reg[36]
  -------------------------------------------------------------------
                         required time                         -6.605    
                         arrival time                           6.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.507    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.188     1.858    counter_reg_reg__0[1]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.043     1.901 r  counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    p_0_in[2]
    SLICE_X38Y22         FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     2.022    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131     1.638    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.581     1.508    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  counter_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.819    counter_reg_reg__0[3]
    SLICE_X37Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in[3]
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.848     2.024    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.092     1.600    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 result_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 fall@5.000ns - clk_200 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.463%)  route 0.173ns (47.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     5.274 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.927 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.579     6.506    clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  result_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.146     6.652 r  result_reg[26]/Q
                         net (fo=3, routed)           0.173     6.825    carry_lookahead_inst/genblk1[26].full_adder_inst/i_bit2
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.045     6.870 r  carry_lookahead_inst/genblk1[26].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     6.870    p_32_out
    SLICE_X40Y24         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 fall edge)    5.000     5.000 f  
    U14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     5.464 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.176 f  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.845     7.021    clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  result_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.506    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.099     6.605    result_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.605    
                         arrival time                           6.870    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   counter_reg_delayed_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   counter_reg_delayed_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y20   counter_reg_delayed_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   counter_reg_delayed_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y22   counter_reg_delayed_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y19   counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y22   counter_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y22   counter_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   counter_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   result_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   result_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   result_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y25   result_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y25   result_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   result_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   result_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   result_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y24   result_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   result_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   counter_reg_delayed_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   counter_reg_delayed_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   counter_reg_delayed_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   counter_reg_delayed_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y20   counter_reg_delayed_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y20   counter_reg_delayed_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   counter_reg_delayed_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   counter_reg_delayed_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y19   counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y19   counter_reg_reg[0]/C



