INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'OP_Memory' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'OP_Memory'...
WARNING:sim - A core named 'OP_Memory' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'OP_Memory'...
Delivering associated files for 'OP_Memory'...
Delivering EJava files for 'OP_Memory'...
Generating implementation netlist for 'OP_Memory'...
INFO:sim - Pre-processing HDL files for 'OP_Memory'...
Running synthesis for 'OP_Memory'
Running ngcbuild...
Writing VEO instantiation template for 'OP_Memory'...
Writing Verilog behavioral simulation model for 'OP_Memory'...
WARNING:sim - Overwriting existing file
   D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'OP_Memory'...
Generating metadata file...
Regenerating ISE project file for 'OP_Memory'...
Generating ISE project...
XCO file found: OP_Memory.xco
XMDF file found: OP_Memory_xmdf.tcl
Adding D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.asy -view all -origin_type
imported
Adding D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.ngc -view all -origin_type
created
Checking file "D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.ngc" for project device
match ...
File "D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.ngc" device information matches
project device.
Adding D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.sym -view all -origin_type
imported
Adding D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Xilinx/D9/ipcore_dir/tmp/_cg/OP_Memory.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/OP_Memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'OP_Memory'.
