Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar  8 14:44:01 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          17          
TIMING-18  Warning   Missing input or output delay  97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (80)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.397     -461.162                     17                   17        0.959        0.000                      0                   17        4.500        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock             -27.397     -461.162                     17                   17        0.959        0.000                      0                   17        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           17  Failing Endpoints,  Worst Slack      -27.397ns,  Total Violation     -461.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.397ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.194ns  (logic 23.281ns (62.594%)  route 13.913ns (37.406%))
  Logic Levels:           97  (CARRY4=80 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.140 f  out_reg[16]_i_49/O[3]
                         net (fo=1, routed)           0.623    39.762    out1__0[11]
    SLICE_X9Y59          LUT4 (Prop_lut4_I0_O)        0.307    40.069 r  out[16]_i_22/O
                         net (fo=2, routed)           0.584    40.653    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    40.777 r  out[15]_i_2/O
                         net (fo=16, routed)          0.936    41.713    out[15]_i_2_n_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124    41.837 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000    41.837    p_0_in[3]
    SLICE_X11Y60         FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431    14.201    clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.242    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.032    14.440    out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -41.837    
  -------------------------------------------------------------------
                         slack                                -27.397    

Slack (VIOLATED) :        -27.394ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.187ns  (logic 23.281ns (62.604%)  route 13.906ns (37.396%))
  Logic Levels:           97  (CARRY4=80 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.140 f  out_reg[16]_i_49/O[3]
                         net (fo=1, routed)           0.623    39.762    out1__0[11]
    SLICE_X9Y59          LUT4 (Prop_lut4_I0_O)        0.307    40.069 r  out[16]_i_22/O
                         net (fo=2, routed)           0.584    40.653    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    40.777 r  out[15]_i_2/O
                         net (fo=16, routed)          0.929    41.706    out[15]_i_2_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.124    41.830 r  out[4]_i_1/O
                         net (fo=1, routed)           0.000    41.830    p_0_in[4]
    SLICE_X9Y58          FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431    14.201    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[4]/C
                         clock pessimism              0.242    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.029    14.437    out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -41.830    
  -------------------------------------------------------------------
                         slack                                -27.394    

Slack (VIOLATED) :        -27.391ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.187ns  (logic 23.281ns (62.606%)  route 13.905ns (37.394%))
  Logic Levels:           97  (CARRY4=80 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.140 f  out_reg[16]_i_49/O[3]
                         net (fo=1, routed)           0.623    39.762    out1__0[11]
    SLICE_X9Y59          LUT4 (Prop_lut4_I0_O)        0.307    40.069 r  out[16]_i_22/O
                         net (fo=2, routed)           0.584    40.653    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    40.777 r  out[15]_i_2/O
                         net (fo=16, routed)          0.928    41.705    out[15]_i_2_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.124    41.829 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000    41.829    p_0_in[2]
    SLICE_X9Y58          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431    14.201    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.242    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.031    14.439    out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -41.829    
  -------------------------------------------------------------------
                         slack                                -27.391    

Slack (VIOLATED) :        -27.226ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.025ns  (logic 23.398ns (63.196%)  route 13.627ns (36.804%))
  Logic Levels:           98  (CARRY4=81 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.942 r  out_reg[16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.942    out_reg[16]_i_49_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.257 f  out_reg[16]_i_48/O[3]
                         net (fo=1, routed)           0.648    39.904    out1__0[15]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.307    40.211 r  out[16]_i_21/O
                         net (fo=2, routed)           0.421    40.633    out[16]_i_21_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    40.757 r  out[16]_i_4/O
                         net (fo=17, routed)          0.787    41.543    out[16]_i_4_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I1_O)        0.124    41.667 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000    41.667    p_0_in[1]
    SLICE_X11Y55         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.433    14.203    clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.242    14.445    
                         clock uncertainty           -0.035    14.410    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)        0.032    14.442    out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -41.667    
  -------------------------------------------------------------------
                         slack                                -27.226    

Slack (VIOLATED) :        -27.215ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.057ns  (logic 23.398ns (63.141%)  route 13.659ns (36.859%))
  Logic Levels:           98  (CARRY4=81 LUT1=1 LUT2=1 LUT3=12 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.942 r  out_reg[16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.942    out_reg[16]_i_49_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.257 f  out_reg[16]_i_48/O[3]
                         net (fo=1, routed)           0.648    39.904    out1__0[15]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.307    40.211 r  out[16]_i_21/O
                         net (fo=2, routed)           0.421    40.633    out[16]_i_21_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    40.757 r  out[16]_i_4/O
                         net (fo=17, routed)          0.819    41.576    out[16]_i_4_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I1_O)        0.124    41.700 r  out[9]_i_1/O
                         net (fo=1, routed)           0.000    41.700    p_0_in[9]
    SLICE_X8Y61          FDRE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.429    14.199    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  out_reg[9]/C
                         clock pessimism              0.242    14.441    
                         clock uncertainty           -0.035    14.406    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.079    14.485    out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -41.700    
  -------------------------------------------------------------------
                         slack                                -27.215    

Slack (VIOLATED) :        -27.212ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        37.009ns  (logic 22.944ns (61.996%)  route 14.065ns (38.004%))
  Logic Levels:           95  (CARRY4=78 LUT1=1 LUT2=1 LUT3=12 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    38.803 r  out_reg[16]_i_2/O[3]
                         net (fo=21, routed)          0.743    39.546    out1__0[3]
    SLICE_X10Y57         LUT4 (Prop_lut4_I2_O)        0.307    39.853 r  out[4]_i_4/O
                         net (fo=3, routed)           0.754    40.607    out[4]_i_4_n_0
    SLICE_X10Y56         LUT4 (Prop_lut4_I1_O)        0.124    40.731 r  out[0]_i_2/O
                         net (fo=1, routed)           0.797    41.528    out[0]_i_2_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124    41.652 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000    41.652    p_0_in[0]
    SLICE_X11Y57         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.432    14.202    clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.242    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.031    14.440    out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -41.652    
  -------------------------------------------------------------------
                         slack                                -27.212    

Slack (VIOLATED) :        -27.202ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        36.998ns  (logic 23.398ns (63.241%)  route 13.600ns (36.759%))
  Logic Levels:           98  (CARRY4=81 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.942 r  out_reg[16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.942    out_reg[16]_i_49_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.257 f  out_reg[16]_i_48/O[3]
                         net (fo=1, routed)           0.648    39.904    out1__0[15]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.307    40.211 r  out[16]_i_21/O
                         net (fo=2, routed)           0.421    40.633    out[16]_i_21_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    40.757 r  out[16]_i_4/O
                         net (fo=17, routed)          0.760    41.517    out[16]_i_4_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    41.641 r  out[5]_i_1/O
                         net (fo=1, routed)           0.000    41.641    p_0_in[5]
    SLICE_X9Y60          FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.430    14.200    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[5]/C
                         clock pessimism              0.242    14.442    
                         clock uncertainty           -0.035    14.407    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.032    14.439    out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -41.641    
  -------------------------------------------------------------------
                         slack                                -27.202    

Slack (VIOLATED) :        -27.201ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        36.997ns  (logic 22.944ns (62.016%)  route 14.053ns (37.984%))
  Logic Levels:           95  (CARRY4=78 LUT1=1 LUT2=2 LUT3=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    38.803 f  out_reg[16]_i_2/O[3]
                         net (fo=21, routed)          0.567    39.370    out1__0[3]
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.307    39.677 r  out[15]_i_3/O
                         net (fo=8, routed)           0.858    40.535    out[15]_i_3_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.124    40.659 r  out[9]_i_2/O
                         net (fo=2, routed)           0.856    41.516    out[9]_i_2_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I2_O)        0.124    41.640 r  out[8]_i_1/O
                         net (fo=1, routed)           0.000    41.640    p_0_in[8]
    SLICE_X11Y59         FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431    14.201    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.242    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.031    14.439    out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -41.640    
  -------------------------------------------------------------------
                         slack                                -27.201    

Slack (VIOLATED) :        -27.198ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        36.993ns  (logic 23.398ns (63.250%)  route 13.595ns (36.750%))
  Logic Levels:           98  (CARRY4=81 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.942 r  out_reg[16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.942    out_reg[16]_i_49_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.257 f  out_reg[16]_i_48/O[3]
                         net (fo=1, routed)           0.648    39.904    out1__0[15]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.307    40.211 r  out[16]_i_21/O
                         net (fo=2, routed)           0.421    40.633    out[16]_i_21_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    40.757 r  out[16]_i_4/O
                         net (fo=17, routed)          0.755    41.512    out[16]_i_4_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    41.636 r  out[15]_i_1/O
                         net (fo=1, routed)           0.000    41.636    p_0_in[15]
    SLICE_X9Y60          FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.430    14.200    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[15]/C
                         clock pessimism              0.242    14.442    
                         clock uncertainty           -0.035    14.407    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.031    14.438    out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -41.636    
  -------------------------------------------------------------------
                         slack                                -27.198    

Slack (VIOLATED) :        -27.069ns  (required time - arrival time)
  Source:                 d_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        36.911ns  (logic 23.398ns (63.390%)  route 13.513ns (36.610%))
  Logic Levels:           98  (CARRY4=81 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  d_r_reg[5]/Q
                         net (fo=17, routed)          0.714     5.812    d_r[5]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  out[16]_i_372/O
                         net (fo=1, routed)           0.000     5.936    out[16]_i_372_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.469 r  out_reg[16]_i_330/CO[3]
                         net (fo=1, routed)           0.000     6.469    out_reg[16]_i_330_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  out_reg[16]_i_255/CO[3]
                         net (fo=1, routed)           0.000     6.586    out_reg[16]_i_255_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  out_reg[16]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.703    out_reg[16]_i_174_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.957 r  out_reg[16]_i_173/CO[0]
                         net (fo=20, routed)          0.765     7.722    out2[15]
    SLICE_X7Y1           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.545 r  out_reg[16]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.545    out_reg[16]_i_360_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  out_reg[16]_i_329/CO[3]
                         net (fo=1, routed)           0.000     8.659    out_reg[16]_i_329_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.773 r  out_reg[16]_i_254/CO[3]
                         net (fo=1, routed)           0.000     8.773    out_reg[16]_i_254_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  out_reg[16]_i_172/CO[3]
                         net (fo=1, routed)           0.000     8.887    out_reg[16]_i_172_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.044 r  out_reg[16]_i_100/CO[1]
                         net (fo=21, routed)          0.882     9.926    out2[14]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.329    10.255 r  out[16]_i_380/O
                         net (fo=1, routed)           0.000    10.255    out[16]_i_380_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.788 r  out_reg[16]_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.788    out_reg[16]_i_352_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  out_reg[16]_i_343/CO[3]
                         net (fo=1, routed)           0.000    10.905    out_reg[16]_i_343_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  out_reg[16]_i_268/CO[3]
                         net (fo=1, routed)           0.000    11.022    out_reg[16]_i_268_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  out_reg[16]_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.139    out_reg[16]_i_177_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.296 r  out_reg[16]_i_101/CO[1]
                         net (fo=21, routed)          0.682    11.979    out2[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.332    12.311 r  out[16]_i_359/O
                         net (fo=1, routed)           0.000    12.311    out[16]_i_359_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.844 r  out_reg[16]_i_321/CO[3]
                         net (fo=1, routed)           0.000    12.844    out_reg[16]_i_321_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.961 r  out_reg[16]_i_316/CO[3]
                         net (fo=1, routed)           0.000    12.961    out_reg[16]_i_316_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.078 r  out_reg[16]_i_273/CO[3]
                         net (fo=1, routed)           0.000    13.078    out_reg[16]_i_273_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.195 r  out_reg[16]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.195    out_reg[16]_i_180_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.352 r  out_reg[16]_i_102/CO[1]
                         net (fo=21, routed)          0.591    13.943    out2[12]
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.275 r  out[16]_i_328/O
                         net (fo=1, routed)           0.000    14.275    out[16]_i_328_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.825 r  out_reg[16]_i_249/CO[3]
                         net (fo=1, routed)           0.000    14.825    out_reg[16]_i_249_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  out_reg[16]_i_244/CO[3]
                         net (fo=1, routed)           0.000    14.939    out_reg[16]_i_244_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  out_reg[16]_i_239/CO[3]
                         net (fo=1, routed)           0.000    15.053    out_reg[16]_i_239_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  out_reg[16]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.167    out_reg[16]_i_183_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.324 r  out_reg[16]_i_107/CO[1]
                         net (fo=21, routed)          0.658    15.982    out2[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.329    16.311 r  out[16]_i_315/O
                         net (fo=1, routed)           0.000    16.311    out[16]_i_315_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.844 r  out_reg[16]_i_234/CO[3]
                         net (fo=1, routed)           0.000    16.844    out_reg[16]_i_234_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.961 r  out_reg[16]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.961    out_reg[16]_i_163_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  out_reg[16]_i_158/CO[3]
                         net (fo=1, routed)           0.000    17.078    out_reg[16]_i_158_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  out_reg[16]_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.195    out_reg[16]_i_155_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.352 r  out_reg[16]_i_108/CO[1]
                         net (fo=21, routed)          0.739    18.091    out2[10]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    18.423 r  out[16]_i_312/O
                         net (fo=1, routed)           0.000    18.423    out[16]_i_312_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.973 r  out_reg[16]_i_229/CO[3]
                         net (fo=1, routed)           0.000    18.973    out_reg[16]_i_229_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  out_reg[16]_i_150/CO[3]
                         net (fo=1, routed)           0.000    19.087    out_reg[16]_i_150_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  out_reg[16]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.201    out_reg[16]_i_86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  out_reg[16]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.315    out_reg[16]_i_83_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.472 r  out_reg[16]_i_82/CO[1]
                         net (fo=21, routed)          0.622    20.094    out2[9]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.329    20.423 r  out[16]_i_307/O
                         net (fo=1, routed)           0.000    20.423    out[16]_i_307_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.799 r  out_reg[16]_i_224/CO[3]
                         net (fo=1, routed)           0.000    20.799    out_reg[16]_i_224_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.916 r  out_reg[16]_i_145/CO[3]
                         net (fo=1, routed)           0.009    20.925    out_reg[16]_i_145_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.042 r  out_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.042    out_reg[16]_i_77_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.159 r  out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.159    out_reg[16]_i_37_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.316 r  out_reg[16]_i_36/CO[1]
                         net (fo=21, routed)          0.725    22.041    out2[8]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.332    22.373 r  out[16]_i_227/O
                         net (fo=1, routed)           0.000    22.373    out[16]_i_227_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.923 r  out_reg[16]_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.923    out_reg[16]_i_144_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.037 r  out_reg[16]_i_76/CO[3]
                         net (fo=1, routed)           0.000    23.037    out_reg[16]_i_76_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.151 r  out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.151    out_reg[16]_i_35_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.308 r  out_reg[16]_i_13/CO[1]
                         net (fo=21, routed)          0.867    24.175    out2[7]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    24.504 r  out[16]_i_293/O
                         net (fo=1, routed)           0.000    24.504    out[16]_i_293_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.037 r  out_reg[16]_i_199/CO[3]
                         net (fo=1, routed)           0.000    25.037    out_reg[16]_i_199_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.154 r  out_reg[16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    25.154    out_reg[16]_i_124_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.271 r  out_reg[16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    25.271    out_reg[16]_i_91_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.388 r  out_reg[16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.388    out_reg[16]_i_40_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.545 r  out_reg[16]_i_14/CO[1]
                         net (fo=21, routed)          0.625    26.170    out2[6]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.332    26.502 r  out[16]_i_202/O
                         net (fo=1, routed)           0.000    26.502    out[16]_i_202_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.052 r  out_reg[16]_i_119/CO[3]
                         net (fo=1, routed)           0.000    27.052    out_reg[16]_i_119_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.166 r  out_reg[16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.166    out_reg[16]_i_56_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  out_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.280    out_reg[16]_i_43_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.437 r  out_reg[16]_i_15/CO[1]
                         net (fo=21, routed)          0.622    28.058    out2[5]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.329    28.387 r  out[16]_i_285/O
                         net (fo=1, routed)           0.000    28.387    out[16]_i_285_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.763 r  out_reg[16]_i_189/CO[3]
                         net (fo=1, routed)           0.000    28.763    out_reg[16]_i_189_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  out_reg[16]_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.880    out_reg[16]_i_114_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  out_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.997    out_reg[16]_i_51_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.114 r  out_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.114    out_reg[16]_i_24_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  out_reg[16]_i_16/CO[1]
                         net (fo=21, routed)          0.766    30.037    out2[4]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.332    30.369 r  out[16]_i_284/O
                         net (fo=1, routed)           0.000    30.369    out[16]_i_284_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  out_reg[16]_i_188/CO[3]
                         net (fo=1, routed)           0.000    30.919    out_reg[16]_i_188_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  out_reg[16]_i_113/CO[3]
                         net (fo=1, routed)           0.000    31.033    out_reg[16]_i_113_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.147    out_reg[16]_i_50_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  out_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.261    out_reg[16]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.418 r  out_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.657    32.075    out2[3]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.329    32.404 r  out[16]_i_297/O
                         net (fo=1, routed)           0.000    32.404    out[16]_i_297_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.780 r  out_reg[16]_i_209/CO[3]
                         net (fo=1, routed)           0.000    32.780    out_reg[16]_i_209_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  out_reg[16]_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.897    out_reg[16]_i_129_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  out_reg[16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.014    out_reg[16]_i_61_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.131 r  out_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.131    out_reg[16]_i_27_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.288 r  out_reg[16]_i_6/CO[1]
                         net (fo=21, routed)          0.742    34.030    out2[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.818 r  out_reg[16]_i_214/CO[3]
                         net (fo=1, routed)           0.001    34.819    out_reg[16]_i_214_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.933 r  out_reg[16]_i_134/CO[3]
                         net (fo=1, routed)           0.000    34.933    out_reg[16]_i_134_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.047 r  out_reg[16]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.047    out_reg[16]_i_66_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.161 r  out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.161    out_reg[16]_i_30_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.318 r  out_reg[16]_i_7/CO[1]
                         net (fo=21, routed)          0.780    36.097    out2[1]
    SLICE_X8Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.897 r  out_reg[16]_i_219/CO[3]
                         net (fo=1, routed)           0.000    36.897    out_reg[16]_i_219_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.014 r  out_reg[16]_i_139/CO[3]
                         net (fo=1, routed)           0.000    37.014    out_reg[16]_i_139_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.131 r  out_reg[16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.131    out_reg[16]_i_71_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.248 r  out_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.248    out_reg[16]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.502 r  out_reg[16]_i_8/CO[0]
                         net (fo=2, routed)           0.325    37.828    out2[0]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.367    38.195 r  out[16]_i_12/O
                         net (fo=1, routed)           0.000    38.195    out[16]_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.708 r  out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.708    out_reg[16]_i_2_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.825 r  out_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.825    out_reg[16]_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.942 r  out_reg[16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.942    out_reg[16]_i_49_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.257 f  out_reg[16]_i_48/O[3]
                         net (fo=1, routed)           0.648    39.904    out1__0[15]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.307    40.211 r  out[16]_i_21/O
                         net (fo=2, routed)           0.421    40.633    out[16]_i_21_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    40.757 r  out[16]_i_4/O
                         net (fo=17, routed)          0.673    41.430    out[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124    41.554 r  out[14]_i_1/O
                         net (fo=1, routed)           0.000    41.554    p_0_in[14]
    SLICE_X10Y60         FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431    14.201    clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  out_reg[14]/C
                         clock pessimism              0.242    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)        0.077    14.485    out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -41.554    
  -------------------------------------------------------------------
                         slack                                -27.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 e_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.384ns (36.280%)  route 0.674ns (63.720%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  e_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[4]/Q
                         net (fo=1, routed)           0.328     1.915    e_r[4]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.960 r  out[16]_i_20/O
                         net (fo=1, routed)           0.000     1.960    out[16]_i_20_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.030 f  out_reg[16]_i_3/O[0]
                         net (fo=21, routed)          0.347     2.377    out1__0[4]
    SLICE_X11Y60         LUT6 (Prop_lut6_I2_O)        0.105     2.482 r  out[16]_i_1/O
                         net (fo=1, routed)           0.000     2.482    p_0_in[16]
    SLICE_X11Y60         FDRE                                         r  out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.910    clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  out_reg[16]/C
                         clock pessimism             -0.479     1.431    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.092     1.523    out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.474ns (41.816%)  route 0.660ns (58.184%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.228     2.512    out[16]_i_4_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I1_O)        0.045     2.557 r  out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.557    p_0_in[13]
    SLICE_X8Y61          FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.910    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  out_reg[13]/C
                         clock pessimism             -0.479     1.431    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.552    out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.474ns (41.152%)  route 0.678ns (58.848%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.246     2.530    out[16]_i_4_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.575 r  out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.575    p_0_in[7]
    SLICE_X10Y60         FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.910    clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  out_reg[7]/C
                         clock pessimism             -0.479     1.431    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.121     1.552    out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.474ns (41.475%)  route 0.669ns (58.525%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.237     2.521    out[16]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.045     2.566 r  out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.566    p_0_in[11]
    SLICE_X11Y59         FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.911    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[11]/C
                         clock pessimism             -0.479     1.432    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.092     1.524    out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.474ns (41.048%)  route 0.681ns (58.952%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.249     2.533    out[16]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.045     2.578 r  out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.578    p_0_in[8]
    SLICE_X11Y59         FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.911    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[8]/C
                         clock pessimism             -0.479     1.432    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.092     1.524    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.474ns (41.084%)  route 0.680ns (58.916%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.248     2.532    out[16]_i_4_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.577 r  out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.577    p_0_in[6]
    SLICE_X11Y59         FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.911    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[6]/C
                         clock pessimism             -0.479     1.432    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.091     1.523    out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.474ns (40.927%)  route 0.684ns (59.073%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.253     2.537    out[16]_i_4_n_0
    SLICE_X9Y59          LUT4 (Prop_lut4_I1_O)        0.045     2.582 r  out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.582    p_0_in[10]
    SLICE_X9Y59          FDRE                                         r  out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.911    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  out_reg[10]/C
                         clock pessimism             -0.479     1.432    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.092     1.524    out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.474ns (40.963%)  route 0.683ns (59.037%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.120     2.239    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  out[16]_i_4/O
                         net (fo=17, routed)          0.252     2.536    out[16]_i_4_n_0
    SLICE_X9Y59          LUT4 (Prop_lut4_I1_O)        0.045     2.581 r  out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.581    p_0_in[12]
    SLICE_X9Y59          FDRE                                         r  out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.911    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  out_reg[12]/C
                         clock pessimism             -0.479     1.432    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.091     1.523    out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.474ns (40.956%)  route 0.683ns (59.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.202     2.321    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.366 r  out[15]_i_2/O
                         net (fo=16, routed)          0.170     2.536    out[15]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.045     2.581 r  out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.581    p_0_in[15]
    SLICE_X9Y60          FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.910    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[15]/C
                         clock pessimism             -0.479     1.431    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.092     1.523    out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 e_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.474ns (40.850%)  route 0.686ns (59.150%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.424    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  e_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  e_r_reg[8]/Q
                         net (fo=1, routed)           0.199     1.787    e_r[8]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  out[16]_i_112/O
                         net (fo=1, routed)           0.000     1.832    out[16]_i_112_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 f  out_reg[16]_i_49/O[0]
                         net (fo=1, routed)           0.112     2.015    out1__0[8]
    SLICE_X9Y59          LUT4 (Prop_lut4_I3_O)        0.105     2.120 r  out[16]_i_22/O
                         net (fo=2, routed)           0.202     2.321    out[16]_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.366 r  out[15]_i_2/O
                         net (fo=16, routed)          0.173     2.539    out[15]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.045     2.584 r  out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.584    p_0_in[5]
    SLICE_X9Y60          FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.910    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[5]/C
                         clock pessimism             -0.479     1.431    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.092     1.523    out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y52    c_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    c_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    c_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y9     c_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y4     c_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y1     c_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y0     c_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    c_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y46    c_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    c_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    c_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    c_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    c_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    c_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    c_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     c_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     c_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y4     c_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y4     c_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    c_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    c_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    c_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    c_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    c_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    c_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     c_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     c_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y4     c_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y4     c_r_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.065ns (52.529%)  route 2.770ns (47.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456     5.016 r  out_reg[3]/Q
                         net (fo=1, routed)           2.770     7.786    out_OBUF[3]
    M16                  OBUF (Prop_obuf_I_O)         2.609    10.395 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.395    out[3]
    M16                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 3.072ns (52.959%)  route 2.729ns (47.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.550     4.562    clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.456     5.018 r  out_reg[1]/Q
                         net (fo=1, routed)           2.729     7.747    out_OBUF[1]
    M14                  OBUF (Prop_obuf_I_O)         2.616    10.363 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.363    out[1]
    M14                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.051ns (52.765%)  route 2.732ns (47.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.547     4.559    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     5.015 r  out_reg[5]/Q
                         net (fo=1, routed)           2.732     7.747    out_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         2.595    10.342 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.342    out[5]
    L15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 3.123ns (54.690%)  route 2.587ns (45.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     5.078 r  out_reg[7]/Q
                         net (fo=1, routed)           2.587     7.666    out_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         2.605    10.271 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.271    out[7]
    J14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.134ns (55.038%)  route 2.560ns (44.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.546     4.558    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518     5.076 r  out_reg[9]/Q
                         net (fo=1, routed)           2.560     7.636    out_OBUF[9]
    K17                  OBUF (Prop_obuf_I_O)         2.616    10.252 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.252    out[9]
    K17                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.076ns (54.166%)  route 2.602ns (45.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.549     4.561    clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  out_reg[0]/Q
                         net (fo=1, routed)           2.602     7.620    out_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         2.620    10.239 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.239    out[0]
    N14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.064ns (54.122%)  route 2.597ns (45.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  out_reg[2]/Q
                         net (fo=1, routed)           2.597     7.614    out_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         2.608    10.222 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.222    out[2]
    M17                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.064ns (54.293%)  route 2.580ns (45.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456     5.016 r  out_reg[6]/Q
                         net (fo=1, routed)           2.580     7.596    out_OBUF[6]
    K15                  OBUF (Prop_obuf_I_O)         2.608    10.204 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.204    out[6]
    K15                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.626ns  (logic 3.053ns (54.266%)  route 2.573ns (45.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  out_reg[4]/Q
                         net (fo=1, routed)           2.573     7.589    out_OBUF[4]
    M15                  OBUF (Prop_obuf_I_O)         2.597    10.186 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.186    out[4]
    M15                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 3.073ns (54.979%)  route 2.516ns (45.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     4.560    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456     5.016 r  out_reg[11]/Q
                         net (fo=1, routed)           2.516     7.532    out_OBUF[11]
    J18                  OBUF (Prop_obuf_I_O)         2.617    10.149 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.149    out[11]
    J18                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.265ns (67.383%)  route 0.612ns (32.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  out_reg[15]/Q
                         net (fo=1, routed)           0.612     2.149    out_OBUF[15]
    K16                  OBUF (Prop_obuf_I_O)         1.124     3.273 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.273    out[15]
    K16                                                               r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.246ns (65.811%)  route 0.647ns (34.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  out_reg[16]/Q
                         net (fo=1, routed)           0.647     2.184    out_OBUF[16]
    L14                  OBUF (Prop_obuf_I_O)         1.105     3.288 r  out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.288    out[16]
    L14                                                               r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.261ns (65.491%)  route 0.665ns (34.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[12]/Q
                         net (fo=1, routed)           0.665     2.202    out_OBUF[12]
    J16                  OBUF (Prop_obuf_I_O)         1.120     3.322 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.322    out[12]
    J16                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.271ns (64.629%)  route 0.696ns (35.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[10]/Q
                         net (fo=1, routed)           0.696     2.233    out_OBUF[10]
    K18                  OBUF (Prop_obuf_I_O)         1.130     3.363 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.363    out[10]
    K18                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.285ns (65.296%)  route 0.683ns (34.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.560 r  out_reg[13]/Q
                         net (fo=1, routed)           0.683     2.243    out_OBUF[13]
    J15                  OBUF (Prop_obuf_I_O)         1.121     3.364 r  out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.364    out[13]
    J15                                                               r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.294ns (65.623%)  route 0.678ns (34.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  out_reg[14]/Q
                         net (fo=1, routed)           0.678     2.237    out_OBUF[14]
    L17                  OBUF (Prop_obuf_I_O)         1.130     3.367 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.367    out[14]
    L17                                                               r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.266ns (64.222%)  route 0.705ns (35.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[8]/Q
                         net (fo=1, routed)           0.705     2.243    out_OBUF[8]
    L18                  OBUF (Prop_obuf_I_O)         1.125     3.368 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.368    out[8]
    L18                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.275ns (63.642%)  route 0.728ns (36.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[11]/Q
                         net (fo=1, routed)           0.728     2.266    out_OBUF[11]
    J18                  OBUF (Prop_obuf_I_O)         1.134     3.399 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.399    out[11]
    J18                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.255ns (62.347%)  route 0.758ns (37.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[4]/Q
                         net (fo=1, routed)           0.758     2.296    out_OBUF[4]
    M15                  OBUF (Prop_obuf_I_O)         1.114     3.410 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.410    out[4]
    M15                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.266ns (62.355%)  route 0.764ns (37.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.397    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  out_reg[2]/Q
                         net (fo=1, routed)           0.764     2.302    out_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         1.125     3.427 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.427    out[2]
    M17                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[10]
                            (input port)
  Destination:            c_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 0.996ns (19.617%)  route 4.082ns (80.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  c[10] (IN)
                         net (fo=0)                   0.000     0.000    c[10]
    C11                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  c_IBUF[10]_inst/O
                         net (fo=1, routed)           4.082     5.078    c_IBUF[10]
    SLICE_X8Y15          FDRE                                         r  c_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.207    clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  c_r_reg[10]/C

Slack:                    inf
  Source:                 c[13]
                            (input port)
  Destination:            c_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 0.960ns (19.313%)  route 4.013ns (80.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  c[13] (IN)
                         net (fo=0)                   0.000     0.000    c[13]
    C9                   IBUF (Prop_ibuf_I_O)         0.960     0.960 r  c_IBUF[13]_inst/O
                         net (fo=1, routed)           4.013     4.973    c_IBUF[13]
    SLICE_X8Y4           FDRE                                         r  c_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.442     4.213    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  c_r_reg[13]/C

Slack:                    inf
  Source:                 c[9]
                            (input port)
  Destination:            c_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.991ns (20.129%)  route 3.934ns (79.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  c[9] (IN)
                         net (fo=0)                   0.000     0.000    c[9]
    B11                  IBUF (Prop_ibuf_I_O)         0.991     0.991 r  c_IBUF[9]_inst/O
                         net (fo=1, routed)           3.934     4.925    c_IBUF[9]
    SLICE_X7Y19          FDRE                                         r  c_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.499     4.270    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  c_r_reg[9]/C

Slack:                    inf
  Source:                 c[8]
                            (input port)
  Destination:            c_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 0.991ns (20.569%)  route 3.826ns (79.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  c[8] (IN)
                         net (fo=0)                   0.000     0.000    c[8]
    B10                  IBUF (Prop_ibuf_I_O)         0.991     0.991 r  c_IBUF[8]_inst/O
                         net (fo=1, routed)           3.826     4.817    c_IBUF[8]
    SLICE_X7Y23          FDRE                                         r  c_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.495     4.266    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  c_r_reg[8]/C

Slack:                    inf
  Source:                 c[12]
                            (input port)
  Destination:            c_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 0.981ns (20.453%)  route 3.814ns (79.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  c[12] (IN)
                         net (fo=0)                   0.000     0.000    c[12]
    B9                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  c_IBUF[12]_inst/O
                         net (fo=1, routed)           3.814     4.794    c_IBUF[12]
    SLICE_X8Y9           FDRE                                         r  c_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.440     4.211    clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  c_r_reg[12]/C

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            d_r_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 0.949ns (19.811%)  route 3.841ns (80.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  d_IBUF[0]_inst/O
                         net (fo=8, routed)           3.841     4.790    d_IBUF[0]
    SLICE_X6Y27          FDRE                                         r  d_r_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.496     4.267    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  d_r_reg[0]_replica/C

Slack:                    inf
  Source:                 c[6]
                            (input port)
  Destination:            c_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 0.954ns (20.313%)  route 3.744ns (79.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  c[6] (IN)
                         net (fo=0)                   0.000     0.000    c[6]
    D11                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  c_IBUF[6]_inst/O
                         net (fo=1, routed)           3.744     4.698    c_IBUF[6]
    SLICE_X8Y30          FDRE                                         r  c_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.202    clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  c_r_reg[6]/C

Slack:                    inf
  Source:                 c[7]
                            (input port)
  Destination:            c_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 0.992ns (21.449%)  route 3.634ns (78.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  c[7] (IN)
                         net (fo=0)                   0.000     0.000    c[7]
    A10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 r  c_IBUF[7]_inst/O
                         net (fo=1, routed)           3.634     4.627    c_IBUF[7]
    SLICE_X6Y27          FDRE                                         r  c_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.496     4.267    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  c_r_reg[7]/C

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            d_r_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 0.949ns (20.709%)  route 3.633ns (79.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  d_IBUF[0]_inst/O
                         net (fo=8, routed)           3.633     4.582    d_IBUF[0]
    SLICE_X5Y41          FDRE                                         r  d_r_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.509     4.280    clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  d_r_reg[0]_replica_1/C

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            c_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 0.974ns (21.809%)  route 3.491ns (78.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    C8                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  c_IBUF[15]_inst/O
                         net (fo=1, routed)           3.491     4.465    c_IBUF[15]
    SLICE_X5Y0           FDRE                                         r  c_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  c_r_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            d_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.178ns (33.345%)  route 0.356ns (66.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  d_IBUF[0]_inst/O
                         net (fo=8, routed)           0.356     0.534    d_IBUF[0]
    SLICE_X7Y0           FDRE                                         r  d_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  d_r_reg[0]/C

Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            d_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.208ns (38.222%)  route 0.336ns (61.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           0.336     0.544    d_IBUF[1]
    SLICE_X7Y0           FDRE                                         r  d_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  d_r_reg[1]/C

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            d_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.206ns (34.495%)  route 0.392ns (65.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.206     0.206 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           0.392     0.598    d_IBUF[2]
    SLICE_X7Y0           FDRE                                         r  d_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  d_r_reg[2]/C

Slack:                    inf
  Source:                 d[6]
                            (input port)
  Destination:            d_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.182ns (30.407%)  route 0.418ns (69.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  d[6] (IN)
                         net (fo=0)                   0.000     0.000    d[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  d_IBUF[6]_inst/O
                         net (fo=1, routed)           0.418     0.600    d_IBUF[6]
    SLICE_X5Y1           FDRE                                         r  d_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[6]/C

Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            d_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.184ns (30.477%)  route 0.420ns (69.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  d_IBUF[4]_inst/O
                         net (fo=1, routed)           0.420     0.604    d_IBUF[4]
    SLICE_X4Y1           FDRE                                         r  d_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  d_r_reg[4]/C

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            d_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.183ns (29.259%)  route 0.442ns (70.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  d_IBUF[5]_inst/O
                         net (fo=1, routed)           0.442     0.624    d_IBUF[5]
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  d_r_reg[5]/C

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            d_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.187ns (29.791%)  route 0.441ns (70.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           0.441     0.629    d_IBUF[3]
    SLICE_X5Y0           FDRE                                         r  d_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  d_r_reg[3]/C

Slack:                    inf
  Source:                 d[8]
                            (input port)
  Destination:            d_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.194ns (30.085%)  route 0.450ns (69.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  d[8] (IN)
                         net (fo=0)                   0.000     0.000    d[8]
    V12                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  d_IBUF[8]_inst/O
                         net (fo=1, routed)           0.450     0.644    d_IBUF[8]
    SLICE_X5Y2           FDRE                                         r  d_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  d_r_reg[8]/C

Slack:                    inf
  Source:                 d[12]
                            (input port)
  Destination:            d_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.176ns (25.328%)  route 0.518ns (74.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  d[12] (IN)
                         net (fo=0)                   0.000     0.000    d[12]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  d_IBUF[12]_inst/O
                         net (fo=1, routed)           0.518     0.694    d_IBUF[12]
    SLICE_X5Y3           FDRE                                         r  d_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     1.942    clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  d_r_reg[12]/C

Slack:                    inf
  Source:                 d[14]
                            (input port)
  Destination:            d_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.202ns (27.874%)  route 0.522ns (72.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  d[14] (IN)
                         net (fo=0)                   0.000     0.000    d[14]
    V16                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  d_IBUF[14]_inst/O
                         net (fo=1, routed)           0.522     0.724    d_IBUF[14]
    SLICE_X6Y3           FDRE                                         r  d_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     1.942    clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  d_r_reg[14]/C





