

# ğŸ”¢ Hybrid Approximate Multiplier for Energy-Efficient Image Processing

## ğŸ“– Overview
This project presents an **8-bit Hybrid Approximate Vedic Multiplier (HAVM)** designed to optimize power consumption and hardware complexity in **image processing applications**. The design leverages **Vedic Mathematics (Urdhva Tiryagbhyam Sutra)** and **Approximate Computing** to achieve energy efficiency.

The project was implemented using **Verilog HDL**, simulated using **ModelSim**, and verified with testbenches.

---

## ğŸ¯ Key Features
âœ… **Hybrid Approximate Vedic Multiplier (HAVM)**  
âœ… **Optimized for FPGA-based applications**  
âœ… **Power-efficient design with Approximate Computing**  
âœ… **Simulation & Testing using ModelSim**  
âœ… **Designed for real-time image processing tasks**  

---

## ğŸ“œ Project Contributors

| Name                          | Role                                      |
|-------------------------------|-------------------------------------------|
| **Rongala Ram Prasad**        | Circuit Designer âš¡                      |
| Nikhil and Himanth            | Circuit Functionality Implementation ğŸ”Œ  |
| Aravind and Uma mahesh        | Verilog Coding & Testing ğŸ’»              |

ğŸ”¹ **Supervisor:** Mr. Y. Vijay Kumar, M.Tech.  
ğŸ”¹ **Institution:** Pragati Engineering College (ECE Dept.)

---

## âš™ï¸ Tools & Technologies Used
- **Verilog HDL** â€“ Hardware Description Language  
- **ModelSim** â€“ Simulation & Testbench Verification 

---




![image](https://github.com/user-attachments/assets/c6f4a3c1-f5de-4f7c-95b4-6703865fb346)
![image](https://github.com/user-attachments/assets/2aefd6ba-8677-44e6-b033-76fc354407dd)
![image](https://github.com/user-attachments/assets/ca1ed7dc-8d40-4790-88c1-18df7ba68546)
