<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>chip_test_env_ADC_board_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">14</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">chip_test_env_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">chip_test_env_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.CLK_DOMAIN">chip_test_env_ADC_board_0_1_adc_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ADC_board_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jan 04 01:42:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4f634ff2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4f634ff2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>chip_test_env_ADC_board_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jan 04 01:42:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4f634ff2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ADC_board_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jan 04 01:42:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a08b0ba1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>chip_test_env_ADC_board_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jan 04 01:42:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a08b0ba1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jan 04 01:43:13 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4f634ff2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>bn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_vdd_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_gnd_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_vdd_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_gnd_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_vdd_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_gnd_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_vdd_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_gnd_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oe_neg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/hdl/ADC_board_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/src/adc_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/hdl/ADC_board_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/chip_test_env_ADC_board_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/hdl/ADC_board_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/src/adc_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8caf/hdl/ADC_board_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/chip_test_env_ADC_board_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>chip_test_env_ADC_board_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>chip_test_env_ADC_board_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>chip_test_env_ADC_board_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>chip_test_env_ADC_board_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>chip_test_env_ADC_board_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">chip_test_env_ADC_board_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ADC_board_v1.0</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8d2de_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2f9734_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a19da5_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df30d78_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fd4ddd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecc7498_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331e317c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20141400_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12601082_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffbcabc_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477e256e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526dd810_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680d532b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a77fec3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b001cc3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b16e860_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474ff87f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbca35d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dad6262_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d49139d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f1dcb1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5675df67_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e537e2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb60956_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63379eb1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a47570e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632fc6ce_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384b91ea_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe98b7d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2777c6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58778dbc_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@912ca97_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a8156c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2fb9fb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152d7e32_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e1d5a0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3315d599_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441b40f4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d13e4d5_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f09003_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1958433e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b11a6e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244e1221_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7e4bbd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cf9d76_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7d93c1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676ccb8d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a592051_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f6fbad_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fcc177_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290ab5ec_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578e282_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f99eb0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b08c09b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296328d4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e324ed4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cbb670_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407fdc2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226beff3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8de1a0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1563c08e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8e7b91_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29807576_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2a9b7f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd4b833_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f3bc43_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186ba626_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2049b01d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c15dc2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d06d950_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b1ae29_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d03044_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a034443_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eb236d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127548f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a9bc4f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572dcebd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342a3820_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccaacf_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124164d6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec48062_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aa6f7d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d16b4a0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557bd0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717f91b0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaf5143_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b36385_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c45acef_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dff75aa_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540e2a27_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b19d80_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7401da18_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfdba22_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bc82bb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f614cf6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e29dc02_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21555eed_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706bc8e4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5187545_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9f7894_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23856c10_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d4b8d2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567487fb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bddb25c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd62582_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ec9cb4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f7f5bb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4210847c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdab6b4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2361b8ca_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1521a2e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bf8a34_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65470bc6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ff2262_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf58de_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18934823_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc19689_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fbcecf_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3909016b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d052647_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de47a7_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4285dd18_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5391f1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5815565d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601003dd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@920faaa_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d28fb9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad6130e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b45a24_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e518806_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baac5fa_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aea9f99_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da18efa_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f30bcf5_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cf82dd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2885226c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7d2bf_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27527ef9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b571ccc_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3b54cd_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d272e9d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219fee2f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45659e1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dffda2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dc49b7_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3608e2ed_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5bc790_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e20f1c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1576d744_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5108997f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afc7f45_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b9dd9b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e095ea8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14101e46_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e91adb0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596f6a46_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71dddcd7_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75411123_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220ae48d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbf0008_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5943509b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a68597_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293cf698_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767d7c48_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0a1e89_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb9934a_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552000ca_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aee8dec_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f63f57a_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1151c8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ace8542_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4729a145_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197d37b1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea8a734_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be28740_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f01ad1f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b308958_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a7be16_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4849a07b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610e8318_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa216f8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f8084d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f3ef30_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56619117_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b3b733_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe3ab74_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ffd32d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d779df_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7637c739_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44746892_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e14e39_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd058f1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0a102f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683211eb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e1b9f6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d401bb4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@905ecf1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba5e5da_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c934fce_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19683a82_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bc8fc9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b95f534_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7ad267_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5418e068_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8c919_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271615eb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34347242_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45367a2f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d2e192_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed4b14f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6162e058_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591dd45_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ac24f8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f72da81_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173fa6c0_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cab652_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c654e6e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b61798_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676d0424_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df5f96d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ededfda_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c97e60_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1503f31a_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45300ce8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f831508_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2d589c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c331723_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dafe892_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796c6f20_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780256db_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318c5442_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd0e198_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9a540a_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25826bd6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b7f8cb_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a69e515_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bfa2b2_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50975338_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a8094f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddaca_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5d223e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ecbc51_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9771e9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a336435_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31514a50_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfae05e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59056058_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1896f2e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b39fc9c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c87fbda_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba8c013_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127dd5e3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a061c80_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7057a8a1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c911093_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727b1ce6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bbb619_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9ac9d8_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207a32ca_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9948330_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7531904b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636e2e34_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c70c7e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6c0286_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324126ce_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33264f27_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48968f0d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9fa997_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e2c470_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8ae772_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c98022d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781af37e_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22afc0a6_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baee242_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617cc82_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a19b2cc_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba82686_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e26655b_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61157667_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d85e0ab_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff48bc1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47957dea_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dad3dea_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d44e13_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2565bce3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfa06f4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cf280d_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742109aa_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e5ca3_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8603fd4_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9af4ef_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f2d4a9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5949070_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d754248_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2f3c8f_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f06b59c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f29c224_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39472353_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbe8b9_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f01a046_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b06d439_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f508b6c_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56997d08_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d562187_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9b28ac_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e3d908_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2702b0d1_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2105b365_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc21241_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdd6819_ARCHIVE_LOCATION">/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e2d20712"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d79833a7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d3f01a40"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f206bfc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
