/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [27:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [29:0] celloutsig_0_17z;
  reg [8:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  reg [16:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[73] & in_data[71]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z & celloutsig_1_10z[18]);
  always_ff @(negedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_3z[14:2] / { 1'h1, in_data[27:16] };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z } / { 1'h1, celloutsig_0_15z[12:6], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[47:42] / { 1'h1, celloutsig_0_1z[7:3] };
  assign celloutsig_0_4z = { celloutsig_0_3z[11], celloutsig_0_1z } >= { celloutsig_0_3z[10:2], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[128:126], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } >= { celloutsig_1_0z[5:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_1z[4:1] >= { celloutsig_1_0z[5:4], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_14z[15:14], celloutsig_1_0z } > { celloutsig_1_14z[10:7], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:0] > { celloutsig_0_3z[4:2], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[6:0] > { celloutsig_0_3z[3], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_3z[14:4], celloutsig_0_13z } <= { celloutsig_0_3z[10:3], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z } && { celloutsig_0_1z[5], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[147:135] && { in_data[112:111], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[51:48] < { celloutsig_0_3z[3:1], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z[14:7], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } < { celloutsig_0_1z[4:1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_14z = { celloutsig_1_10z[4:0], _00_, celloutsig_1_12z, celloutsig_1_6z } % { 1'h1, _00_[4:2], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_1_12z = | { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_5z = | celloutsig_0_1z;
  assign celloutsig_0_6z = ~^ { celloutsig_0_3z[14:11], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z[2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = ^ { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ _00_[8:5];
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } >> { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[8:2], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z } >> { in_data[79:63], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:8], celloutsig_1_3z } >> celloutsig_1_1z[3:1];
  assign celloutsig_1_13z = { in_data[182:179], celloutsig_1_5z } >> { _00_[4:2], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[125:121] - in_data[184:180];
  assign celloutsig_0_15z = { celloutsig_0_14z[26:11], celloutsig_0_11z, celloutsig_0_12z } ~^ { celloutsig_0_10z[8:0], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z[8:3], _00_, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z } ~^ { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[7]) | celloutsig_1_0z[1]);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_3z = { celloutsig_0_1z[8:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = { in_data[52:48], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[186:177];
  assign { out_data[128], out_data[96], out_data[32], out_data[29:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
