0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/glbl.v,1634536229,verilog,,,,glbl,,,,,,,,
C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v,1634536229,verilog,,,,comp_5bit_tb,,,,,,,,
C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v,1634536229,verilog,,,,comp_6bit_tb,,,,,,,,
C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v,1634710774,verilog,,C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v,,comp_5_bit,,,,,,,,
C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v,1634709555,verilog,,C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v,,six_bit_comp;two_bit_comp,,,,,,,,
