### Hi there ğŸ‘‹

|Github State|Skills|Top Language|
|:-:|:-:|:-:|
|[![Anurag's GitHub stats](https://github-readme-stats-eight-beta-67.vercel.app/api?username=Shiritai&show_icons=true&theme=dark&card_width=320\&include_all_commits=true\&show=reviews,prs_merged\&rank_icon=github)](https://github.com/anuraghazra/github-readme-stats)|[![My Skills](https://skillicons.dev/icons?i=c,cpp,python,verilog,systemverilog,shell,vscode,docker&perline=4)](https://skillicons.dev)|[![Top Langs](https://github-readme-stats-eight-beta-67.vercel.app/api/top-langs/?username=kevin861222&theme=transparent&layout=compact&langs_count=12&card_width=320&hide=jupyter%20notebook)](https://github.com/anuraghazra/github-readme-stats)|


æˆ‘æ˜¯ç‹èªï¼Œä¸€å€‹äº¤é€šå¤§å­¸ç ”ç©¶ç”Ÿï¼Œæˆ‘çš„å°ˆé•·æ˜¯ Verilog èˆ‡ Python ã€‚

ç›®å‰é–‹æºäº†ä¸€äº›å°ˆæ¡ˆä½œç‚ºå­¸ç¿’æ•¸ä½é›»è·¯çš„å€Ÿé¡ï¼Œä»¥ä¸‹æ˜¯æˆ‘è‡ªè±ªçš„ä½œå“ï¼š

* ASIC: 
[single core CPU](https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Final_Project)

* SOC:
[FSIC Design](https://github.com/kevin861222/112_SOC_final_project)

* Memory controller:
[SDRAM controller](https://github.com/kevin861222/SOC-Lab-D-SDRAM)

* ML Accelerator:
[4x4TPU](https://github.com/kevin861222/general-purpose-4x4-TPU)

* FPGA: 
[AAML final proj](https://github.com/kevin861222/AAML-final-project)

<!--
**kevin861222/kevin861222** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.


- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning 
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
