// Seed: 917841300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  inout wire id_1;
  logic [-1 : 1] id_5;
  ;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_3 = 32'd56
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  input wire _id_1;
  bit id_4;
  logic [id_3 : id_1] id_5;
  always begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_2
  );
  wire id_6;
  parameter id_7 = -1;
endmodule
