// Seed: 2943939883
module module_0 (
    output wand id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    output uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wand id_14,
    input tri1 id_15
    , id_30,
    input uwire id_16,
    output tri0 id_17,
    input tri1 id_18,
    input wire id_19,
    input tri1 id_20,
    input tri0 id_21,
    input wand id_22,
    input supply1 id_23,
    input supply1 id_24,
    input supply1 id_25,
    input wand id_26,
    output wire id_27,
    input uwire id_28
);
  wire id_31;
  wire id_32;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    output tri id_13,
    input wand id_14,
    input wand id_15,
    output wand id_16,
    output tri1 id_17,
    input tri0 id_18,
    output supply1 id_19
);
  wire  id_21;
  tri   id_22 = 1, id_23;
  uwire id_24;
  assign id_17 = 1;
  assign id_0  = 1;
  assign id_8  = id_3;
  assign id_22 = 1;
  wire id_25, id_26, id_27;
  assign id_2 = 1 ? 1 : 1;
  wire id_28;
  tri0 id_29 = id_18;
  module_0(
      id_8,
      id_5,
      id_18,
      id_6,
      id_14,
      id_6,
      id_5,
      id_17,
      id_7,
      id_3,
      id_3,
      id_13,
      id_18,
      id_14,
      id_5,
      id_1,
      id_10,
      id_12,
      id_18,
      id_15,
      id_14,
      id_14,
      id_29,
      id_14,
      id_15,
      id_29,
      id_1,
      id_29,
      id_6
  );
  assign id_24 = 1 << id_3;
  always begin
    @(id_15 or posedge ~1);
  end
  wire id_30;
  wire id_31, id_32;
  assign id_29 = -1;
endmodule
