csi-ncelab - CSI: Command line:
ncelab
    -f /home/arnabd/work/SV/UART_VERIFICATION/simulation/irun/INCA_libs/irun.lnx86.11.10.nc/ncelab.args
        -NOASSERT
        -ACCESS +rwc
        -V93
        -MESSAGES
        -XLMODE ./INCA_libs/irun.lnx86.11.10.nc
        -RUNMODE
        -CDSLIB ./INCA_libs/irun.lnx86.11.10.nc/cds.lib
        -HDLVAR ./INCA_libs/irun.lnx86.11.10.nc/hdl.var
        -WORK worklib
        -HASXLMODE
    -CHECK_VERSION TOOL:	irun	11.10-s058
    -LOG_FD 4

csi-ncelab - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncelab	11.10-s058
  HOSTNAME: blrwks32.blr.interrasystems.com
  OPERATING SYSTEM: Linux 2.6.18-274.el5 #1 SMP Fri Jul 8 17:39:55 EDT 2011 i686
  MESSAGE: sv_seghandler - trapno -1 addr(0x00000000)
-----------------------------------------------------------------

csi-ncelab - CSI: Cadence Support Investigation, recording details
Error: Error processing stack frame(4) - skipping rest of frame!
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS) in module worklib.monitor:sv (VST)
	Scope: $unit_0x702d8084::RCVR_FIFO_Reg
	Decompile: unable to decompile type 859
Verilog Syntax Tree: function call expression (VST_E_FUNCTION_CALL) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 161, position 37
	Decompile: Error: csi_sighandler received SIGSEGV
	Source  : 		if( `RCVR_FIFO_TOP >= `TRIGGER_VALUE) begin
	Position: 		                                   ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 19, position 21
	Scope: monitor
	Decompile: $unit_0x702d8084::uart_Regmap regmap
	Source  : 	`MODULE_REGMAP regmap;
	Position: 	                    ^
Verilog Syntax Tree: greater than or equal expression (VST_E_GREATER_THAN_OR_EQUAL) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 161, position 22
	Decompile: Error: csi_sighandler received SIGSEGV
	Source  : 		if( `RCVR_FIFO_TOP >= `TRIGGER_VALUE) begin
	Position: 		                    ^
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 159, position 45
	Scope: monitor
	Decompile: 32'b00000000000000000000000000000000
	Source  : 		if(	`XMIT_FIFO_TOP !== -1	)	{`TEMT, `THRE}	=	'b00	;
	Position: 		   	                     	 	              	^
Verilog Syntax Tree: compilation unit referral (VST_R_COMP_UNIT) in module worklib.monitor:sv (VST)
	Decompile: Error: csi_sighandler received SIGSEGV
Verilog Syntax Tree: enum vec type (VST_T_ENUM_VEC) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Scope: $unit_0x702d8084
	Decompile: bit signed
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 161, position 3
	Decompile: Error: csi_sighandler received SIGSEGV
	Source  : 		if( `RCVR_FIFO_TOP >= `TRIGGER_VALUE) begin
	Position: 		 ^
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS) in module worklib.monitor:sv (VST)
	Scope: $unit_0x702d8084::uart_Regmap
	Decompile: $unit_0x702d8084::uart_Regmap
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS) in module worklib.monitor:sv (VST)
	Scope: $unit_0x702d8084::uart_Regmap::write_regmap
	Decompile: $unit_0x702d8084::uart_Regmap
Verilog Syntax Tree: enum const declaration (VST_D_ENUM_CONST) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 48, position 37
	Scope: $unit_0x702d8084
	Decompile: unable to decompile type 745
	Source  : typedef enum {WRD,	HWRD1,	HWRD2,	BYTE1,	BYTE2,	BYTE3,	BYTE4, MXD } access_size_t ;
	Position:                   	      	      	    ^
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 159, position 3
	Scope: monitor
	Decompile: (regmap.xmit_fifo_reg.xmit_fifo_top !== -1)
	Source  : 		if(	`XMIT_FIFO_TOP !== -1	)	{`TEMT, `THRE}	=	'b00	;
	Position: 		 ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.monitor:sv (VST)
	Decompile: reg
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 84, position 8
	Scope: monitor.compare_reg_data
	Decompile: reg PASS
	Source  : 	reg PASS;
	Position: 	       ^
Verilog Syntax Tree: named connection expression (VST_E_NAMED_CONNECTION) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 149, position 51
	Decompile: named connection
	Source  : 		regmap.write_regmap ( PADDR_reg, PWDATA_reg, BYTE1 );
	Position: 		                                                 ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 154, position 43
	Scope: monitor
	Source  : 	always@(u_uart_intf.uart_intf_tx_pos)	begin
	Position: 	                                     	    ^
Verilog Syntax Tree: event control expression (VST_E_EVENT_CONTROL) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 154, position 7
	Scope: monitor
	Decompile: @<>
	Source  : 	always@(u_uart_intf.uart_intf_tx_pos)	begin
	Position: 	      ^
Verilog Syntax Tree: symbolic referral (VST_R_SYMBOLIC) in module worklib.testbench:sv (VST)
	Scope: messagef_pkg
	Decompile: bit signed msg_verbosity_t
Verilog Syntax Tree: task declaration (VST_D_TASK) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 147, position 18
	Scope: monitor.Update_Regmap
	Decompile: Update_Regmap
	Source  : 	task Update_Regmap();
	Position: 	                 ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 154, position 6
	Scope: monitor
	Source  : 	always@(u_uart_intf.uart_intf_tx_pos)	begin
	Position: 	     ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 6, position 29
	Scope: monitor
	Decompile: u_event_intf
	Source  : 	Event_Interface 	u_event_intf
	Position: 	                	           ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 2, position 13
	Scope: monitor
	Decompile: monitor
	Source  : module monitor (
	Position:              ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 2, position 5
	Decompile: monitor
	Source  : module monitor (
	Position:      ^
Intermediate File: string (IF_STRING) in package STD.STANDARD (AST)
	Decompile: STD
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_THRE_interrupt_test.sv, line 2, position 29
	Scope: $unit_0x702d8084::uart_THRE_interrupt_test
	Decompile: $unit_0x702d8084::uart_THRE_interrupt_test
	Source  : class uart_THRE_interrupt_test extends generic_test;
	Position:                              ^
Abstract Syntax Tree: signal declaration (AST_D_SIGNAL) in architecture WORKLIB.GH_UART_16550_AMBA_APB_WRAPPER:A (AST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/design/toplevel/gh_uart_16550_amba_apb_wrapper.vhd, line 115, position 10
	Scope: STD::A
	Decompile: RST
	Source  : 	signal rst    : std_logic;
	Position: 	         ^
Verilog Syntax Tree: list declaration (VST_VD_LIST) in module worklib.monitor:sv (VST)
	Decompile: bit REG_ADDR
Verilog Syntax Tree: root (VST_ROOT) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 30, position 8
	Decompile: $unit_0x702d8084#(TEST_TIMEOUT,RSTH_DELAY,POR_DELAY,RBT_NUM_CLK,HARD_NUM_CLK,SOFT_NUM_CLK,ADDR_OFFSET_WIDTH,ADDR_WIDTH,DATA_WIDTH,BYTE_LANES,BYTE_EN_VAL,START_DELAY,BAUD_SAMPLE_CYCLES,CLK1_50_L,CLK1_75_L,CLK1_110_L,CLK1_134_5_L,CLK1_150_L,CLK1_300_L,CLK1_6/./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv
	Source  : parameter TEST_TIMEOUT = 1000000; 
	Position:         ^
Intermediate File: string (IF_STRING) in module worklib.monitor:sv (VST)
	Decompile: get_trigger_level
Intermediate File: reference symbolic (IF_SYMBOLIC_REFERENCE) in module worklib.monitor:sv (VST)
Verilog Syntax Tree: symbolic referral (VST_R_SYMBOLIC) in module worklib.monitor:sv (VST)
	Decompile: Error: csi_sighandler received SIGSEGV
Intermediate File: string (IF_STRING) in module worklib.monitor:sv (VST)
	Decompile: I.worklib.#24unit_0x702d8084.W..vlog.w.lnx86.251.vst
Verilog Syntax Tree: compilation unit declaration (VST_D_COMP_UNIT) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 30, position 8
	Scope: $unit_0x702d8084
	Decompile: $unit_0x702d8084#(TEST_TIMEOUT,RSTH_DELAY,POR_DELAY,RBT_NUM_CLK,HARD_NUM_CLK,SOFT_NUM_CLK,ADDR_OFFSET_WIDTH,ADDR_WIDTH,DATA_WIDTH,BYTE_LANES,BYTE_EN_VAL,START_DELAY,BAUD_SAMPLE_CYCLES,CLK1_50_L,CLK1_75_L,CLK1_110_L,CLK1_134_5_L,CLK1_150_L,CLK1_300_L,CLK1_6/./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv
	Source  : parameter TEST_TIMEOUT = 1000000; 
	Position:         ^
Verilog Syntax Tree: class type (VST_T_CLASS) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 19, position 14
	Scope: monitor
	Decompile: $unit_0x702d8084::uart_Regmap
	Source  : 	`MODULE_REGMAP regmap;
	Position: 	             ^
Verilog Syntax Tree: class type (VST_T_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_regmap.sv, line 12, position 39
	Scope: $unit_0x702d8084::uart_Regmap
	Decompile: $unit_0x702d8084::Generic_Regmap
	Source  : class uart_Regmap extends Generic_Regmap;
	Position:                                        ^
Verilog Syntax Tree: compilation unit referral (VST_R_COMP_UNIT) in module worklib.monitor:sv (VST)
	Scope: $unit_0x702d8084
	Decompile: $unit_0x702d8084::uart_Regmap uart_Regmap
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 129, position 39
	Scope: monitor.compare_reg_data
	Decompile: $display
	Source  : 								else if(`DLAB === 1'b1)	$display("ERROR FROM MONITOR	:	DLL REGISTER MATCH");
	Position: 								                       	       ^
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT) in module worklib.monitor:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/monitor.sv, line 129, position 20
	Scope: $unit_0x702d8084::Generic_RegBase
	Decompile: regmap.lcr_reg.reg_val
	Source  : 								else if(`DLAB === 1'b1)	$display("ERROR FROM MONITOR	:	DLL REGISTER MATCH");
	Position: 								            ^
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS) in module worklib.monitor:sv (VST)
	Scope: $unit_0x702d8084::Generic_RegBase
	Decompile: unable to decompile type 859
Verilog Syntax Tree: class type (VST_T_CLASS) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 10, position 14
	Scope: uart_rx_bfm
	Decompile: $unit_0x702d8084::uart_Regmap
	Source  : 	`MODULE_REGMAP	regmap	;
	Position: 	             ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 10, position 21
	Scope: uart_rx_bfm
	Decompile: $unit_0x702d8084::uart_Regmap regmap
	Source  : 	`MODULE_REGMAP	regmap	;
	Position: 	              	     ^
Verilog Syntax Tree: compilation unit referral (VST_R_COMP_UNIT) in module worklib.uart_rx_bfm:sv (VST)
	Scope: $unit_0x702d8084
	Decompile: $unit_0x702d8084::uart_Regmap uart_Regmap
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Decompile: logic signed
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_regmap.sv, line 12, position 16
	Scope: $unit_0x702d8084::uart_Regmap
	Decompile: $unit_0x702d8084::uart_Regmap
	Source  : class uart_Regmap extends Generic_Regmap;
	Position:                 ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_regmap.sv, line 229, position 90
	Scope: $unit_0x702d8084
	Decompile: PADDR_OFFSET_WIDTH
	Source  : 							else if(lcr_reg.reg_val[7:7] === 1'b1) dll_reg.read_reg(reg_offst[PADDR_OFFSET_WIDTH-1:0], rd_data, access_size);
	Position: 							                                                                                   ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 309, position 27
	Scope: $unit_0x702d8084
	Decompile: unspecified PADDR_OFFSET_WIDTH
	Source  : parameter PADDR_OFFSET_WIDTH = 2;
	Position:                            ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Scope: $unit_0x702d8084
	Decompile: unspecified PADDR_OFFSET_WIDTH
Verilog Syntax Tree: unspecified type (VST_T_UNSPECIFIED) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Scope: $unit_0x702d8084
	Decompile: unspecified
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Scope: $unit_0x702d8084
	Decompile: unspecified PDATA_WIDTH
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 14, position 16
	Scope: $unit_0x702d8084
	Decompile: PDATA_WIDTH
	Source  : 	reg	[PDATA_WIDTH - 1 : 0]	RCVR_SR	;
	Position: 	   	           ^
Verilog Syntax Tree: compilation unit type (VST_T_COMP_UNIT) in module worklib.uart_rx_bfm:sv (VST)
	Decompile: $unit_0x702d8084#(TEST_TIMEOUT,RSTH_DELAY,POR_DELAY,RBT_NUM_CLK,HARD_NUM_CLK,SOFT_NUM_CLK,ADDR_OFFSET_WIDTH,ADDR_WIDTH,DATA_WIDTH,BYTE_LANES,BYTE_EN_VAL,START_DELAY,BAUD_SAMPLE_CYCLES,CLK1_50_L,CLK1_75_L,CLK1_110_L,CLK1_134_5_L,CLK1_150_L,CLK1_300_L,CLK1_6
Verilog Syntax Tree: compilation unit referral (VST_R_COMP_UNIT) in module worklib.uart_rx_bfm:sv (VST)
	Scope: $unit_0x702d8084
	Decompile: unspecified PDATA_WIDTH
Verilog Syntax Tree: symbolic referral (VST_R_SYMBOLIC) in module worklib.uart_rx_bfm:sv (VST)
	Scope: $unit_0x702d8084
	Decompile: unspecified PDATA_WIDTH
Verilog Syntax Tree: logic type (VST_T_LOGIC) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Decompile: logic
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Decompile: 31 to 0
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/driver.sv, line 2, position 11
	Scope: $unit_0x702d8084::Driver
	Decompile: $unit_0x702d8084::Driver
	Source  : class Driver;
	Position:            ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/apb_driver.sv, line 9, position 15
	Scope: $unit_0x702d8084::Apb_Driver
	Decompile: $unit_0x702d8084::Apb_Driver
	Source  : class Apb_Driver;
	Position:                ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 307, position 20
	Scope: $unit_0x702d8084
	Decompile: unspecified PADDR_WIDTH
	Source  : parameter PADDR_WIDTH		=	3;
	Position:                     ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 308, position 20
	Scope: $unit_0x702d8084
	Decompile: unspecified PDATA_WIDTH
	Source  : parameter PDATA_WIDTH		=	8;
	Position:                     ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_test.sv, line 1, position 17
	Scope: $unit_0x702d8084::generic_test
	Decompile: $unit_0x702d8084::generic_test
	Source  : class generic_test;
	Position:                  ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_test.sv, line 181, position 24
	Scope: $unit_0x702d8084
	Decompile: PDATA_WIDTH
	Source  : 	function bit[PDATA_WIDTH-1:0] get_DLL(int BAUD_VALUE);
	Position: 	                       ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv, line 2, position 14
	Scope: $unit_0x702d8084::generator
	Decompile: $unit_0x702d8084::generator
	Source  : class generator ;
	Position:               ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv, line 58, position 42
	Scope: $unit_0x702d8084
	Decompile: PADDR_WIDTH
	Source  : 	task generate_read_packet (bit[PADDR_WIDTH-1:0] reg_addr);
	Position: 	                                         ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.testbench:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/testbench.sv, line 31, position 15
	Scope: testbench
	Decompile: testbench
	Source  : module testbench();
	Position:                ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.testbench:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/testbench.sv, line 31, position 5
	Decompile: testbench
	Source  : module testbench();
	Position:      ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_THRE_interrupt_test.sv, line 43, position 9
	Decompile: $display
	Source  : 		$display("THRE cleared with data input to FIFO");
	Position: 		       ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 3, position 17
	Scope: uart_rx_bfm
	Decompile: uart_rx_bfm
	Source  : module uart_rx_bfm	(
	Position:                  ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/Root_Test_Admin.sv, line 52, position 33
	Decompile: $sformatf
	Source  : 			messagef(HIGH,	INFO,	`HIERARCHY,	$sformatf("ROOT_TEST_ADMIN OBJECT ALIVE"))	;
	Position: 			              	     	         ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/Root_Test_Admin.sv, line 1, position 20
	Scope: $unit_0x702d8084::Root_Test_Admin
	Decompile: $unit_0x702d8084::Root_Test_Admin
	Source  : class Root_Test_Admin;
	Position:                     ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_test.sv, line 47, position 21
	Decompile: $random
	Source  : 		obj_cnt				=	$random();
	Position: 		       				 	      ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_test.sv, line 3, position 14
	Scope: $unit_0x702d8084::uart_test
	Decompile: $unit_0x702d8084::uart_test
	Source  : class uart_test;
	Position:               ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_timeout_test.sv, line 40, position 9
	Decompile: $display
	Source  : 		$display("PDATA = %d\nPADDR = %d", gseq.sti.pdata, gseq.sti.paddr, $time);
	Position: 		       ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_timeout_test.sv, line 1, position 22
	Scope: $unit_0x702d8084::uart_timeout_test
	Decompile: $unit_0x702d8084::uart_timeout_test
	Source  : class uart_timeout_test extends generic_test;
	Position:                       ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_regmap.sv, line 63, position 18
	Decompile: $display
	Source  :            $display("access_mode %d offset_mode %d", access_mode, offset_mode);
	Position:                   ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_regmap.sv, line 1, position 19
	Scope: $unit_0x702d8084::Generic_Regmap
	Decompile: $unit_0x702d8084::Generic_Regmap
	Source  : class Generic_Regmap;
	Position:                    ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_regbase.sv, line 205, position 12
	Decompile: $display
	Source  : 		   $display("Write_reg_bits = %b",wr_data);
	Position: 		          ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generic_regbase.sv, line 1, position 20
	Scope: $unit_0x702d8084::Generic_RegBase
	Decompile: $unit_0x702d8084::Generic_RegBase
	Source  : class Generic_RegBase;
	Position:                     ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv, line 25, position 9
	Decompile: $display
	Source  : 		$display("GEN_COUNTER = %d",gen_counter,$time);
	Position: 		       ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in verilog_package worklib.messagef_pkg:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/generic/messagef_pkg.sv, line 79, position 22
	Decompile: $display
	Source  :                $display( "INFO  @ ",$realtime,"ns : ", msg_hierarchy, ":\t", msg_txt);
	Position:                       ^
Verilog Syntax Tree: package declaration (VST_D_PACKAGE) in verilog_package worklib.messagef_pkg:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/generic/messagef_pkg.sv, line 1, position 19
	Scope: messagef_pkg
	Decompile: messagef_pkg
	Source  : package messagef_pkg;
	Position:                    ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 376, position 16
	Scope: $unit_0x702d8084
	Decompile: unspecified MCR_DTR
	Source  : parameter MCR_DTR 			=		8'h01;
	Position:                 ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 312, position 23
	Scope: $unit_0x702d8084
	Decompile: unspecified ADDR_BASE_UART
	Source  : parameter ADDR_BASE_UART  =  32'h00;
	Position:                        ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	Decompile: logic
Verilog Syntax Tree: number expression (VST_E_NUMBER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 376, position 24
	Decompile: 8'h01
	Source  : parameter MCR_DTR 			=		8'h01;
	Position:                   			 		^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 333, position 51
	Scope: $unit_0x702d8084
	Decompile: ADDR_BASE_UART
	Source  : parameter MODULE_END_ADDR          =  ADDR_BASE_UART + 32'h00003FF;
	Position:                                                    ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 67, position 10
	Decompile: $display
	Source  : 			$display(	"***** Starting detection on Receiver side *****",	$realtime	);
	Position: 			       ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 3, position 5
	Decompile: uart_rx_bfm
	Source  : module uart_rx_bfm	(
	Position:      ^
Verilog Syntax Tree: io interface declaration (VST_D_IO_INTERFACE) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 6, position 29
	Scope: uart_rx_bfm
	Decompile: unable to decompile type 519
	Source  : 	Event_Interface		u_event_intf		
	Position: 	               		           ^
Verilog Syntax Tree: range (VST_R_RANGE) in module worklib.uart_rx_bfm:sv (VST)
	Decompile: (PDATA_WIDTH - 1) to 0
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.uart_rx_bfm:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_rx_bfm.sv, line 14, position 24
	Decompile: 0
	Source  : 	reg	[PDATA_WIDTH - 1 : 0]	RCVR_SR	;
	Position: 	   	                   ^
Intermediate File: reference symbolic (IF_SYMBOLIC_REFERENCE) in module worklib.uart_rx_bfm:sv (VST)
Intermediate File: string (IF_STRING) in module worklib.uart_rx_bfm:sv (VST)
	Decompile: u_event_intf
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.Uart_Clock_Module:sv (VST)
	Decompile: logic signed
Verilog Syntax Tree: divide expression (VST_E_DIVIDE) in module worklib.Uart_Clock_Module:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_clock_module.sv, line 22, position 33
	Decompile: (1000 / 18.431999999999999)
	Source  : 	parameter	freq_18_432_M		=	(1000/18.432)	;
	Position: 	         	             		 	     ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in module worklib.Uart_Clock_Module:sv (VST)
	File: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_clock_module.sv, line 22, position 23
	Scope: Uart_Clock_Module
	Decompile: unspecified freq_18_432_M
	Source  : 	parameter	freq_18_432_M		=	(1000/18.432)	;
	Position: 	         	            ^
Verilog Syntax Tree: unspecified type (VST_T_UNSPECIFIED) in module worklib.Uart_Clock_Module:sv (VST)
	Scope: Uart_Clock_Module
	Decompile: unspecified
Verilog Syntax Tree: enum const declaration (VST_D_ENUM_CONST) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 53, position 28
	Scope: $unit_0x702d8084
	Decompile: unable to decompile type 745
	Source  : typedef enum {	CLOCK1,	CLOCK2,		CLOCK3	}	CLOCK_TYPE	;
	Position:               	       	     ^
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in compilation_unit worklib.\$unit_0x702d8084 :compilation_unit (VST)
	File: /./home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv, line 53, position 50
	Scope: $unit_0x702d8084
	Decompile: bit signed
	Source  : typedef enum {	CLOCK1,	CLOCK2,		CLOCK3	}	CLOCK_TYPE	;
	Position:               	       	       		      	 	         ^
Code Item: smmap (COD_SMMAP)
Code Item: ra (COD_RA)
csi-ncelab - CSI: investigation output 1st 100 entries took 0.174 secs, send this file to Cadence Support
