Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: main_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_block.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_block"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : main_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ssb.v" in library work
Compiling verilog file "score.v" in library work
Module <ssb> compiled
Compiling verilog file "led.v" in library work
Module <score> compiled
Compiling verilog file "four_bit_counter.v" in library work
Module <led> compiled
Compiling verilog file "ClkDivider.v" in library work
Module <four_bit_counter> compiled
Compiling verilog file "main_block.v" in library work
Module <ClkDivider> compiled
Module <main_block> compiled
No errors in compilation
Analysis of file <"main_block.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main_block> in library <work>.

Analyzing hierarchy for module <led> in library <work>.

Analyzing hierarchy for module <four_bit_counter> in library <work>.

Analyzing hierarchy for module <ClkDivider> in library <work>.

Analyzing hierarchy for module <score> in library <work>.

Analyzing hierarchy for module <ssb> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main_block>.
Module <main_block> is correct for synthesis.
 
Analyzing module <led> in library <work>.
Module <led> is correct for synthesis.
 
Analyzing module <four_bit_counter> in library <work>.
Module <four_bit_counter> is correct for synthesis.
 
Analyzing module <ClkDivider> in library <work>.
Module <ClkDivider> is correct for synthesis.
 
Analyzing module <score> in library <work>.
Module <score> is correct for synthesis.
 
Analyzing module <ssb> in library <work>.
Module <ssb> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <led>.
    Related source file is "led.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <led> synthesized.


Synthesizing Unit <four_bit_counter>.
    Related source file is "four_bit_counter.v".
    Found 4-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <four_bit_counter> synthesized.


Synthesizing Unit <ClkDivider>.
    Related source file is "ClkDivider.v".
    Found 1-bit register for signal <clk_out>.
    Found 32-bit up counter for signal <Check>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ClkDivider> synthesized.


Synthesizing Unit <score>.
    Related source file is "score.v".
    Found 4-bit adder for signal <scorefinal>.
    Found 4-bit adder for signal <scorefinal$addsub0000> created at line 10.
    Found 4-bit adder for signal <scorefinal$addsub0001> created at line 10.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <score> synthesized.


Synthesizing Unit <ssb>.
    Related source file is "ssb.v".
    Found 16x14-bit ROM for signal <num_in$rom0000>.
    Found 7-bit register for signal <led1>.
    Found 7-bit register for signal <led2>.
    Summary:
	inferred   1 ROM(s).
	inferred  14 D-type flip-flop(s).
Unit <ssb> synthesized.


Synthesizing Unit <main_block>.
    Related source file is "main_block.v".
WARNING:Xst:2111 - Clock of counter <scoretemp0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <scoretemp3> seems to be also used in the data or control logic of that element.
    Found 16x4-bit ROM for signal <lfsr_out$mux0000> created at line 61.
    Found 4-bit register for signal <lfsr_out>.
    Found 4-bit updown counter for signal <scoretemp0>.
    Found 4-bit updown counter for signal <scoretemp1>.
    Found 4-bit updown counter for signal <scoretemp2>.
    Found 4-bit updown counter for signal <scoretemp3>.
    Found 4-bit register for signal <ssb_en>.
    Found 7-bit register for signal <ssb_out>.
    Found 32-bit register for signal <check>.
    Found 1-bit xor2 for signal <scoretemp0$xor0000> created at line 84.
    Found 1-bit xor2 for signal <scoretemp0$xor0001> created at line 87.
    Found 1-bit xor2 for signal <scoretemp1$xor0000> created at line 97.
    Found 1-bit xor2 for signal <scoretemp1$xor0001> created at line 100.
    Found 1-bit xor2 for signal <scoretemp2$xor0000> created at line 109.
    Found 1-bit xor2 for signal <scoretemp2$xor0001> created at line 112.
    Found 1-bit xor2 for signal <scoretemp3$xor0000> created at line 121.
    Found 1-bit xor2 for signal <scoretemp3$xor0001> created at line 124.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  47 D-type flip-flop(s).
Unit <main_block> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x14-bit ROM                                         : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 7
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 4
# Registers                                            : 8
 1-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 3
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <check_31> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_30> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_29> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_28> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_27> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_26> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_25> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_24> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_23> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_22> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_21> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_20> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_19> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_18> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_17> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_16> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ssb_en_2> (without init value) has a constant value of 1 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ssb_en_3> (without init value) has a constant value of 1 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_1> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_2> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_3> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_4> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_5> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_6> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_7> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_8> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_9> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_10> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_11> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_12> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_13> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_14> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_15> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x14-bit ROM                                         : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 7
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 4
# Registers                                            : 63
 Flip-Flops                                            : 63
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <check_31> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_30> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_29> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_28> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_27> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_26> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_25> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_24> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_23> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_22> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_21> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_20> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_19> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_18> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_17> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_16> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ssb_en_2> (without init value) has a constant value of 1 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ssb_en_3> (without init value) has a constant value of 1 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_1> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_2> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_3> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_4> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_5> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_6> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_7> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_8> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_9> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_10> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_11> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_12> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_13> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_14> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <check_15> has a constant value of 0 in block <main_block>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <check_0> in Unit <main_block> is equivalent to the following FF/Latch, which will be removed : <ssb_en_0> 
WARNING:Xst:1710 - FF/Latch <led2_0> (without init value) has a constant value of 1 in block <ssb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led2_4> (without init value) has a constant value of 0 in block <ssb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led2_5> (without init value) has a constant value of 0 in block <ssb>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <led2_1> in Unit <ssb> is equivalent to the following 3 FFs/Latches, which will be removed : <led2_2> <led2_3> <led2_6> 

Optimizing unit <main_block> ...

Optimizing unit <ssb> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_block, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_block.ngr
Top Level Output File Name         : main_block
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 279
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 56
#      LUT2                        : 5
#      LUT3                        : 12
#      LUT4                        : 56
#      LUT4_L                      : 4
#      MUXCY                       : 71
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 101
#      FD                          : 6
#      FDC                         : 8
#      FDE                         : 25
#      FDR                         : 58
#      FDRE                        : 1
#      FDS                         : 2
#      FDSE                        : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 6
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       72  out of    960     7%  
 Number of Slice Flip Flops:            101  out of   1920     5%  
 Number of 4 input LUTs:                143  out of   1920     7%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of     83    45%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U3/clk_out                         | NONE(ssb_en_1)         | 9     |
U1/clk_out                         | NONE(lfsr_out_0)       | 8     |
clk                                | BUFGP                  | 68    |
button<1>                          | IBUF+BUFG              | 4     |
button<0>                          | IBUF+BUFG              | 4     |
button<2>                          | IBUF+BUFG              | 4     |
button<3>                          | IBUF+BUFG              | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 4     |
reset                              | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 3.263ns
   Maximum output required time after clock: 4.824ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/clk_out'
  Clock period: 3.586ns (frequency: 278.862MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               3.586ns (Levels of Logic = 1)
  Source:            check_0 (FF)
  Destination:       ssb_en_1 (FF)
  Source Clock:      U3/clk_out rising
  Destination Clock: U3/clk_out rising

  Data Path: check_0 to ssb_en_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.591   0.933  check_0 (check_0)
     INV:I->O              2   0.704   0.447  ssb_en_cmp_eq00001_INV_0 (ssb_en_cmp_eq0000)
     FDRE:R                    0.911          ssb_en_1
    ----------------------------------------
    Total                      3.586ns (2.206ns logic, 1.380ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_out'
  Clock period: 2.780ns (frequency: 359.712MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               2.780ns (Levels of Logic = 1)
  Source:            U2/Q_0 (FF)
  Destination:       U2/Q_0 (FF)
  Source Clock:      U1/clk_out rising
  Destination Clock: U1/clk_out rising

  Data Path: U2/Q_0 to U2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.757  U2/Q_0 (U2/Q_0)
     INV:I->O              1   0.704   0.420  U2/Mcount_Q_xor<0>11_INV_0 (Result<0>6)
     FDC:D                     0.308          U2/Q_0
    ----------------------------------------
    Total                      2.780ns (1.603ns logic, 1.177ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 2639 / 120
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            U3/Check_7 (FF)
  Destination:       U3/Check_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/Check_7 to U3/Check_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  U3/Check_7 (U3/Check_7)
     LUT4:I0->O            1   0.704   0.000  U3/clk_out_cmp_eq0000_wg_lut<0> (U3/clk_out_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/clk_out_cmp_eq0000_wg_cy<0> (U3/clk_out_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<1> (U3/clk_out_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<2> (U3/clk_out_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<3> (U3/clk_out_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<4> (U3/clk_out_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<5> (U3/clk_out_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/clk_out_cmp_eq0000_wg_cy<6> (U3/clk_out_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  U3/clk_out_cmp_eq0000_wg_cy<7> (U3/clk_out_cmp_eq0000)
     FDR:R                     0.911          U3/Check_2
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'button<1>'
  Clock period: 3.771ns (frequency: 265.182MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.771ns (Levels of Logic = 2)
  Source:            scoretemp1_0 (FF)
  Destination:       scoretemp1_3 (FF)
  Source Clock:      button<1> rising
  Destination Clock: button<1> rising

  Data Path: scoretemp1_0 to scoretemp1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.040  scoretemp1_0 (scoretemp1_0)
     LUT4:I1->O            1   0.704   0.424  Result<3>12 (Result<3>_bdd0)
     LUT4:I3->O            1   0.704   0.000  Result<3>1 (Result<3>)
     FDE:D                     0.308          scoretemp1_3
    ----------------------------------------
    Total                      3.771ns (2.307ns logic, 1.464ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'button<0>'
  Clock period: 3.771ns (frequency: 265.182MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.771ns (Levels of Logic = 2)
  Source:            scoretemp0_0 (FF)
  Destination:       scoretemp0_3 (FF)
  Source Clock:      button<0> rising
  Destination Clock: button<0> rising

  Data Path: scoretemp0_0 to scoretemp0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.040  scoretemp0_0 (scoretemp0_0)
     LUT4:I1->O            1   0.704   0.424  Result<3>1111 (Result<3>1_bdd0)
     LUT4:I3->O            1   0.704   0.000  Result<3>111 (Result<3>1)
     FDE:D                     0.308          scoretemp0_3
    ----------------------------------------
    Total                      3.771ns (2.307ns logic, 1.464ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'button<2>'
  Clock period: 3.771ns (frequency: 265.182MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.771ns (Levels of Logic = 2)
  Source:            scoretemp2_0 (FF)
  Destination:       scoretemp2_3 (FF)
  Source Clock:      button<2> rising
  Destination Clock: button<2> rising

  Data Path: scoretemp2_0 to scoretemp2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.040  scoretemp2_0 (scoretemp2_0)
     LUT4:I1->O            1   0.704   0.424  Result<3>211 (Result<3>2_bdd0)
     LUT4:I3->O            1   0.704   0.000  Result<3>21 (Result<3>2)
     FDE:D                     0.308          scoretemp2_3
    ----------------------------------------
    Total                      3.771ns (2.307ns logic, 1.464ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'button<3>'
  Clock period: 3.839ns (frequency: 260.484MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.839ns (Levels of Logic = 2)
  Source:            scoretemp3_0 (FF)
  Destination:       scoretemp3_3 (FF)
  Source Clock:      button<3> rising
  Destination Clock: button<3> rising

  Data Path: scoretemp3_0 to scoretemp3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   1.108  scoretemp3_0 (scoretemp3_0)
     LUT4:I0->O            1   0.704   0.424  Result<3>331 (Result<3>3_bdd1)
     LUT4:I3->O            1   0.704   0.000  Result<3>311 (Result<3>3)
     FDE:D                     0.308          scoretemp3_3
    ----------------------------------------
    Total                      3.839ns (2.307ns logic, 1.532ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'button<1>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.263ns (Levels of Logic = 3)
  Source:            button<1> (PAD)
  Destination:       scoretemp1_2 (FF)
  Destination Clock: button<1> rising

  Data Path: button<1> to scoretemp1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  button_1_IBUF (button_1_IBUF1)
     LUT4:I1->O            1   0.704   0.000  Result<2>5 (Result<2>8)
     MUXF5:I0->O           1   0.321   0.000  Result<2>_f5 (Result<2>)
     FDE:D                     0.308          scoretemp1_2
    ----------------------------------------
    Total                      3.263ns (2.551ns logic, 0.712ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'button<0>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.263ns (Levels of Logic = 3)
  Source:            button<0> (PAD)
  Destination:       scoretemp0_2 (FF)
  Destination Clock: button<0> rising

  Data Path: button<0> to scoretemp0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  button_0_IBUF (button_0_IBUF1)
     LUT4:I1->O            1   0.704   0.000  Result<2>12 (Result<2>12)
     MUXF5:I0->O           1   0.321   0.000  Result<2>1_f5 (Result<2>1)
     FDE:D                     0.308          scoretemp0_2
    ----------------------------------------
    Total                      3.263ns (2.551ns logic, 0.712ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'button<2>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.263ns (Levels of Logic = 3)
  Source:            button<2> (PAD)
  Destination:       scoretemp2_2 (FF)
  Destination Clock: button<2> rising

  Data Path: button<2> to scoretemp2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  button_2_IBUF (button_2_IBUF1)
     LUT4:I1->O            1   0.704   0.000  Result<2>22 (Result<2>22)
     MUXF5:I0->O           1   0.321   0.000  Result<2>2_f5 (Result<2>2)
     FDE:D                     0.308          scoretemp2_2
    ----------------------------------------
    Total                      3.263ns (2.551ns logic, 0.712ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'button<3>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.219ns (Levels of Logic = 3)
  Source:            button<3> (PAD)
  Destination:       scoretemp3_2 (FF)
  Destination Clock: button<3> rising

  Data Path: button<3> to scoretemp3_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.668  button_3_IBUF (button_3_IBUF1)
     LUT4:I2->O            1   0.704   0.000  Result<2>31 (Result<2>31)
     MUXF5:I1->O           1   0.321   0.000  Result<2>3_f5 (Result<2>3)
     FDE:D                     0.308          scoretemp3_2
    ----------------------------------------
    Total                      3.219ns (2.551ns logic, 0.668ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            lfsr_out_3 (FF)
  Destination:       lfsr_out<3> (PAD)
  Source Clock:      U1/clk_out rising

  Data Path: lfsr_out_3 to lfsr_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  lfsr_out_3 (lfsr_out_3)
     OBUF:I->O                 3.272          lfsr_out_3_OBUF (lfsr_out<3>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/clk_out'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 1)
  Source:            check_0 (FF)
  Destination:       ssb_en<0> (PAD)
  Source Clock:      U3/clk_out rising

  Data Path: check_0 to ssb_en<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.591   0.933  check_0 (check_0)
     OBUF:I->O                 3.272          ssb_en_0_OBUF (ssb_en<0>)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button<0>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.824ns (Levels of Logic = 1)
  Source:            scoretemp0_0 (FF)
  Destination:       scoretemp0<0> (PAD)
  Source Clock:      button<0> rising

  Data Path: scoretemp0_0 to scoretemp0<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   0.961  scoretemp0_0 (scoretemp0_0)
     OBUF:I->O                 3.272          scoretemp0_0_OBUF (scoretemp0<0>)
    ----------------------------------------
    Total                      4.824ns (3.863ns logic, 0.961ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button<1>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.824ns (Levels of Logic = 1)
  Source:            scoretemp1_0 (FF)
  Destination:       scoretemp1<0> (PAD)
  Source Clock:      button<1> rising

  Data Path: scoretemp1_0 to scoretemp1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   0.961  scoretemp1_0 (scoretemp1_0)
     OBUF:I->O                 3.272          scoretemp1_0_OBUF (scoretemp1<0>)
    ----------------------------------------
    Total                      4.824ns (3.863ns logic, 0.961ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button<2>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.824ns (Levels of Logic = 1)
  Source:            scoretemp2_0 (FF)
  Destination:       scoretemp2<0> (PAD)
  Source Clock:      button<2> rising

  Data Path: scoretemp2_0 to scoretemp2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   0.961  scoretemp2_0 (scoretemp2_0)
     OBUF:I->O                 3.272          scoretemp2_0_OBUF (scoretemp2<0>)
    ----------------------------------------
    Total                      4.824ns (3.863ns logic, 0.961ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button<3>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 1)
  Source:            scoretemp3_0 (FF)
  Destination:       scoretemp3<0> (PAD)
  Source Clock:      button<3> rising

  Data Path: scoretemp3_0 to scoretemp3<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   0.933  scoretemp3_0 (scoretemp3_0)
     OBUF:I->O                 3.272          scoretemp3_0_OBUF (scoretemp3<0>)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.54 secs
 
--> 


Total memory usage is 612892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    3 (   0 filtered)

