// Seed: 3778587194
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    output tri id_10,
    output wor id_11,
    input wor id_12,
    output tri1 id_13,
    input tri1 id_14
);
  wand id_16 = 1;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3
    , id_13,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output tri1 id_11
);
  wire id_14;
  wire id_15, id_16;
  module_0(
      id_9, id_10, id_5, id_10, id_0, id_3, id_11, id_5, id_0, id_3, id_5, id_1, id_6, id_11, id_2
  );
  assign id_5 = id_7;
endmodule
