# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Module_9.srcs/sources_1/new/Multiplier.v" \
"../../../../Module_9.srcs/sources_1/imports/Parts/ssd_dec.v" \
"../../../../Module_9.srcs/sources_1/imports/Parts/ssd_mux.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_Digit_1_0/sim/MUL_Digit_1_0.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_Digit_2_0/sim/MUL_Digit_2_0.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_Digit_3_0/sim/MUL_Digit_3_0.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_Digit_4_0/sim/MUL_Digit_4_0.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_Multiplier_0_0/MUL_Multiplier_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_ssd_dec_0_0/MUL_ssd_dec_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/MUL/ip/MUL_ssd_mux_0_0/MUL_ssd_mux_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/MUL/sim/MUL.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
