5 18 1fda1 103 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always4.vcd) 2 -o (always4.cdd) 2 -v (always4.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always4.verilator.v 1 19 1 
2 1 5 5 5 1e001e 1b 1 100c 0 0 1 1 c
2 2 5 5 5 16001e 1b 28 1008 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 110011 1b 1 100c 0 0 1 1 c
2 4 5 5 5 90011 1b 27 1008 3 0 1 18 0 1 0 0 0 0
2 5 5 5 5 9001e 37 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 5 5 5 210025 1b 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 7 10 10 10 11001e 66 1 100c 0 0 1 1 verilatorclock
2 8 10 10 10 9001e 99 27 100a 7 0 1 18 0 1 0 0 0 0
2 9 10 10 10 210025 33 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 c 2 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 d 3 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 5 1 6 0 5
4 6 6 5 0 5
4 8 1 9 0 8
4 9 6 8 0 8
3 1 main.u$0 "TOP.v.u$0" 0 always4.verilator.v 5 8 1 
2 10 6 6 6 f000f 1b 0 1008 0 0 32 48 1 0
2 11 6 6 6 6000a 1b 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 12 6 6 6 6000f 1b 11 10103c 10 11 1 18 0 1 1 1 0 0
2 13 6 6 6 20011 1b 39 10002e 12 0
2 14 7 7 7 80008 1b 1 100c 0 0 1 1 d
2 15 7 7 7 70008 1b 1b 100c 14 0 1 18 0 1 1 1 0 0
2 16 7 7 7 20002 0 1 1410 0 0 1 1 d
2 17 7 7 7 20008 1b 38 e 15 16
2 18 6 6 6 18001b 1 0 21004 0 0 1 16 0 0
2 19 6 6 6 130013 0 1 1410 0 0 1 1 d
2 20 6 6 6 13001b 1 38 16 18 19
4 13 11 20 17 13
4 20 6 17 17 13
4 17 0 0 0 13
3 1 main.u$1 "TOP.v.u$1" 0 always4.verilator.v 10 17 1 
2 21 11 11 11 f000f 33 0 1008 0 0 32 48 1 0
2 22 11 11 11 6000a 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 23 11 11 11 6000f 33 11 10103c 21 22 1 18 0 1 1 1 0 0
2 24 11 11 11 20011 33 39 10002e 23 0
2 25 13 13 13 150015 33 0 1008 0 0 32 48 1 0
2 26 13 13 13 f000f 33 0 1008 0 0 32 48 4 0
2 27 13 13 13 7000b 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 28 13 13 13 60010 33 5 301038 26 27 64 18 0 ffffffffffffffff fffffffffffffffe 3 0 0
2 29 13 13 13 60015 33 11 10103c 25 28 1 18 0 1 1 1 0 0
2 30 13 13 13 20016 33 39 10002e 29 0
2 31 15 15 15 f0011 33 0 1008 0 0 32 48 65 0
2 32 15 15 15 6000a 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 33 15 15 15 60011 33 11 10103c 31 32 1 18 0 1 1 1 0 0
2 34 15 15 15 20013 33 39 10002e 33 0
2 35 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 36 14 14 14 a000a 1a 1 100c 0 0 1 1 c
2 37 14 14 14 9000a 1a 1b 100c 36 0 1 18 0 1 1 1 0 0
2 38 14 14 14 40004 0 1 1410 0 0 1 1 c
2 39 14 14 14 4000a 1a 38 e 37 38
2 40 12 12 12 9000c 1 0 21004 0 0 1 16 0 0
2 41 12 12 12 40004 0 1 1410 0 0 1 1 c
2 42 12 12 12 4000c 1 38 16 40 41
4 35 0 0 0 24
4 24 11 42 30 24
4 42 6 30 30 24
4 30 0 39 34 24
4 39 6 34 34 24
4 34 0 35 0 24
