<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv</a>
defines: 
time_elapsed: 1.500s
ram usage: 42196 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7owjhwr9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva <a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7owjhwr9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7owjhwr9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7owjhwr9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:2
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:2
       |vpiCondition:
       \_operation: , line:2
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:2
           |vpiName:clk
           |vpiFullName:work@top.clk
       |vpiStmt:
       \_assignment: , line:3
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (consequent), line:3
           |vpiName:consequent
           |vpiFullName:work@top.consequent
         |vpiRhs:
         \_operation: , line:3
           |vpiOpType:32
           |vpiOperand:
           \_ref_obj: (reset), line:3
             |vpiName:reset
             |vpiFullName:work@top.reset
           |vpiOperand:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiOperand:
           \_ref_obj: (antecedent), line:3
             |vpiName:antecedent
             |vpiFullName:work@top.antecedent
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@top.clk
   |vpiPort:
   \_port: (reset), line:1
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:1
         |vpiName:reset
         |vpiFullName:work@top.reset
   |vpiPort:
   \_port: (antecedent), line:1
     |vpiName:antecedent
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (antecedent), line:1
         |vpiName:antecedent
         |vpiFullName:work@top.antecedent
   |vpiPort:
   \_port: (consequent), line:1
     |vpiName:consequent
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (consequent), line:1
         |vpiName:consequent
         |vpiFullName:work@top.consequent
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (reset), line:1
   |vpiNet:
   \_logic_net: (antecedent), line:1
   |vpiNet:
   \_logic_net: (consequent), line:1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (clk), line:1, parent:work@top
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1, parent:work@top
         |vpiName:clk
         |vpiFullName:work@top.clk
   |vpiPort:
   \_port: (reset), line:1, parent:work@top
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:1, parent:work@top
         |vpiName:reset
         |vpiFullName:work@top.reset
   |vpiPort:
   \_port: (antecedent), line:1, parent:work@top
     |vpiName:antecedent
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (antecedent), line:1, parent:work@top
         |vpiName:antecedent
         |vpiFullName:work@top.antecedent
   |vpiPort:
   \_port: (consequent), line:1, parent:work@top
     |vpiName:consequent
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (consequent), line:1, parent:work@top
         |vpiName:consequent
         |vpiFullName:work@top.consequent
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:1, parent:work@top
   |vpiNet:
   \_logic_net: (reset), line:1, parent:work@top
   |vpiNet:
   \_logic_net: (antecedent), line:1, parent:work@top
   |vpiNet:
   \_logic_net: (consequent), line:1, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \antecedent of type 44
Object: \consequent of type 44
Object: \clk of type 36
Object: \reset of type 36
Object: \antecedent of type 36
Object: \consequent of type 36
Object: \work_top of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \antecedent of type 44
Object: \consequent of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \consequent of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 7
Object: \antecedent of type 608
Object: \clk of type 36
Object: \reset of type 36
Object: \antecedent of type 36
Object: \consequent of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f37890] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f37ad0] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f37e30] str=&#39;\reset&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f38000] str=&#39;\antecedent&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f381b0] str=&#39;\consequent&#39; output reg port=4
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38530]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38960]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38b30] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38800]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f38e70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39010] str=&#39;\consequent&#39;
            AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39230]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f394a0] str=&#39;\reset&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39910] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f397d0] str=&#39;\antecedent&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f37890] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f37ad0] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f37e30] str=&#39;\reset&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f38000] str=&#39;\antecedent&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&gt; [0x1f381b0] str=&#39;\consequent&#39; output reg basic_prep port=4 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38530] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38960] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38b30 -&gt; 0x1f37ad0] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&gt; [0x1f38800] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f38e70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39010 -&gt; 0x1f381b0] str=&#39;\consequent&#39; basic_prep
            AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39230] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f394a0 -&gt; 0x1f37e30] str=&#39;\reset&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f39910] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&gt; [0x1f397d0 -&gt; 0x1f38000] str=&#39;\antecedent&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_top.\consequent&#39; using process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>$1&#39;.
  created $dff cell `$procdff$4&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  7
   Number of wire bits:             69
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            1
     $pos                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;antecedent&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;consequent&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
          }
        },
        &#34;$procdff$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 38 ],
            &#34;Q&#34;: [ 5 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\consequent[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;antecedent&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;consequent&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top(clk, reset, antecedent, consequent);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:2</a>.0-2.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34; *)
  wire [31:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34; *)
  wire [31:0] _2_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34; *)
  input antecedent;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34; *)
  output consequent;
  reg consequent;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:1</a>.0-1.0&#34; *)
  input reset;
  assign _1_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34; *) antecedent;
  always @(posedge clk)
      consequent &lt;= _2_[0];
  assign _2_ = reset ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/sva/basic00.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/sva/basic00.sv:3</a>.0-3.0&#34; *) 32&#39;d0 : _1_;
  assign _0_ = _2_[0];
endmodule

End of script. Logfile hash: 7ce21a4319, CPU: user 0.01s system 0.00s, MEM: 14.76 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>