xst -intstyle ise -ifn "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap/fifo.xst" -ofn "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap/fifo.syr" 
vhdtdtfi -lang verilog -prj bootstrap -o "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap/fifo.tfi" -lib work "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap//fifo.v" -module fifo -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
