============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 18:39:10 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.048943s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (99.8%)

RUN-1004 : used memory is 214 MB, reserved memory is 195 MB, peak memory is 217 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_52" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_52 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_52 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7453 instances
RUN-0007 : 2737 luts, 3002 seqs, 1031 mslices, 486 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9582 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6558 nets have 2 pins
RUN-1001 : 2090 nets have [3 - 5] pins
RUN-1001 : 726 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    1674     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  40   |    103     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 201
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7450 instances, 2737 luts, 3002 seqs, 1517 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2168 pins
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36394, tnet num: 9579, tinst num: 7450, tnode num: 45833, tedge num: 69481.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279452s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (98.9%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 312 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472452s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.54304e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7450.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.78517e+06, overlap = 98.0625
PHY-3002 : Step(2): len = 1.42602e+06, overlap = 104.562
PHY-3002 : Step(3): len = 953472, overlap = 109.219
PHY-3002 : Step(4): len = 771509, overlap = 119.406
PHY-3002 : Step(5): len = 649366, overlap = 121.062
PHY-3002 : Step(6): len = 559920, overlap = 155.531
PHY-3002 : Step(7): len = 500626, overlap = 161.938
PHY-3002 : Step(8): len = 451058, overlap = 181.656
PHY-3002 : Step(9): len = 401217, overlap = 197.031
PHY-3002 : Step(10): len = 372613, overlap = 217.969
PHY-3002 : Step(11): len = 337177, overlap = 244.75
PHY-3002 : Step(12): len = 316060, overlap = 264.156
PHY-3002 : Step(13): len = 294390, overlap = 276.656
PHY-3002 : Step(14): len = 272778, overlap = 294.125
PHY-3002 : Step(15): len = 260889, overlap = 307.844
PHY-3002 : Step(16): len = 246916, overlap = 345.906
PHY-3002 : Step(17): len = 231385, overlap = 360.906
PHY-3002 : Step(18): len = 220698, overlap = 354.25
PHY-3002 : Step(19): len = 211357, overlap = 358.781
PHY-3002 : Step(20): len = 197707, overlap = 375
PHY-3002 : Step(21): len = 190958, overlap = 385.688
PHY-3002 : Step(22): len = 185797, overlap = 392.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.06564e-06
PHY-3002 : Step(23): len = 196227, overlap = 375.469
PHY-3002 : Step(24): len = 201238, overlap = 376.281
PHY-3002 : Step(25): len = 207035, overlap = 362.531
PHY-3002 : Step(26): len = 212359, overlap = 312.719
PHY-3002 : Step(27): len = 213039, overlap = 297.219
PHY-3002 : Step(28): len = 202172, overlap = 285.094
PHY-3002 : Step(29): len = 203647, overlap = 280.969
PHY-3002 : Step(30): len = 201780, overlap = 269.938
PHY-3002 : Step(31): len = 202516, overlap = 273.5
PHY-3002 : Step(32): len = 195975, overlap = 263.875
PHY-3002 : Step(33): len = 194878, overlap = 247.375
PHY-3002 : Step(34): len = 190185, overlap = 234.562
PHY-3002 : Step(35): len = 189494, overlap = 222.25
PHY-3002 : Step(36): len = 190161, overlap = 194.469
PHY-3002 : Step(37): len = 187995, overlap = 181.594
PHY-3002 : Step(38): len = 186867, overlap = 177.781
PHY-3002 : Step(39): len = 185819, overlap = 162.125
PHY-3002 : Step(40): len = 182521, overlap = 151.656
PHY-3002 : Step(41): len = 179438, overlap = 157.406
PHY-3002 : Step(42): len = 175335, overlap = 163.469
PHY-3002 : Step(43): len = 172667, overlap = 159.281
PHY-3002 : Step(44): len = 171256, overlap = 155.938
PHY-3002 : Step(45): len = 168781, overlap = 171.938
PHY-3002 : Step(46): len = 164861, overlap = 170.688
PHY-3002 : Step(47): len = 162188, overlap = 164.656
PHY-3002 : Step(48): len = 161464, overlap = 159.094
PHY-3002 : Step(49): len = 160685, overlap = 160.562
PHY-3002 : Step(50): len = 160294, overlap = 153.094
PHY-3002 : Step(51): len = 159541, overlap = 162.531
PHY-3002 : Step(52): len = 157300, overlap = 165
PHY-3002 : Step(53): len = 155737, overlap = 160.281
PHY-3002 : Step(54): len = 155168, overlap = 158.312
PHY-3002 : Step(55): len = 153531, overlap = 163.969
PHY-3002 : Step(56): len = 153816, overlap = 162.344
PHY-3002 : Step(57): len = 152302, overlap = 167
PHY-3002 : Step(58): len = 151649, overlap = 169.406
PHY-3002 : Step(59): len = 149751, overlap = 167.438
PHY-3002 : Step(60): len = 149833, overlap = 165.281
PHY-3002 : Step(61): len = 148619, overlap = 163.188
PHY-3002 : Step(62): len = 147268, overlap = 167.406
PHY-3002 : Step(63): len = 146171, overlap = 175.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01313e-05
PHY-3002 : Step(64): len = 147805, overlap = 176.094
PHY-3002 : Step(65): len = 148148, overlap = 176.094
PHY-3002 : Step(66): len = 148727, overlap = 175.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02625e-05
PHY-3002 : Step(67): len = 151229, overlap = 177.094
PHY-3002 : Step(68): len = 151643, overlap = 175.094
PHY-3002 : Step(69): len = 155498, overlap = 172.469
PHY-3002 : Step(70): len = 157354, overlap = 165.438
PHY-3002 : Step(71): len = 160241, overlap = 159
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017883s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 340768, over cnt = 984(2%), over = 5019, worst = 39
PHY-1001 : End global iterations;  0.416319s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (135.1%)

PHY-1001 : Congestion index: top1 = 66.31, top5 = 48.79, top10 = 39.55, top15 = 33.65.
PHY-3001 : End congestion estimation;  0.554130s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (129.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222583s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9419e-06
PHY-3002 : Step(72): len = 311807, overlap = 162.156
PHY-3002 : Step(73): len = 312412, overlap = 162.125
PHY-3002 : Step(74): len = 300032, overlap = 152.844
PHY-3002 : Step(75): len = 300953, overlap = 154.812
PHY-3002 : Step(76): len = 288908, overlap = 150.094
PHY-3002 : Step(77): len = 288989, overlap = 149.562
PHY-3002 : Step(78): len = 281719, overlap = 147.844
PHY-3002 : Step(79): len = 281294, overlap = 147.5
PHY-3002 : Step(80): len = 279594, overlap = 149.938
PHY-3002 : Step(81): len = 271256, overlap = 148.875
PHY-3002 : Step(82): len = 271131, overlap = 147.875
PHY-3002 : Step(83): len = 268572, overlap = 152.406
PHY-3002 : Step(84): len = 268338, overlap = 155.188
PHY-3002 : Step(85): len = 266700, overlap = 161.344
PHY-3002 : Step(86): len = 266252, overlap = 160.031
PHY-3002 : Step(87): len = 260116, overlap = 165.906
PHY-3002 : Step(88): len = 259664, overlap = 163.344
PHY-3002 : Step(89): len = 257958, overlap = 176.062
PHY-3002 : Step(90): len = 257178, overlap = 182.688
PHY-3002 : Step(91): len = 251735, overlap = 186.25
PHY-3002 : Step(92): len = 251130, overlap = 180.031
PHY-3002 : Step(93): len = 246668, overlap = 184.281
PHY-3002 : Step(94): len = 246289, overlap = 184.594
PHY-3002 : Step(95): len = 243455, overlap = 184.781
PHY-3002 : Step(96): len = 243393, overlap = 183.281
PHY-3002 : Step(97): len = 241886, overlap = 187.406
PHY-3002 : Step(98): len = 241904, overlap = 187.562
PHY-3002 : Step(99): len = 238655, overlap = 181.094
PHY-3002 : Step(100): len = 238403, overlap = 181.812
PHY-3002 : Step(101): len = 235919, overlap = 178.156
PHY-3002 : Step(102): len = 235933, overlap = 176.344
PHY-3002 : Step(103): len = 234685, overlap = 171.031
PHY-3002 : Step(104): len = 234093, overlap = 170.219
PHY-3002 : Step(105): len = 232766, overlap = 168.25
PHY-3002 : Step(106): len = 230873, overlap = 167.438
PHY-3002 : Step(107): len = 230146, overlap = 182.188
PHY-3002 : Step(108): len = 228946, overlap = 189.562
PHY-3002 : Step(109): len = 228036, overlap = 190.594
PHY-3002 : Step(110): len = 227627, overlap = 193.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.8838e-06
PHY-3002 : Step(111): len = 227691, overlap = 192.656
PHY-3002 : Step(112): len = 227691, overlap = 192.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17676e-05
PHY-3002 : Step(113): len = 234610, overlap = 163.594
PHY-3002 : Step(114): len = 235499, overlap = 160.75
PHY-3002 : Step(115): len = 241312, overlap = 124.156
PHY-3002 : Step(116): len = 242263, overlap = 121.656
PHY-3002 : Step(117): len = 253590, overlap = 112.938
PHY-3002 : Step(118): len = 260163, overlap = 123.469
PHY-3002 : Step(119): len = 257944, overlap = 119.875
PHY-3002 : Step(120): len = 257463, overlap = 119.844
PHY-3002 : Step(121): len = 256132, overlap = 115.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.35352e-05
PHY-3002 : Step(122): len = 255583, overlap = 122.375
PHY-3002 : Step(123): len = 255721, overlap = 122.969
PHY-3002 : Step(124): len = 257094, overlap = 121.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.70704e-05
PHY-3002 : Step(125): len = 264311, overlap = 106.438
PHY-3002 : Step(126): len = 266552, overlap = 104.5
PHY-3002 : Step(127): len = 285137, overlap = 69.1875
PHY-3002 : Step(128): len = 294137, overlap = 63.4688
PHY-3002 : Step(129): len = 289917, overlap = 63.25
PHY-3002 : Step(130): len = 287966, overlap = 59.2812
PHY-3002 : Step(131): len = 285273, overlap = 59.0625
PHY-3002 : Step(132): len = 281774, overlap = 53.1562
PHY-3002 : Step(133): len = 281426, overlap = 52.1562
PHY-3002 : Step(134): len = 280130, overlap = 51.6875
PHY-3002 : Step(135): len = 282464, overlap = 45.25
PHY-3002 : Step(136): len = 277558, overlap = 44.75
PHY-3002 : Step(137): len = 277309, overlap = 44.75
PHY-3002 : Step(138): len = 277205, overlap = 45.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.41409e-05
PHY-3002 : Step(139): len = 281294, overlap = 37.875
PHY-3002 : Step(140): len = 282415, overlap = 36.4375
PHY-3002 : Step(141): len = 297625, overlap = 25.2812
PHY-3002 : Step(142): len = 294134, overlap = 21.875
PHY-3002 : Step(143): len = 294058, overlap = 21.8438
PHY-3002 : Step(144): len = 291492, overlap = 19.125
PHY-3002 : Step(145): len = 291258, overlap = 18.6875
PHY-3002 : Step(146): len = 290354, overlap = 18.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000188282
PHY-3002 : Step(147): len = 293644, overlap = 21.5938
PHY-3002 : Step(148): len = 294882, overlap = 23.6875
PHY-3002 : Step(149): len = 308203, overlap = 21.6875
PHY-3002 : Step(150): len = 318248, overlap = 21.6562
PHY-3002 : Step(151): len = 311758, overlap = 20.5625
PHY-3002 : Step(152): len = 310645, overlap = 20.9375
PHY-3002 : Step(153): len = 304655, overlap = 24.1875
PHY-3002 : Step(154): len = 303083, overlap = 22.8125
PHY-3002 : Step(155): len = 303230, overlap = 26.8125
PHY-3002 : Step(156): len = 304864, overlap = 23.1875
PHY-3002 : Step(157): len = 303879, overlap = 20.5938
PHY-3002 : Step(158): len = 304100, overlap = 20.5938
PHY-3002 : Step(159): len = 305675, overlap = 15.6875
PHY-3002 : Step(160): len = 305018, overlap = 17.875
PHY-3002 : Step(161): len = 305045, overlap = 18.1875
PHY-3002 : Step(162): len = 304892, overlap = 18.4062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000376563
PHY-3002 : Step(163): len = 306780, overlap = 14.9688
PHY-3002 : Step(164): len = 308027, overlap = 13.6562
PHY-3002 : Step(165): len = 312807, overlap = 13.9688
PHY-3002 : Step(166): len = 315324, overlap = 14.625
PHY-3002 : Step(167): len = 318374, overlap = 14
PHY-3002 : Step(168): len = 320135, overlap = 11.4688
PHY-3002 : Step(169): len = 320920, overlap = 11.6562
PHY-3002 : Step(170): len = 322545, overlap = 11.5938
PHY-3002 : Step(171): len = 323897, overlap = 8.6875
PHY-3002 : Step(172): len = 322726, overlap = 10.1875
PHY-3002 : Step(173): len = 322264, overlap = 10.1875
PHY-3002 : Step(174): len = 319891, overlap = 12.0625
PHY-3002 : Step(175): len = 318631, overlap = 13
PHY-3002 : Step(176): len = 316515, overlap = 13
PHY-3002 : Step(177): len = 314767, overlap = 13.4375
PHY-3002 : Step(178): len = 313891, overlap = 14
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000739043
PHY-3002 : Step(179): len = 315018, overlap = 13.1875
PHY-3002 : Step(180): len = 316051, overlap = 13.25
PHY-3002 : Step(181): len = 318050, overlap = 13.4375
PHY-3002 : Step(182): len = 320537, overlap = 11.9375
PHY-3002 : Step(183): len = 323655, overlap = 13.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00144491
PHY-3002 : Step(184): len = 324286, overlap = 12.8125
PHY-3002 : Step(185): len = 324794, overlap = 12.8125
PHY-3002 : Step(186): len = 328239, overlap = 12.9375
PHY-3002 : Step(187): len = 336105, overlap = 12.0625
PHY-3002 : Step(188): len = 339027, overlap = 12.4375
PHY-3002 : Step(189): len = 340505, overlap = 12.3125
PHY-3002 : Step(190): len = 341961, overlap = 11.125
PHY-3002 : Step(191): len = 343202, overlap = 10.375
PHY-3002 : Step(192): len = 343990, overlap = 8.8125
PHY-3002 : Step(193): len = 344103, overlap = 7.5
PHY-3002 : Step(194): len = 343820, overlap = 7.65625
PHY-3002 : Step(195): len = 343453, overlap = 7.59375
PHY-3002 : Step(196): len = 342957, overlap = 6.875
PHY-3002 : Step(197): len = 342171, overlap = 7.375
PHY-3002 : Step(198): len = 341562, overlap = 8
PHY-3002 : Step(199): len = 340913, overlap = 7.5
PHY-3002 : Step(200): len = 340051, overlap = 7.25
PHY-3002 : Step(201): len = 338865, overlap = 6.78125
PHY-3002 : Step(202): len = 337804, overlap = 6.53125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00266302
PHY-3002 : Step(203): len = 338381, overlap = 6.59375
PHY-3002 : Step(204): len = 338888, overlap = 6.84375
PHY-3002 : Step(205): len = 339851, overlap = 6.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 36/9582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 379208, over cnt = 1238(3%), over = 5007, worst = 23
PHY-1001 : End global iterations;  0.503853s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (189.2%)

PHY-1001 : Congestion index: top1 = 55.22, top5 = 43.15, top10 = 36.79, top15 = 32.80.
PHY-3001 : End congestion estimation;  0.647236s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (169.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.229161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.8972e-05
PHY-3002 : Step(206): len = 336927, overlap = 64.3438
PHY-3002 : Step(207): len = 337783, overlap = 52.8125
PHY-3002 : Step(208): len = 333532, overlap = 51.8125
PHY-3002 : Step(209): len = 332351, overlap = 40.6875
PHY-3002 : Step(210): len = 328292, overlap = 46.0625
PHY-3002 : Step(211): len = 328041, overlap = 44.875
PHY-3002 : Step(212): len = 324415, overlap = 42.0312
PHY-3002 : Step(213): len = 323973, overlap = 42.3438
PHY-3002 : Step(214): len = 319692, overlap = 42.0312
PHY-3002 : Step(215): len = 318398, overlap = 47.625
PHY-3002 : Step(216): len = 315911, overlap = 47.7812
PHY-3002 : Step(217): len = 314167, overlap = 48.375
PHY-3002 : Step(218): len = 314148, overlap = 46.9688
PHY-3002 : Step(219): len = 312390, overlap = 43.5938
PHY-3002 : Step(220): len = 312291, overlap = 44.5625
PHY-3002 : Step(221): len = 311037, overlap = 43.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000197944
PHY-3002 : Step(222): len = 315058, overlap = 39
PHY-3002 : Step(223): len = 316828, overlap = 38.875
PHY-3002 : Step(224): len = 319270, overlap = 39.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000368275
PHY-3002 : Step(225): len = 322056, overlap = 34.5312
PHY-3002 : Step(226): len = 325234, overlap = 33.3125
PHY-3002 : Step(227): len = 329848, overlap = 34.0312
PHY-3002 : Step(228): len = 330993, overlap = 33.5625
PHY-3002 : Step(229): len = 331896, overlap = 33.3125
PHY-3002 : Step(230): len = 332642, overlap = 30.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36394, tnet num: 9579, tinst num: 7450, tnode num: 45833, tedge num: 69481.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.371188s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.3%)

RUN-1004 : used memory is 356 MB, reserved memory is 341 MB, peak memory is 372 MB
OPT-1001 : Total overflow 247.81 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 272/9582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 383176, over cnt = 1302(3%), over = 4327, worst = 21
PHY-1001 : End global iterations;  0.552844s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 52.05, top5 = 40.81, top10 = 34.91, top15 = 31.33.
PHY-1001 : End incremental global routing;  0.693424s wall, 0.953125s user + 0.109375s system = 1.062500s CPU (153.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.250716s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.097040s wall, 1.359375s user + 0.109375s system = 1.468750s CPU (133.9%)

OPT-1001 : Current memory(MB): used = 367, reserve = 353, peak = 372.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7795/9582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 383176, over cnt = 1302(3%), over = 4327, worst = 21
PHY-1002 : len = 401400, over cnt = 823(2%), over = 2097, worst = 14
PHY-1002 : len = 409960, over cnt = 388(1%), over = 973, worst = 14
PHY-1002 : len = 416992, over cnt = 78(0%), over = 170, worst = 11
PHY-1002 : len = 418504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.543640s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (140.8%)

PHY-1001 : Congestion index: top1 = 46.55, top5 = 37.04, top10 = 32.36, top15 = 29.45.
OPT-1001 : End congestion update;  0.671233s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (135.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.184746s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.856120s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (127.8%)

OPT-1001 : Current memory(MB): used = 371, reserve = 357, peak = 372.
OPT-1001 : End physical optimization;  3.398180s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (117.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2737 LUT to BLE ...
SYN-4008 : Packed 2737 LUT and 1618 SEQ to BLE.
SYN-4003 : Packing 1384 remaining SEQ's ...
SYN-4005 : Packed 610 SEQ with LUT/SLICE
SYN-4006 : 695 single LUT's are left
SYN-4006 : 774 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3511/7295 primitive instances ...
PHY-3001 : End packing;  0.388806s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3718 instances
RUN-1001 : 1760 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8054 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5000 nets have 2 pins
RUN-1001 : 2107 nets have [3 - 5] pins
RUN-1001 : 745 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3715 instances, 3521 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1239 pins
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 330978, Over = 70.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4317/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 400160, over cnt = 450(1%), over = 624, worst = 5
PHY-1002 : len = 401112, over cnt = 294(0%), over = 370, worst = 4
PHY-1002 : len = 403656, over cnt = 106(0%), over = 124, worst = 3
PHY-1002 : len = 404760, over cnt = 15(0%), over = 17, worst = 3
PHY-1002 : len = 404888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.610817s wall, 0.937500s user + 0.171875s system = 1.109375s CPU (181.6%)

PHY-1001 : Congestion index: top1 = 43.69, top5 = 34.16, top10 = 29.90, top15 = 27.36.
PHY-3001 : End congestion estimation;  0.769786s wall, 1.078125s user + 0.187500s system = 1.265625s CPU (164.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31199, tnet num: 8051, tinst num: 3715, tnode num: 38034, tedge num: 63574.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.455044s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.9%)

RUN-1004 : used memory is 375 MB, reserved memory is 361 MB, peak memory is 375 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.683275s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.82105e-05
PHY-3002 : Step(231): len = 320540, overlap = 73
PHY-3002 : Step(232): len = 317763, overlap = 74.75
PHY-3002 : Step(233): len = 309417, overlap = 77.75
PHY-3002 : Step(234): len = 306038, overlap = 80.5
PHY-3002 : Step(235): len = 303180, overlap = 86.5
PHY-3002 : Step(236): len = 301502, overlap = 91.5
PHY-3002 : Step(237): len = 300126, overlap = 98
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.64209e-05
PHY-3002 : Step(238): len = 304648, overlap = 87
PHY-3002 : Step(239): len = 306803, overlap = 83.5
PHY-3002 : Step(240): len = 312590, overlap = 73.25
PHY-3002 : Step(241): len = 314602, overlap = 70.5
PHY-3002 : Step(242): len = 315852, overlap = 68.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112842
PHY-3002 : Step(243): len = 321805, overlap = 61.75
PHY-3002 : Step(244): len = 324036, overlap = 56.5
PHY-3002 : Step(245): len = 328644, overlap = 51
PHY-3002 : Step(246): len = 329968, overlap = 49
PHY-3002 : Step(247): len = 332164, overlap = 46.5
PHY-3002 : Step(248): len = 331914, overlap = 45.75
PHY-3002 : Step(249): len = 331783, overlap = 47
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.859241s wall, 0.671875s user + 1.515625s system = 2.187500s CPU (254.6%)

PHY-3001 : Trial Legalized: Len = 360119
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 434/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 417872, over cnt = 627(1%), over = 1092, worst = 9
PHY-1002 : len = 421856, over cnt = 372(1%), over = 565, worst = 7
PHY-1002 : len = 425112, over cnt = 172(0%), over = 255, worst = 7
PHY-1002 : len = 426616, over cnt = 56(0%), over = 91, worst = 5
PHY-1002 : len = 427568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.058900s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 41.08, top5 = 33.86, top10 = 30.16, top15 = 27.89.
PHY-3001 : End congestion estimation;  1.232530s wall, 1.640625s user + 0.078125s system = 1.718750s CPU (139.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.218665s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.47676e-05
PHY-3002 : Step(250): len = 347236, overlap = 1.5
PHY-3002 : Step(251): len = 340195, overlap = 8.5
PHY-3002 : Step(252): len = 336360, overlap = 12.25
PHY-3002 : Step(253): len = 335459, overlap = 13.75
PHY-3002 : Step(254): len = 334133, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010060s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.3%)

PHY-3001 : Legalized: Len = 342911, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027003s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.7%)

PHY-3001 : 44 instances has been re-located, deltaX = 7, deltaY = 22, maxDist = 2.
PHY-3001 : Final: Len = 343531, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31199, tnet num: 8051, tinst num: 3715, tnode num: 38034, tedge num: 63574.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.575777s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.1%)

RUN-1004 : used memory is 377 MB, reserved memory is 366 MB, peak memory is 387 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3427/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 408512, over cnt = 548(1%), over = 793, worst = 9
PHY-1002 : len = 410392, over cnt = 335(0%), over = 442, worst = 4
PHY-1002 : len = 413352, over cnt = 134(0%), over = 185, worst = 4
PHY-1002 : len = 414560, over cnt = 37(0%), over = 46, worst = 4
PHY-1002 : len = 415016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.781149s wall, 1.187500s user + 0.203125s system = 1.390625s CPU (178.0%)

PHY-1001 : Congestion index: top1 = 40.09, top5 = 32.89, top10 = 29.31, top15 = 27.12.
PHY-1001 : End incremental global routing;  0.948162s wall, 1.359375s user + 0.203125s system = 1.562500s CPU (164.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.227809s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.328777s wall, 1.734375s user + 0.203125s system = 1.937500s CPU (145.8%)

OPT-1001 : Current memory(MB): used = 383, reserve = 370, peak = 387.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6956/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 415016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050578s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (123.6%)

PHY-1001 : Congestion index: top1 = 40.09, top5 = 32.89, top10 = 29.31, top15 = 27.12.
OPT-1001 : End congestion update;  0.193494s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163668s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.0%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.357290s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 383, reserve = 370, peak = 387.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164012s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (95.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6956/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 415016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051033s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.9%)

PHY-1001 : Congestion index: top1 = 40.09, top5 = 32.89, top10 = 29.31, top15 = 27.12.
PHY-1001 : End incremental global routing;  0.194664s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.215787s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6956/8054.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 415016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051740s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.6%)

PHY-1001 : Congestion index: top1 = 40.09, top5 = 32.89, top10 = 29.31, top15 = 27.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162845s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 39.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.256126s wall, 4.625000s user + 0.234375s system = 4.859375s CPU (114.2%)

RUN-1003 : finish command "place" in  26.161488s wall, 50.562500s user + 12.468750s system = 63.031250s CPU (240.9%)

RUN-1004 : used memory is 346 MB, reserved memory is 332 MB, peak memory is 387 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3718 instances
RUN-1001 : 1760 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8054 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5000 nets have 2 pins
RUN-1001 : 2107 nets have [3 - 5] pins
RUN-1001 : 745 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31199, tnet num: 8051, tinst num: 3715, tnode num: 38034, tedge num: 63574.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.453202s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.0%)

RUN-1004 : used memory is 366 MB, reserved memory is 353 MB, peak memory is 399 MB
PHY-1001 : 1760 mslices, 1761 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 396216, over cnt = 700(1%), over = 1211, worst = 9
PHY-1002 : len = 400864, over cnt = 418(1%), over = 621, worst = 8
PHY-1002 : len = 404304, over cnt = 187(0%), over = 292, worst = 7
PHY-1002 : len = 407304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.984629s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (152.3%)

PHY-1001 : Congestion index: top1 = 40.28, top5 = 32.67, top10 = 29.23, top15 = 27.07.
PHY-1001 : End global routing;  1.143195s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (144.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 405, reserve = 392, peak = 405.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_83 will be merged with clock u_image_select/mode[3]_syn_52
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 655, reserve = 645, peak = 655.
PHY-1001 : End build detailed router design. 4.007667s wall, 3.937500s user + 0.078125s system = 4.015625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 103144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.422030s wall, 4.406250s user + 0.015625s system = 4.421875s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 690, reserve = 680, peak = 690.
PHY-1001 : End phase 1; 4.428688s wall, 4.406250s user + 0.015625s system = 4.421875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 3304 net; 4.573035s wall, 4.562500s user + 0.015625s system = 4.578125s CPU (100.1%)

PHY-1022 : len = 812336, over cnt = 330(0%), over = 331, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 695, reserve = 685, peak = 695.
PHY-1001 : End initial routed; 15.721895s wall, 23.625000s user + 0.156250s system = 23.781250s CPU (151.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6683(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.854813s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 705, reserve = 695, peak = 705.
PHY-1001 : End phase 2; 17.576775s wall, 25.468750s user + 0.156250s system = 25.625000s CPU (145.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 812336, over cnt = 330(0%), over = 331, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.028071s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 810864, over cnt = 67(0%), over = 67, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.456427s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (136.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 811248, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.122068s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (204.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 811240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.060659s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6683(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.848342s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 93 feed throughs used by 56 nets
PHY-1001 : End commit to database; 0.868516s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 747, reserve = 738, peak = 747.
PHY-1001 : End phase 3; 3.555993s wall, 3.750000s user + 0.093750s system = 3.843750s CPU (108.1%)

PHY-1003 : Routed, final wirelength = 811240
PHY-1001 : Current memory(MB): used = 749, reserve = 740, peak = 749.
PHY-1001 : End export database. 0.025864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-1001 : End detail routing;  29.882919s wall, 37.890625s user + 0.343750s system = 38.234375s CPU (127.9%)

RUN-1003 : finish command "route" in  32.801256s wall, 41.281250s user + 0.390625s system = 41.671875s CPU (127.0%)

RUN-1004 : used memory is 707 MB, reserved memory is 699 MB, peak memory is 749 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5912   out of  19600   30.16%
#reg                     3011   out of  19600   15.36%
#le                      6686
  #lut only              3675   out of   6686   54.97%
  #reg only               774   out of   6686   11.58%
  #lut&reg               2237   out of   6686   33.46%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                     1449
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                  185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                  47
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                          25
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                  22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                          17
#7        u_image_process/wrreq                                      GCLK               mslice             Sdram_Control_4Port/data_path1/DATAIN[10]_syn_5.f0    10
#8        u_image_select/mode[3]_syn_52                              GCLK               mslice             u_image_select/mode[3]_syn_87.f0                      10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                      6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                  0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                  0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6686   |4395    |1517    |3011    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |675    |457     |123     |407     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |41      |0       |0       |
|    control1                          |control_interface                          |100    |71      |24      |55      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |64      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |64      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |20      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |23      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |76      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |76      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |31      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |23      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |88      |64      |31      |0       |0       |
|  u_camera_init                       |camera_init                                |577    |558     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |173    |170     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |45      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |4862   |3002    |1226    |2330    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |181    |128     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |169    |120     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |177    |128     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |168    |119     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1794   |1114    |410     |950     |0       |27      |
|      u_Divider_1                     |Divider                                    |163    |96      |32      |90      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |67      |32      |44      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |284    |127     |46      |184     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |181    |107     |46      |78      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |194    |98      |46      |91      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |159    |109     |45      |64      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |5       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |104     |45      |58      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |722    |430     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |231    |129     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |724    |435     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |135     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |420    |284     |85      |219     |0       |1       |
|      u_Divider_1                     |Divider                                    |190    |107     |32      |117     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |146    |37      |14      |120     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |356    |200     |92      |166     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |96      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |213    |104     |45      |117     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |155    |116     |36      |55      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |115    |91      |24      |29      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4931  
    #2          2       1097  
    #3          3       602   
    #4          4       361   
    #5        5-10      763   
    #6        11-50     113   
    #7       51-100      15   
    #8       101-500     4    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.157898s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (159.2%)

RUN-1004 : used memory is 708 MB, reserved memory is 700 MB, peak memory is 760 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3715
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8054, pip num: 70138
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 93
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3066 valid insts, and 208754 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.781306s wall, 72.859375s user + 0.640625s system = 73.500000s CPU (1271.3%)

RUN-1004 : used memory is 703 MB, reserved memory is 705 MB, peak memory is 890 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_183910.log"
