Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 25 19:17:08 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : tld_test_placa_a100t_cape
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          
TIMING-16  Warning           Large setup violation        91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (21)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: dna_fpga/divisor_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.452     -171.118                     93                 1444        0.032        0.000                      0                 1444        4.020        0.000                       0                   666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_50                {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 35.714}       71.429          14.000          
  clk_out3_clk_wiz_0  {0.000 71.429}       142.857         7.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.851        0.000                      0                  219        0.209        0.000                      0                  219        4.020        0.000                       0                    98  
  clk_out2_clk_wiz_0       65.583        0.000                      0                  152        0.081        0.000                      0                  152       35.214        0.000                       0                    71  
  clk_out3_clk_wiz_0      134.904        0.000                      0                 1028        0.032        0.000                      0                 1028       70.449        0.000                       0                   494  
  clkfbout_clk_wiz_0                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0       -2.452     -166.627                     90                   90        0.170        0.000                      0                   90  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       62.938        0.000                      0                   68        0.259        0.000                      0                   68  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0       -1.631       -4.491                      3                    3        0.092        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.145ns (25.007%)  route 3.434ns (74.993%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685    11.325    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[17]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[17]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.145ns (25.007%)  route 3.434ns (74.993%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685    11.325    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[18]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.145ns (25.007%)  route 3.434ns (74.993%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685    11.325    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[19]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[19]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.145ns (25.007%)  route 3.434ns (74.993%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685    11.325    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[20]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[20]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.145ns (25.529%)  route 3.340ns (74.471%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 16.370 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591    11.231    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685    16.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/C
                         clock pessimism              0.336    16.706    
                         clock uncertainty           -0.102    16.604    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.175    test_sdram/addr_to_test_reg[1]
  -------------------------------------------------------------------
                         required time                         16.175    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.145ns (25.529%)  route 3.340ns (74.471%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 16.370 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591    11.231    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685    16.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/C
                         clock pessimism              0.336    16.706    
                         clock uncertainty           -0.102    16.604    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.175    test_sdram/addr_to_test_reg[2]
  -------------------------------------------------------------------
                         required time                         16.175    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.145ns (25.529%)  route 3.340ns (74.471%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 16.370 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591    11.231    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685    16.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
                         clock pessimism              0.336    16.706    
                         clock uncertainty           -0.102    16.604    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.175    test_sdram/addr_to_test_reg[3]
  -------------------------------------------------------------------
                         required time                         16.175    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.145ns (25.529%)  route 3.340ns (74.471%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 16.370 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591    11.231    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685    16.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
                         clock pessimism              0.336    16.706    
                         clock uncertainty           -0.102    16.604    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429    16.175    test_sdram/addr_to_test_reg[4]
  -------------------------------------------------------------------
                         required time                         16.175    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.145ns (25.797%)  route 3.294ns (74.203%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.545    11.184    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[5]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.145ns (25.797%)  route 3.294ns (74.203%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 16.371 - 10.000 ) 
    Source Clock Delay      (SCD):    6.746ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.813     6.746    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.478     7.224 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           1.183     8.407    test_sdram/controlador/cke
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.295     8.702 r  test_sdram/controlador/addr_to_test[23]_i_3/O
                         net (fo=13, routed)          0.840     9.542    test_sdram/controlador/addr_to_test[23]_i_3_n_0
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562    10.228    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164    10.516    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.545    11.184    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    14.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686    16.371    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
                         clock pessimism              0.336    16.707    
                         clock uncertainty           -0.102    16.605    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429    16.176    test_sdram/addr_to_test_reg[6]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.168%)  route 0.128ns (40.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X23Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/FSM_onehot_state_reg[4]/Q
                         net (fo=14, routed)          0.128     2.336    test_sdram/FSM_onehot_state_reg_n_0_[4]
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.381 r  test_sdram/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.381    test_sdram/FSM_onehot_state[5]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.549     2.080    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     2.172    test_sdram/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/divclk_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.148ns (51.028%)  route 0.142ns (48.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.636     2.065    test_sdram/clk_out1
    SLICE_X30Y46         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     2.213 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, routed)           0.142     2.355    test_sdram/cke
    SLICE_X30Y46         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.910     2.625    test_sdram/clk_out1
    SLICE_X30Y46         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/CLK
                         clock pessimism             -0.560     2.065    
    SLICE_X30Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.129    test_sdram/divclk_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.436%)  route 0.183ns (49.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X23Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.183     2.391    test_sdram/controlador/Q[3]
    SLICE_X21Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.436 r  test_sdram/controlador/addr_to_test[0]_i_1/O
                         net (fo=1, routed)           0.000     2.436    test_sdram/controlador_n_57
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
                         clock pessimism             -0.546     2.083    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.091     2.174    test_sdram/addr_to_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.422%)  route 0.190ns (50.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 f  test_sdram/addr_to_test_reg[0]/Q
                         net (fo=10, routed)          0.190     2.398    test_sdram/addr_to_test_reg_n_0_[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.443 r  test_sdram/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.443    test_sdram/FSM_onehot_state[6]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.546     2.083    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     2.175    test_sdram/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.271%)  route 0.192ns (50.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X21Y46         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/addr_to_test_reg[0]/Q
                         net (fo=10, routed)          0.192     2.399    test_sdram/addr_to_test_reg_n_0_[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.444 r  test_sdram/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.444    test_sdram/FSM_onehot_state[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.546     2.083    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     2.175    test_sdram/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.847%)  route 0.195ns (51.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X23Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.195     2.403    test_sdram/FSM_onehot_state_reg_n_0_[3]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.448 r  test_sdram/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.448    test_sdram/FSM_onehot_state[2]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.549     2.080    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     2.171    test_sdram/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.776%)  route 0.195ns (51.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/controlador/clk_out1
    SLICE_X23Y44         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, routed)          0.195     2.403    test_sdram/controlador/state_reg_n_0_[1]
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.448 r  test_sdram/controlador/reg_return_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.448    test_sdram/controlador/return_state[2]
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/controlador/clk_out1
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/C
                         clock pessimism             -0.549     2.080    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     2.171    test_sdram/controlador/reg_return_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.648%)  route 0.196ns (51.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/controlador/clk_out1
    SLICE_X23Y44         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, routed)          0.196     2.404    test_sdram/controlador/state_reg_n_0_[1]
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.449 r  test_sdram/controlador/reg_return_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.449    test_sdram/controlador/return_state[3]
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/controlador/clk_out1
    SLICE_X22Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/C
                         clock pessimism             -0.549     2.080    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.092     2.172    test_sdram/controlador/reg_return_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.552%)  route 0.215ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X22Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.215     2.423    test_sdram/FSM_onehot_state_reg_n_0_[2]
    SLICE_X23Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X23Y46         FDRE                                         r  test_sdram/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.549     2.080    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.066     2.146    test_sdram/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.189ns (44.428%)  route 0.236ns (55.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/controlador/clk_out1
    SLICE_X23Y44         FDRE                                         r  test_sdram/controlador/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 f  test_sdram/controlador/state_reg[2]/Q
                         net (fo=38, routed)          0.236     2.444    test_sdram/controlador/state_reg_n_0_[2]
    SLICE_X24Y44         LUT5 (Prop_lut5_I3_O)        0.048     2.492 r  test_sdram/controlador/reg_return_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.492    test_sdram/controlador/return_state[1]
    SLICE_X24Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.913     2.628    test_sdram/controlador/clk_out1
    SLICE_X24Y44         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[1]/C
                         clock pessimism             -0.524     2.104    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.107     2.211    test_sdram/controlador/reg_return_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    los_relojes/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y46     test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     test_sdram/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.583ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.131ns (22.422%)  route 3.913ns (77.578%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.275    11.860    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  modo_vga/addrvga_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X5Y30          FDRE                                         r  modo_vga/addrvga_reg[6]/C
                         clock pessimism              0.352    78.221    
                         clock uncertainty           -0.143    78.079    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.636    77.443    modo_vga/addrvga_reg[6]
  -------------------------------------------------------------------
                         required time                         77.443    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 65.583    

Slack (MET) :             65.652ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.131ns (23.176%)  route 3.749ns (76.824%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.111    11.696    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[0]/C
                         clock pessimism              0.352    78.221    
                         clock uncertainty           -0.143    78.079    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.731    77.348    modo_vga/addrvga_reg[0]
  -------------------------------------------------------------------
                         required time                         77.348    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 65.652    

Slack (MET) :             65.652ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.131ns (23.176%)  route 3.749ns (76.824%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.111    11.696    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X6Y30          FDRE                                         r  modo_vga/addrvga_reg[1]/C
                         clock pessimism              0.352    78.221    
                         clock uncertainty           -0.143    78.079    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.731    77.348    modo_vga/addrvga_reg[1]
  -------------------------------------------------------------------
                         required time                         77.348    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 65.652    

Slack (MET) :             65.718ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.131ns (23.035%)  route 3.779ns (76.965%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.141    11.726    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X4Y29          FDRE                                         r  modo_vga/addrvga_reg[5]/C
                         clock pessimism              0.353    78.222    
                         clock uncertainty           -0.143    78.080    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.636    77.444    modo_vga/addrvga_reg[5]
  -------------------------------------------------------------------
                         required time                         77.444    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 65.718    

Slack (MET) :             65.744ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.131ns (23.055%)  route 3.775ns (76.945%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.137    11.722    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[2]/C
                         clock pessimism              0.375    78.244    
                         clock uncertainty           -0.143    78.102    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.636    77.466    modo_vga/addrvga_reg[2]
  -------------------------------------------------------------------
                         required time                         77.466    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 65.744    

Slack (MET) :             65.744ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.131ns (23.055%)  route 3.775ns (76.945%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.137    11.722    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[3]/C
                         clock pessimism              0.375    78.244    
                         clock uncertainty           -0.143    78.102    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.636    77.466    modo_vga/addrvga_reg[3]
  -------------------------------------------------------------------
                         required time                         77.466    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 65.744    

Slack (MET) :             65.744ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.131ns (23.055%)  route 3.775ns (76.945%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.137    11.722    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[4]/C
                         clock pessimism              0.375    78.244    
                         clock uncertainty           -0.143    78.102    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.636    77.466    modo_vga/addrvga_reg[4]
  -------------------------------------------------------------------
                         required time                         77.466    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 65.744    

Slack (MET) :             65.744ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.131ns (23.055%)  route 3.775ns (76.945%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 77.870 - 71.429 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.883     6.816    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     7.272 r  modo_vga/addrvga_reg[7]/Q
                         net (fo=12, routed)          1.453     8.725    modo_vga/addrvga[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.849 r  modo_vga/addrvga2_carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    modo_vga/addrvga2_carry_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.247 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           1.185    10.432    modo_vga/addrvga2
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.153    10.585 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, routed)          1.137    11.722    modo_vga/addrvga[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.756    77.870    modo_vga/clk_out2
    SLICE_X5Y29          FDRE                                         r  modo_vga/addrvga_reg[7]/C
                         clock pessimism              0.375    78.244    
                         clock uncertainty           -0.143    78.102    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.636    77.466    modo_vga/addrvga_reg[7]
  -------------------------------------------------------------------
                         required time                         77.466    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 65.744    

Slack (MET) :             65.918ns  (required time - arrival time)
  Source:                 audio/cnt_2000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.890ns (18.158%)  route 4.012ns (81.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 77.607 - 71.429 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.610     6.543    audio/clk_out2
    SLICE_X60Y76         FDRE                                         r  audio/cnt_2000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  audio/cnt_2000_reg[8]/Q
                         net (fo=2, routed)           1.074     8.135    audio/cnt_2000[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.259 f  audio/cnt_2000[12]_i_3/O
                         net (fo=1, routed)           0.433     8.692    audio/cnt_2000[12]_i_3_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.816 r  audio/cnt_2000[12]_i_2/O
                         net (fo=28, routed)          1.640    10.456    audio/cnt_2000[12]_i_1_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.580 r  audio/sample_addr[11]_i_1/O
                         net (fo=11, routed)          0.864    11.444    audio/sample_addr[11]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.493    77.607    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/C
                         clock pessimism              0.327    77.934    
                         clock uncertainty           -0.143    77.792    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    77.363    audio/sample_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         77.363    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 65.918    

Slack (MET) :             65.918ns  (required time - arrival time)
  Source:                 audio/cnt_2000_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.890ns (18.158%)  route 4.012ns (81.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 77.607 - 71.429 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.610     6.543    audio/clk_out2
    SLICE_X60Y76         FDRE                                         r  audio/cnt_2000_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  audio/cnt_2000_reg[8]/Q
                         net (fo=2, routed)           1.074     8.135    audio/cnt_2000[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.259 f  audio/cnt_2000[12]_i_3/O
                         net (fo=1, routed)           0.433     8.692    audio/cnt_2000[12]_i_3_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.816 r  audio/cnt_2000[12]_i_2/O
                         net (fo=28, routed)          1.640    10.456    audio/cnt_2000[12]_i_1_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.580 r  audio/sample_addr[11]_i_1/O
                         net (fo=11, routed)          0.864    11.444    audio/sample_addr[11]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.493    77.607    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/C
                         clock pessimism              0.327    77.934    
                         clock uncertainty           -0.143    77.792    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    77.363    audio/sample_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         77.363    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 65.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[7]/Q
                         net (fo=3, routed)           0.180     2.305    audio/sample_addr_reg_n_0_[7]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.823%)  route 0.181ns (56.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y78         FDRE                                         r  audio/sample_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[11]/Q
                         net (fo=4, routed)           0.181     2.306    audio/sample_addr_reg_n_0_[11]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.481%)  route 0.246ns (63.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X64Y77         FDRE                                         r  audio/sample_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[0]/Q
                         net (fo=4, routed)           0.246     2.371    audio/sample_addr_reg_n_0_[0]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.520     2.062    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.245    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.449%)  route 0.226ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[5]/Q
                         net (fo=3, routed)           0.226     2.351    audio/sample_addr_reg_n_0_[5]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.611%)  route 0.234ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.554     1.982    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  audio/sample_addr_reg[1]/Q
                         net (fo=3, routed)           0.234     2.357    audio/sample_addr_reg_n_0_[1]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y77         FDRE                                         r  audio/sample_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[6]/Q
                         net (fo=4, routed)           0.233     2.358    audio/sample_addr_reg_n_0_[6]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.514%)  route 0.235ns (62.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y78         FDRE                                         r  audio/sample_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[9]/Q
                         net (fo=3, routed)           0.235     2.360    audio/sample_addr_reg_n_0_[9]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.554     1.982    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  audio/sample_addr_reg[4]/Q
                         net (fo=4, routed)           0.299     2.422    audio/sample_addr_reg_n_0_[4]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.997%)  route 0.300ns (68.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.556     1.984    audio/clk_out2
    SLICE_X63Y78         FDRE                                         r  audio/sample_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  audio/sample_addr_reg[10]/Q
                         net (fo=3, routed)           0.300     2.425    audio/sample_addr_reg_n_0_[10]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.809%)  route 0.302ns (68.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.554     1.982    audio/clk_out2
    SLICE_X63Y76         FDRE                                         r  audio/sample_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  audio/sample_addr_reg[2]/Q
                         net (fo=3, routed)           0.302     2.426    audio/sample_addr_reg_n_0_[2]
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.867     2.582    audio/clk_out2
    RAMB36_X1Y15         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
                         clock pessimism             -0.541     2.041    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.224    audio/sample_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.714 }
Period(ns):         71.429
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         71.429      68.485     RAMB36_X0Y6      modo_vga/memscan/scan_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         71.429      68.853     RAMB36_X1Y15     audio/sample_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         71.429      68.853     RAMB36_X0Y6      modo_vga/memscan/scan_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         71.429      69.273     BUFGCTRL_X0Y3    los_relojes/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         71.429      70.180     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       71.429      141.931    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X61Y75     audio/cnt_2000_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y77     audio/cnt_2000_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214     SLICE_X60Y75     audio/cnt_2000_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      134.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.904ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.288ns (17.542%)  route 6.054ns (82.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 149.218 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.951    14.079    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.676   149.218    mensajes/teletipo/screen/clk_out3
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[1]/C
                         clock pessimism              0.336   149.554    
                         clock uncertainty           -0.161   149.393    
    SLICE_X16Y31         FDRE (Setup_fdre_C_CE)      -0.409   148.984    mensajes/teletipo/screen/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.984    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                134.904    

Slack (MET) :             134.904ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.288ns (17.542%)  route 6.054ns (82.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 149.218 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.951    14.079    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.676   149.218    mensajes/teletipo/screen/clk_out3
    SLICE_X16Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[2]/C
                         clock pessimism              0.336   149.554    
                         clock uncertainty           -0.161   149.393    
    SLICE_X16Y31         FDRE (Setup_fdre_C_CE)      -0.409   148.984    mensajes/teletipo/screen/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                        148.984    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                134.904    

Slack (MET) :             135.049ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.288ns (17.876%)  route 5.917ns (82.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.368ns = ( 149.225 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.814    13.942    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.683   149.225    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[4]/C
                         clock pessimism              0.336   149.561    
                         clock uncertainty           -0.161   149.400    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.409   148.991    mensajes/teletipo/screen/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.991    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                135.049    

Slack (MET) :             135.049ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.288ns (17.876%)  route 5.917ns (82.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.368ns = ( 149.225 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.814    13.942    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.683   149.225    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y34         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[5]/C
                         clock pessimism              0.336   149.561    
                         clock uncertainty           -0.161   149.400    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.409   148.991    mensajes/teletipo/screen/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.991    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                135.049    

Slack (MET) :             135.188ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 1.288ns (18.232%)  route 5.777ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 149.224 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.673    13.801    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.682   149.224    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[6]/C
                         clock pessimism              0.336   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.409   148.990    mensajes/teletipo/screen/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.990    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                135.188    

Slack (MET) :             135.188ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 1.288ns (18.232%)  route 5.777ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 149.224 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.673    13.801    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.682   149.224    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/C
                         clock pessimism              0.336   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.409   148.990    mensajes/teletipo/screen/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.990    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                135.188    

Slack (MET) :             135.241ns  (required time - arrival time)
  Source:                 vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.419ns (47.683%)  route 0.460ns (52.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 149.100 - 142.857 ) 
    Source Clock Delay      (SCD):    6.561ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.628     6.561    vuelta_al_spectrum/el_multiboot/clk_out3
    SLICE_X29Y80         FDRE                                         r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.419     6.980 r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/Q
                         net (fo=1, routed)           0.460     7.440    vuelta_al_spectrum/el_icap/Q[10]
    ICAP_X0Y1            ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.557   149.100    vuelta_al_spectrum/el_icap/clk_out3
    ICAP_X0Y1            ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/CLK
                         clock pessimism              0.344   149.444    
                         clock uncertainty           -0.161   149.283    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -6.602   142.681    vuelta_al_spectrum/el_icap/ICAP_i
  -------------------------------------------------------------------
                         required time                        142.681    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                135.241    

Slack (MET) :             135.341ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.288ns (18.636%)  route 5.623ns (81.364%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.366ns = ( 149.223 - 142.857 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.899    11.783    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.152    11.935 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_3/O
                         net (fo=9, routed)           0.823    12.758    mensajes/teletipo/screen/bg/sincronismos/chc_reg[0]
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.370    13.128 r  mensajes/teletipo/screen/bg/sincronismos/shiftreg[7]_i_1/O
                         net (fo=7, routed)           0.520    13.648    mensajes/teletipo/screen/shiftreg[7]
    SLICE_X13Y32         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.681   149.223    mensajes/teletipo/screen/clk_out3
    SLICE_X13Y32         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[3]/C
                         clock pessimism              0.336   149.559    
                         clock uncertainty           -0.161   149.398    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.409   148.989    mensajes/teletipo/screen/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                        148.989    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                135.341    

Slack (MET) :             135.349ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 1.378ns (18.897%)  route 5.914ns (81.103%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 149.224 - 142.857 ) 
    Source Clock Delay      (SCD):    6.788ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.856     6.788    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     7.670 r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DOBDO[0]
                         net (fo=226, routed)         3.270    10.940    mensajes/teletipo/screen/buffer_pantalla/character[0]
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.064 r  mensajes/teletipo/screen/buffer_pantalla/g27_b7/O
                         net (fo=2, routed)           0.948    12.012    mensajes/teletipo/screen/buffer_pantalla/g27_b7_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.136 r  mensajes/teletipo/screen/buffer_pantalla/shiftreg[7]_i_7/O
                         net (fo=2, routed)           0.738    12.874    mensajes/teletipo/screen/buffer_pantalla/shiftreg[7]_i_7_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.998 r  mensajes/teletipo/screen/buffer_pantalla/shiftreg[7]_i_4/O
                         net (fo=1, routed)           0.958    13.957    mensajes/teletipo/screen/buffer_pantalla/shiftreg[7]_i_4_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    14.081 r  mensajes/teletipo/screen/buffer_pantalla/shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.000    14.081    mensajes/teletipo/screen/buffer_pantalla_n_1
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.682   149.224    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/C
                         clock pessimism              0.336   149.560    
                         clock uncertainty           -0.161   149.399    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.031   149.430    mensajes/teletipo/screen/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        149.430    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                135.349    

Slack (MET) :             135.386ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 1.378ns (18.877%)  route 5.922ns (81.123%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 149.222 - 142.857 ) 
    Source Clock Delay      (SCD):    6.788ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.856     6.788    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     7.670 r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DOBDO[0]
                         net (fo=226, routed)         3.630    11.301    mensajes/teletipo/screen/buffer_pantalla/character[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I1_O)        0.124    11.425 r  mensajes/teletipo/screen/buffer_pantalla/g22_b0/O
                         net (fo=1, routed)           0.819    12.244    mensajes/teletipo/screen/buffer_pantalla/g22_b0_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.368 r  mensajes/teletipo/screen/buffer_pantalla/shiftreg[0]_i_8/O
                         net (fo=1, routed)           0.777    13.145    mensajes/teletipo/screen/buffer_pantalla/shiftreg[0]_i_8_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.269 r  mensajes/teletipo/screen/buffer_pantalla/shiftreg[0]_i_4/O
                         net (fo=1, routed)           0.695    13.964    mensajes/teletipo/screen/buffer_pantalla_n_9
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.088 r  mensajes/teletipo/screen/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.088    mensajes/teletipo/screen/shiftreg[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   145.445    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   145.528 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   147.451    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.542 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.680   149.222    mensajes/teletipo/screen/clk_out3
    SLICE_X10Y31         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[0]/C
                         clock pessimism              0.336   149.558    
                         clock uncertainty           -0.161   149.397    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.077   149.474    mensajes/teletipo/screen/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                        149.474    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                135.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.205 r  mensajes/teletipo/dscreen_reg[2]/Q
                         net (fo=1, routed)           0.106     2.311    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[2]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.279    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.205 r  mensajes/teletipo/dscreen_reg[3]/Q
                         net (fo=1, routed)           0.107     2.312    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[3]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.279    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.205 r  mensajes/teletipo/dscreen_reg[6]/Q
                         net (fo=1, routed)           0.107     2.312    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[6]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.279    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     2.205 r  mensajes/teletipo/dscreen_reg[5]/Q
                         net (fo=1, routed)           0.108     2.313    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[5]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.279    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.511%)  route 0.111ns (46.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     2.192 r  mensajes/teletipo/dscreen_reg[4]/Q
                         net (fo=1, routed)           0.111     2.303    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[4]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102     2.226    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mensajes/teletipo/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.622%)  route 0.212ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.637     2.066    mensajes/teletipo/clk_out3
    SLICE_X10Y38         FDRE                                         r  mensajes/teletipo/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     2.230 r  mensajes/teletipo/addr_reg[0]/Q
                         net (fo=9, routed)           0.212     2.442    mensajes/teletipo/screen/buffer_pantalla/Q[0]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.524     2.145    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.328    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mensajes/teletipo/screen/charaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.864%)  route 0.202ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/screen/clk_out3
    SLICE_X8Y35          FDRE                                         r  mensajes/teletipo/screen/charaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     2.228 r  mensajes/teletipo/screen/charaddr_reg[3]/Q
                         net (fo=1, routed)           0.202     2.429    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_3[3]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.951     2.666    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
                         clock pessimism             -0.545     2.121    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.304    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mensajes/teletipo/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.009%)  route 0.230ns (61.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.636     2.065    mensajes/teletipo/clk_out3
    SLICE_X9Y37          FDRE                                         r  mensajes/teletipo/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     2.206 r  mensajes/teletipo/addr_reg[3]/Q
                         net (fo=5, routed)           0.230     2.436    mensajes/teletipo/screen/buffer_pantalla/Q[3]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.307    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.824%)  route 0.164ns (56.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     2.192 r  mensajes/teletipo/dscreen_reg[7]/Q
                         net (fo=1, routed)           0.164     2.356    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[7]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.102     2.226    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mensajes/teletipo/dscreen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.579%)  route 0.166ns (56.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.635     2.064    mensajes/teletipo/clk_out3
    SLICE_X9Y36          FDRE                                         r  mensajes/teletipo/dscreen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     2.192 r  mensajes/teletipo/dscreen_reg[1]/Q
                         net (fo=1, routed)           0.166     2.358    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg_4[1]
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.954     2.669    mensajes/teletipo/screen/buffer_pantalla/clk_out3
    RAMB18_X0Y14         RAMB18E1                                     r  mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
                         clock pessimism             -0.545     2.124    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.102     2.226    mensajes/teletipo/screen/buffer_pantalla/screenrom_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        142.857     132.857    ICAP_X0Y1        vuelta_al_spectrum/el_icap/ICAP_i/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         142.857     139.913    RAMB18_X0Y14     mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         142.857     140.281    RAMB18_X0Y14     mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         142.857     140.702    BUFGCTRL_X0Y0    los_relojes/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         142.857     141.608    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X26Y41     mensajes/addrstr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857    SLICE_X19Y43     mensajes/addrstr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       142.857     70.503     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         71.429      70.449     SLICE_X38Y47     test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X52Y96     dna_fpga/divisor_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X18Y40     mensajes/addrstr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929     SLICE_X26Y41     mensajes/addrstr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { los_relojes/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  los_relojes/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           90  Failing Endpoints,  Worst Slack       -2.452ns,  Total Violation     -166.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.939ns  (logic 0.828ns (28.176%)  route 2.111ns (71.824%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685   438.260    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[17]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[17]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.260    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.939ns  (logic 0.828ns (28.176%)  route 2.111ns (71.824%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685   438.260    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[18]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.260    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.939ns  (logic 0.828ns (28.176%)  route 2.111ns (71.824%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685   438.260    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[19]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[19]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.260    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.939ns  (logic 0.828ns (28.176%)  route 2.111ns (71.824%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.685   438.260    test_sdram/controlador_n_52
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y46         FDRE                                         r  test_sdram/addr_to_test_reg[20]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[20]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.260    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 436.370 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591   438.166    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685   436.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[1]/C
                         clock pessimism              0.147   436.517    
                         clock uncertainty           -0.281   436.236    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.807    test_sdram/addr_to_test_reg[1]
  -------------------------------------------------------------------
                         required time                        435.807    
                         arrival time                        -438.166    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 436.370 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591   438.166    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685   436.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[2]/C
                         clock pessimism              0.147   436.517    
                         clock uncertainty           -0.281   436.236    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.807    test_sdram/addr_to_test_reg[2]
  -------------------------------------------------------------------
                         required time                        435.807    
                         arrival time                        -438.166    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 436.370 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591   438.166    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685   436.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
                         clock pessimism              0.147   436.517    
                         clock uncertainty           -0.281   436.236    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.807    test_sdram/addr_to_test_reg[3]
  -------------------------------------------------------------------
                         required time                        435.807    
                         arrival time                        -438.166    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 436.370 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.591   438.166    test_sdram/controlador_n_52
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.685   436.370    test_sdram/clk_out1
    SLICE_X20Y42         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
                         clock pessimism              0.147   436.517    
                         clock uncertainty           -0.281   436.236    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.429   435.807    test_sdram/addr_to_test_reg[4]
  -------------------------------------------------------------------
                         required time                        435.807    
                         arrival time                        -438.166    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.589%)  route 1.970ns (70.411%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.545   438.120    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[5]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[5]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.120    
  -------------------------------------------------------------------
                         slack                                 -2.312    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.589%)  route 1.970ns (70.411%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 436.371 - 430.000 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 435.321 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   431.302    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   431.390 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018   433.408    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   433.504 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.817   435.321    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456   435.777 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.700   436.477    test_sdram/controlador/sdramtest_init
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124   436.601 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, routed)           0.562   437.163    test_sdram/controlador/initial_rst12_out
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124   437.287 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, routed)          0.164   437.451    test_sdram/controlador/FSM_onehot_state_reg[4]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124   437.575 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, routed)          0.545   438.120    test_sdram/controlador_n_52
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   432.588    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   432.671 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   434.594    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   434.685 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.686   436.371    test_sdram/clk_out1
    SLICE_X20Y43         FDRE                                         r  test_sdram/addr_to_test_reg[6]/C
                         clock pessimism              0.147   436.518    
                         clock uncertainty           -0.281   436.237    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.429   435.808    test_sdram/addr_to_test_reg[6]
  -------------------------------------------------------------------
                         required time                        435.808    
                         arrival time                        -438.120    
  -------------------------------------------------------------------
                         slack                                 -2.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[2]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.349%)  route 0.578ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.213     2.831    test_sdram/controlador_n_55
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[6]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.211%)  route 0.582ns (75.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.217     2.835    test_sdram/controlador_n_55
    SLICE_X16Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X16Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[4]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X16Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.211%)  route 0.582ns (75.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.365     2.573    test_sdram/controlador/sdramtest_init
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.618 r  test_sdram/controlador/data_to_sdram[14]_i_1/O
                         net (fo=8, routed)           0.217     2.835    test_sdram/controlador_n_55
    SLICE_X16Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X16Y46         FDSE                                         r  test_sdram/data_to_sdram_reg[8]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X16Y46         FDSE (Hold_fdse_C_S)        -0.018     2.661    test_sdram/data_to_sdram_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/test_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.855%)  route 0.662ns (74.145%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.315     2.523    test_sdram/controlador/sdramtest_init
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.568 r  test_sdram/controlador/test_in_progress_i_2/O
                         net (fo=2, routed)           0.347     2.915    test_sdram/controlador/test_in_progress_i_2_n_0
    SLICE_X17Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.960 r  test_sdram/controlador/test_in_progress_i_1/O
                         net (fo=1, routed)           0.000     2.960    test_sdram/controlador_n_50
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.914     2.629    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.092     2.771    test_sdram/test_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.168%)  route 0.617ns (76.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.638     2.067    teclas/clk_out3
    SLICE_X16Y45         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  teclas/sdramtests_reg/Q
                         net (fo=5, routed)           0.297     2.505    test_sdram/controlador/sdramtest_init
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.550 r  test_sdram/controlador/data_to_sdram[15]_i_1/O
                         net (fo=8, routed)           0.320     2.870    test_sdram/controlador_n_54
    SLICE_X18Y47         FDRE                                         r  test_sdram/data_to_sdram_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.915     2.630    test_sdram/clk_out1
    SLICE_X18Y47         FDRE                                         r  test_sdram/data_to_sdram_reg[11]/C
                         clock pessimism             -0.231     2.399    
                         clock uncertainty            0.281     2.680    
    SLICE_X18Y47         FDRE (Hold_fdre_C_R)        -0.018     2.662    test_sdram/data_to_sdram_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       62.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.938ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 1.008ns (13.287%)  route 6.578ns (86.713%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.521    13.071    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.118    13.189 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_8/O
                         net (fo=1, routed)           1.135    14.323    modo_vga/memscan/DIADI[8]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.443    77.261    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.261    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                 62.938    

Slack (MET) :             63.176ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 1.040ns (14.156%)  route 6.307ns (85.844%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.398    11.282    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    11.406 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, routed)          1.143    12.549    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.150    12.699 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_1/O
                         net (fo=1, routed)           1.385    14.083    modo_vga/memscan/DIADI[15]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.445    77.259    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.259    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                 63.176    

Slack (MET) :             63.195ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.040ns (14.232%)  route 6.267ns (85.767%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.285    12.835    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    12.985 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_5/O
                         net (fo=1, routed)           1.059    14.044    modo_vga/memscan/DIADI[11]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.465    77.239    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.239    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 63.195    

Slack (MET) :             63.227ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 1.014ns (13.521%)  route 6.485ns (86.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.030    12.580    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.124    12.704 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_7/O
                         net (fo=1, routed)           1.533    14.236    modo_vga/memscan/DIADI[9]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241    77.463    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.463    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                 63.227    

Slack (MET) :             63.336ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 1.014ns (13.720%)  route 6.376ns (86.280%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.521    13.071    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.195 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_10/O
                         net (fo=1, routed)           0.933    14.127    modo_vga/memscan/DIADI[6]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    77.463    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.463    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 63.336    

Slack (MET) :             63.379ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 1.014ns (13.802%)  route 6.333ns (86.198%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.398    11.282    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    11.406 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, routed)          1.320    12.726    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    12.850 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_3/O
                         net (fo=1, routed)           1.234    14.084    modo_vga/memscan/DIADI[13]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.241    77.463    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.463    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                 63.379    

Slack (MET) :             63.438ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.042ns (14.705%)  route 6.044ns (85.295%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.351    12.901    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.152    13.053 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_9/O
                         net (fo=1, routed)           0.770    13.823    modo_vga/memscan/DIADI[7]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.443    77.261    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.261    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 63.438    

Slack (MET) :             63.468ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 1.009ns (14.313%)  route 6.041ns (85.687%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.398    11.282    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    11.406 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, routed)          1.196    12.602    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.119    12.721 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_2/O
                         net (fo=1, routed)           1.066    13.787    modo_vga/memscan/DIADI[14]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.449    77.255    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.255    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 63.468    

Slack (MET) :             63.511ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.014ns (14.054%)  route 6.201ns (85.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.398    11.282    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124    11.406 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=10, routed)          1.196    12.602    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    12.726 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_4/O
                         net (fo=1, routed)           1.226    13.952    modo_vga/memscan/DIADI[12]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.241    77.463    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.463    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 63.511    

Slack (MET) :             63.542ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 1.014ns (14.114%)  route 6.170ns (85.886%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 77.838 - 71.429 ) 
    Source Clock Delay      (SCD):    6.737ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.818 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.836    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.804     6.737    mensajes/teletipo/screen/bg/sincronismos/clk_out3
    SLICE_X10Y28         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     7.255 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[4]/Q
                         net (fo=12, routed)          1.188     8.443    mensajes/teletipo/screen/bg/sincronismos/vc[4]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.567 f  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.193     9.759    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.542    11.426    mensajes/teletipo/screen/bg/sincronismos/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.550 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, routed)          1.285    12.835    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.124    12.959 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_6/O
                         net (fo=1, routed)           0.962    13.921    modo_vga/memscan/DIADI[10]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    74.100 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    76.023    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.114 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          1.724    77.838    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.147    77.985    
                         clock uncertainty           -0.281    77.704    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    77.463    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         77.463    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 63.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 modo_vga/totalhor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/scaneffect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.383ns (39.779%)  route 0.580ns (60.221%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X7Y28          FDRE                                         r  modo_vga/totalhor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     2.227 r  modo_vga/totalhor_reg[0]/Q
                         net (fo=1, routed)           0.138     2.365    modo_vga/totalhor[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.045     2.410 r  modo_vga/addrvga2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    modo_vga/addrvga2_carry_i_4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.562 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, routed)           0.442     3.004    modo_vga/addrvga2
    SLICE_X8Y30          LUT6 (Prop_lut6_I3_O)        0.045     3.049 r  modo_vga/scaneffect_i_1/O
                         net (fo=1, routed)           0.000     3.049    modo_vga/scaneffect_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  modo_vga/scaneffect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.904     2.619    modo_vga/clk_out2
    SLICE_X8Y30          FDRE                                         r  modo_vga/scaneffect_reg/C
                         clock pessimism             -0.231     2.388    
                         clock uncertainty            0.281     2.669    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121     2.790    modo_vga/scaneffect_reg
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.148ns (14.314%)  route 0.886ns (85.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.148     2.234 r  modo_vga/addrvideo_reg[4]/Q
                         net (fo=5, routed)           0.886     3.120    modo_vga/memscan/Q[4]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     2.844    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.141ns (12.966%)  route 0.946ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X5Y28          FDRE                                         r  modo_vga/addrvideo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     2.227 r  modo_vga/addrvideo_reg[1]/Q
                         net (fo=8, routed)           0.946     3.173    modo_vga/memscan/Q[1]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.897    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.164ns (15.005%)  route 0.929ns (84.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.250 r  modo_vga/addrvideo_reg[3]/Q
                         net (fo=6, routed)           0.929     3.179    modo_vga/memscan/Q[3]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.897    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.164ns (14.893%)  route 0.937ns (85.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.250 r  modo_vga/addrvideo_reg[5]/Q
                         net (fo=4, routed)           0.937     3.187    modo_vga/memscan/Q[5]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.897    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.128ns (11.788%)  route 0.958ns (88.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.659     2.088    modo_vga/clk_out3
    SLICE_X7Y30          FDRE                                         r  modo_vga/addrvideo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     2.216 r  modo_vga/addrvideo_reg[8]/Q
                         net (fo=7, routed)           0.958     3.174    modo_vga/memscan/Q[8]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     2.844    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.128ns (11.773%)  route 0.959ns (88.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X5Y28          FDRE                                         r  modo_vga/addrvideo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.128     2.214 r  modo_vga/addrvideo_reg[2]/Q
                         net (fo=7, routed)           0.959     3.173    modo_vga/memscan/Q[2]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     2.843    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 mensajes/teletipo/screen/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.302%)  route 0.955ns (83.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.634     2.063    mensajes/teletipo/screen/clk_out3
    SLICE_X15Y33         FDRE                                         r  mensajes/teletipo/screen/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     2.204 r  mensajes/teletipo/screen/shiftreg_reg[7]/Q
                         net (fo=30, routed)          0.504     2.708    mensajes/teletipo/screen/bg/sincronismos/scan_reg[0]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.753 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_16/O
                         net (fo=1, routed)           0.450     3.204    modo_vga/memscan/DIADI[0]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.869    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.164ns (14.194%)  route 0.991ns (85.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.657     2.086    modo_vga/clk_out3
    SLICE_X6Y28          FDRE                                         r  modo_vga/addrvideo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     2.250 r  modo_vga/addrvideo_reg[0]/Q
                         net (fo=9, routed)           0.991     3.241    modo_vga/memscan/Q[0]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.897    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.141ns (11.786%)  route 1.055ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.631     2.060    modo_vga/clk_out3
    SLICE_X9Y30          FDRE                                         r  modo_vga/addrvideo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     2.201 r  modo_vga/addrvideo_reg[10]/Q
                         net (fo=2, routed)           1.055     3.256    modo_vga/memscan/Q[10]
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout2_buf/O
                         net (fo=69, routed)          0.949     2.664    modo_vga/memscan/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.231     2.433    
                         clock uncertainty            0.281     2.714    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.897    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.631ns,  Total Violation       -4.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        2.577ns  (logic 0.704ns (27.314%)  route 1.873ns (72.686%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 577.800 - 571.429 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 576.750 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.817   576.750    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.206 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, routed)           1.042   578.248    mensajes/sdramtest_progress
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.124   578.372 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, routed)           0.831   579.203    mensajes/addrstr[2]_i_2_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.124   579.327 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, routed)           0.000   579.327    mensajes/addrstr[2]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   574.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.100 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   576.023    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.114 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.686   577.800    mensajes/clk_out3
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism              0.147   577.947    
                         clock uncertainty           -0.281   577.666    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.031   577.697    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                        577.697    
                         arrival time                        -579.327    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        2.522ns  (logic 0.704ns (27.918%)  route 1.818ns (72.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 577.800 - 571.429 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 576.750 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.817   576.750    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.206 f  test_sdram/test_in_progress_reg/Q
                         net (fo=4, routed)           0.928   578.134    mensajes/sdramtest_progress
    SLICE_X18Y44         LUT5 (Prop_lut5_I3_O)        0.124   578.258 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, routed)           0.890   579.148    mensajes/addrstr[1]_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124   579.272 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, routed)           0.000   579.272    mensajes/addrstr[1]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   574.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.100 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   576.023    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.114 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.686   577.800    mensajes/clk_out3
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism              0.147   577.947    
                         clock uncertainty           -0.281   577.666    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)        0.032   577.698    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                        577.698    
                         arrival time                        -579.272    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        2.234ns  (logic 0.704ns (31.520%)  route 1.530ns (68.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 577.801 - 571.429 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 576.750 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.730    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.818 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   574.836    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   574.932 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          1.817   576.750    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456   577.206 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, routed)           0.886   578.092    mensajes/sdramtest_progress
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124   578.216 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, routed)           0.644   578.859    mensajes/addrstr[3]_i_3_n_0
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.124   578.983 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, routed)           0.000   578.983    mensajes/addrstr[3]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   574.017    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   574.100 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   576.023    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   576.114 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         1.687   577.801    mensajes/clk_out3
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism              0.147   577.948    
                         clock uncertainty           -0.281   577.667    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)        0.031   577.698    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                        577.698    
                         arrival time                        -578.983    
  -------------------------------------------------------------------
                         slack                                 -1.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.964%)  route 0.567ns (71.036%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X17Y44         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, routed)           0.332     2.540    mensajes/sdramtest_progress
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.585 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, routed)           0.235     2.819    mensajes/addrstr[3]_i_3_n_0
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.864 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.864    mensajes/addrstr[3]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.915     2.630    mensajes/clk_out3
    SLICE_X17Y47         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism             -0.231     2.399    
                         clock uncertainty            0.281     2.680    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.092     2.772    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.573%)  route 0.577ns (71.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 f  test_sdram/test_result_reg/Q
                         net (fo=3, routed)           0.259     2.466    mensajes/sdramtest_result
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.511 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, routed)           0.319     2.830    mensajes/addrstr[1]_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.875 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.875    mensajes/addrstr[1]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.914     2.629    mensajes/clk_out3
    SLICE_X19Y43         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.092     2.771    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.559%)  route 0.607ns (72.441%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.403    los_relojes/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.429 r  los_relojes/clkout1_buf/O
                         net (fo=96, routed)          0.638     2.067    test_sdram/clk_out1
    SLICE_X19Y44         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     2.208 f  test_sdram/test_result_reg/Q
                         net (fo=3, routed)           0.332     2.540    mensajes/sdramtest_result
    SLICE_X17Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.585 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, routed)           0.275     2.860    mensajes/addrstr[2]_i_2_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.905 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.905    mensajes/addrstr[2]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    los_relojes/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.986 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.686    los_relojes/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.715 r  los_relojes/clkout3_buf/O
                         net (fo=492, routed)         0.914     2.629    mensajes/clk_out3
    SLICE_X17Y43         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism             -0.231     2.398    
                         clock uncertainty            0.281     2.679    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.092     2.771    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.134    





