
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1

# Written on Fri Nov 22 14:17:51 2019

##### DESIGN INFO #######################################################

Top View:                "myproj_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                               Ending                                                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 System                                                              |     6.667            |     No paths         |     No paths         |     No paths                         
System                                                                 myproj_top|I_clk_50m                                                |     5.274            |     No paths         |     No paths         |     No paths                         
System                                                                 _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     7.169            |     No paths         |     No paths         |     No paths                         
System                                                                 myproj_top|cmos_pclk2_derived_clock                                 |     3.239            |     No paths         |     No paths         |     No paths                         
myproj_top|cmos_pclk0                                                  myproj_top|cmos_pclk0                                               |     No paths         |     3.239            |     No paths         |     No paths                         
myproj_top|cmos_pclk0                                                  _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     No paths         |     No paths         |     No paths         |     Diff grp                         
myproj_top|cmos_pclk0                                                  myproj_top|cmos_pclk2_derived_clock                                 |     No paths         |     No paths         |     No paths         |     1.620                            
myproj_top|I_clk_50m                                                   System                                                              |     5.274            |     No paths         |     No paths         |     No paths                         
myproj_top|I_clk_50m                                                   myproj_top|I_clk_50m                                                |     5.274            |     No paths         |     No paths         |     No paths                         
myproj_top|I_clk_50m                                                   pll_36m|clkout_inferred_clock                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_36m|clkout_inferred_clock                                          myproj_top|I_clk_50m                                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_36m|clkout_inferred_clock                                          pll_36m|clkout_inferred_clock                                       |     7.590            |     7.590            |     No paths         |     3.795                            
pll_36m|clkout_inferred_clock                                          _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        System                                                              |     7.169            |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        myproj_top|I_clk_50m                                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        pll_36m|clkout_inferred_clock                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     7.169            |     7.169            |     No paths         |     3.585                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        myproj_top|cmos_pclk2_derived_clock                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
myproj_top|cmos_pclk2_derived_clock                                    System                                                              |     3.239            |     No paths         |     No paths         |     No paths                         
myproj_top|cmos_pclk2_derived_clock                                    _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
myproj_top|cmos_pclk2_derived_clock                                    myproj_top|cmos_pclk2_derived_clock                                 |     3.239            |     3.239            |     No paths         |     No paths                         
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     7.169            |     No paths         |     No paths         |     No paths                         
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     |     7.169            |     No paths         |     No paths         |     No paths                         
======================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:H_B_IO0
p:H_B_IO1
p:H_B_IO2
p:H_B_IO6
p:H_B_IO7
p:IO_psram_dq[0] (bidir end point)
p:IO_psram_dq[0] (bidir start point)
p:IO_psram_dq[1] (bidir end point)
p:IO_psram_dq[1] (bidir start point)
p:IO_psram_dq[2] (bidir end point)
p:IO_psram_dq[2] (bidir start point)
p:IO_psram_dq[3] (bidir end point)
p:IO_psram_dq[3] (bidir start point)
p:IO_psram_dq[4] (bidir end point)
p:IO_psram_dq[4] (bidir start point)
p:IO_psram_dq[5] (bidir end point)
p:IO_psram_dq[5] (bidir start point)
p:IO_psram_dq[6] (bidir end point)
p:IO_psram_dq[6] (bidir start point)
p:IO_psram_dq[7] (bidir end point)
p:IO_psram_dq[7] (bidir start point)
p:IO_psram_dq[8] (bidir end point)
p:IO_psram_dq[8] (bidir start point)
p:IO_psram_dq[9] (bidir end point)
p:IO_psram_dq[9] (bidir start point)
p:IO_psram_dq[10] (bidir end point)
p:IO_psram_dq[10] (bidir start point)
p:IO_psram_dq[11] (bidir end point)
p:IO_psram_dq[11] (bidir start point)
p:IO_psram_dq[12] (bidir end point)
p:IO_psram_dq[12] (bidir start point)
p:IO_psram_dq[13] (bidir end point)
p:IO_psram_dq[13] (bidir start point)
p:IO_psram_dq[14] (bidir end point)
p:IO_psram_dq[14] (bidir start point)
p:IO_psram_dq[15] (bidir end point)
p:IO_psram_dq[15] (bidir start point)
p:IO_psram_rwds[0] (bidir end point)
p:IO_psram_rwds[0] (bidir start point)
p:IO_psram_rwds[1] (bidir end point)
p:IO_psram_rwds[1] (bidir start point)
p:IRDA_RXD
p:I_rst_n
p:I_sw[0]
p:I_sw[1]
p:O_led[0]
p:O_led[1]
p:O_led[2]
p:O_led[3]
p:O_psram_ck[0]
p:O_psram_ck[1]
p:O_psram_ck_n[0]
p:O_psram_ck_n[1]
p:O_psram_cs_n[0]
p:O_psram_cs_n[1]
p:O_psram_reset_n[0]
p:O_psram_reset_n[1]
p:cmos_d[0]
p:cmos_d[1]
p:cmos_d[2]
p:cmos_d[3]
p:cmos_d[4]
p:cmos_d[5]
p:cmos_d[6]
p:cmos_d[7]
p:cmos_href
p:cmos_pwdn
p:cmos_rst_n
p:cmos_sclk
p:cmos_sdat (bidir end point)
p:cmos_sdat (bidir start point)
p:cmos_vsync
p:cmos_xclk
p:key2
p:pwm
p:uart_rx
p:uart_tx
p:vga_b5
p:vga_b6
p:vga_b7
p:vga_b8
p:vga_b9
p:vga_blank
p:vga_g4
p:vga_g5
p:vga_g6
p:vga_g7
p:vga_g8
p:vga_g9
p:vga_hs
p:vga_r5
p:vga_r6
p:vga_r7
p:vga_r8
p:vga_r9
p:vga_vs


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
