---
id: IEC62142-2005Firstedition2005-06IEEEStd1364.1
title:
- type: title-main
  content: Verilog Register Transfer Level Synthesis
  format: text/plain
- type: main
  content: Verilog Register Transfer Level Synthesis
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/4140792
  type: src
type: standard
docid:
- id: IEC 62142-2005 First edition 2005-06 IEEE Std 1364.1
  type: IEEE
- id: 978-0-7381-4777-2
  type: ISBN
- id: 10.1109/IEEESTD.2005.339572
  type: DOI
docnumber: 62142-2005
date:
- type: created
  value: '2005'
- type: issued
  value: '2005'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
language: en
script: Latn
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2005'
keyword:
- IEC Standards
- Verilog
- Registers
ics:
  code: '35.060'
  text: Languages used in information technology
