freqhz=200000000 

[hls]
clock_uncertainty=10%
flow_target=vitis
syn.file=hdr_isp/isp_kernel.cpp
syn.file_cflags=hdr_isp/isp_kernel.cpp,-Ivitis_include
syn.top=isp_pipeline
package.output.format=xo