{
  "creator": "Yosys 0.9 (git sha1 1979e0b1, i686-w64-mingw32.static-g++ 5.5.0 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1124"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1125"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1126"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:932"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:945"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:944"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:943"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:933"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:934"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:935"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:936"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:937"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:938"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:939"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:940"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:941"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1032"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1033"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1031"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1012"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1011"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1010"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1009"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1008"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1007"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1006"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1005"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1002"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1020"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1019"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1018"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1017"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1016"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1015"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1014"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1013"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1030"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1029"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1028"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1027"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1026"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1025"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1024"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1023"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1003"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1004"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1021"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1034"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1035"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1022"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1036"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1037"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1130"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1133"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1139"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1140"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1137"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1138"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1134"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1132"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1135"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1136"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1131"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1141"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1142"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1199"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1202"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1209"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1208"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1207"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1206"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1203"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1201"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1204"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1205"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1200"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1098"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1112"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1111"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1110"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1109"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1100"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1099"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1108"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1107"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1106"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1105"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1104"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1103"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1102"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1101"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1113"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1114"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1119"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1115"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1116"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1117"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1118"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:977"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:978"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:979"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:952"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:955"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:954"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:953"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1263"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1273"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:960"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:961"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:966"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:963"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:967"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:964"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:968"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:965"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:962"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:984"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:990"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:986"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:991"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:987"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:992"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:988"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:985"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:989"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1044"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1088"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1087"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1086"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1085"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1092"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1091"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1090"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1089"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1064"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1081"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1082"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1076"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1055"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1054"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1053"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1052"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1051"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1050"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1049"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1048"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1045"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1063"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1062"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1061"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1060"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1059"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1058"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1057"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1056"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1075"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1074"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1073"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1072"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1071"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1070"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1069"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1068"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1046"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1047"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1066"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1083"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1084"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1067"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1065"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1079"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1080"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1077"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1078"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:888"
          }
        }
      }
    },
    "sine_lut": {
      "attributes": {
        "dynports": 1,
        "top": 1,
        "src": "sine_lut.v:15"
      },
      "ports": {
        "i_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "i_rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "i_en": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_phase": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "o_sin": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "o_cos": {
          "direction": "output",
          "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
        }
      },
      "cells": {
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1484": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4 ],
            "I1": [ 3 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 42 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1485": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 4 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 43 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1486": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 16 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 44 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1487": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 6 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 45 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1488": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 7 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 46 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1489": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 8 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 47 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1490": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 9 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 48 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1491": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 10 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 49 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1492": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 11 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 50 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1493": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 12 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 51 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1494": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 13 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 52 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1495": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 14 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 53 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1496": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 15 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 54 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1497": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 57 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1498": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 58 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 59 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1499": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 60 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 61 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1500": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 62 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 63 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1501": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 64 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 65 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1502": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 66 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 67 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1503": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 68 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 69 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1504": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 70 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 71 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1505": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 72 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 73 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1506": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 74 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 75 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1507": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 76 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 77 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1508": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 78 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 79 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1509": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 81 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 82 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1510": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 83 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 84 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1511": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 85 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 86 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1512": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 87 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 88 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1513": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 89 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 90 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1514": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 91 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 92 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1515": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 93 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 94 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1516": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 95 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 96 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1517": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 97 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 98 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1518": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 99 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 100 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1519": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 101 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 102 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1520": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 103 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 104 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1521": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 17 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 105 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1522": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 16 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 106 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1523": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 6 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 107 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1524": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 7 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 108 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1525": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 8 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 109 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1526": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 9 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 110 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1527": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 10 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 111 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1528": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 11 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 112 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1529": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 12 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 113 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1530": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 13 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 114 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1531": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 14 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 115 ]
          }
        },
        "$abc$1483$auto$blifparse.cc:492:parse_blif$1532": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 15 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 116 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$416": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 82 ],
            "E": [ 43 ],
            "Q": [ 18 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$417": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 84 ],
            "E": [ 43 ],
            "Q": [ 19 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$418": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 86 ],
            "E": [ 43 ],
            "Q": [ 20 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$419": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 88 ],
            "E": [ 43 ],
            "Q": [ 21 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$420": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 90 ],
            "E": [ 43 ],
            "Q": [ 22 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$421": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 92 ],
            "E": [ 43 ],
            "Q": [ 23 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$422": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 94 ],
            "E": [ 43 ],
            "Q": [ 24 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$423": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 96 ],
            "E": [ 43 ],
            "Q": [ 25 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$424": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 98 ],
            "E": [ 43 ],
            "Q": [ 26 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$425": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 100 ],
            "E": [ 43 ],
            "Q": [ 27 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$426": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 102 ],
            "E": [ 43 ],
            "Q": [ 28 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$427": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 104 ],
            "E": [ 43 ],
            "Q": [ 29 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$428": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 117 ],
            "E": [ 42 ],
            "Q": [ 80 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$429": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 118 ],
            "E": [ 42 ],
            "Q": [ 83 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$430": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 119 ],
            "E": [ 42 ],
            "Q": [ 85 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$431": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 120 ],
            "E": [ 42 ],
            "Q": [ 87 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$432": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 121 ],
            "E": [ 42 ],
            "Q": [ 89 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$433": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 122 ],
            "E": [ 42 ],
            "Q": [ 91 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$434": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 123 ],
            "E": [ 42 ],
            "Q": [ 93 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$435": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 124 ],
            "E": [ 42 ],
            "Q": [ 95 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$436": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 125 ],
            "E": [ 42 ],
            "Q": [ 97 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$437": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 126 ],
            "E": [ 42 ],
            "Q": [ 99 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$438": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 127 ],
            "E": [ 42 ],
            "Q": [ 101 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$439": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 128 ],
            "E": [ 42 ],
            "Q": [ 103 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$440": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 129 ],
            "E": [ 42 ],
            "Q": [ 55 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$441": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 130 ],
            "E": [ 42 ],
            "Q": [ 58 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$442": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 131 ],
            "E": [ 42 ],
            "Q": [ 60 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$443": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 132 ],
            "E": [ 42 ],
            "Q": [ 62 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$444": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 133 ],
            "E": [ 42 ],
            "Q": [ 64 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$445": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 134 ],
            "E": [ 42 ],
            "Q": [ 66 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$446": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 135 ],
            "E": [ 42 ],
            "Q": [ 68 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$447": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 136 ],
            "E": [ 42 ],
            "Q": [ 70 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$448": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 137 ],
            "E": [ 42 ],
            "Q": [ 72 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$449": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "E": [ 42 ],
            "Q": [ 74 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$450": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 139 ],
            "E": [ 42 ],
            "Q": [ 76 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$451": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 140 ],
            "E": [ 42 ],
            "Q": [ 78 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$452": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 44 ],
            "E": [ 42 ],
            "Q": [ 141 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$453": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 42 ],
            "Q": [ 142 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$454": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "E": [ 42 ],
            "Q": [ 143 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$455": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 42 ],
            "Q": [ 144 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$456": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 48 ],
            "E": [ 42 ],
            "Q": [ 145 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$457": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "E": [ 42 ],
            "Q": [ 146 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$458": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 50 ],
            "E": [ 42 ],
            "Q": [ 147 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$459": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 51 ],
            "E": [ 42 ],
            "Q": [ 148 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$460": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 52 ],
            "E": [ 42 ],
            "Q": [ 149 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$461": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 53 ],
            "E": [ 42 ],
            "Q": [ 150 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$462": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 54 ],
            "E": [ 42 ],
            "Q": [ 151 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$463": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 57 ],
            "E": [ 43 ],
            "Q": [ 30 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$464": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 59 ],
            "E": [ 43 ],
            "Q": [ 31 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$465": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 61 ],
            "E": [ 43 ],
            "Q": [ 32 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$466": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 63 ],
            "E": [ 43 ],
            "Q": [ 33 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$467": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 65 ],
            "E": [ 43 ],
            "Q": [ 34 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$468": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "E": [ 43 ],
            "Q": [ 35 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$469": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 69 ],
            "E": [ 43 ],
            "Q": [ 36 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$470": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "E": [ 43 ],
            "Q": [ 37 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$471": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 73 ],
            "E": [ 43 ],
            "Q": [ 38 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$472": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 75 ],
            "E": [ 43 ],
            "Q": [ 39 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$473": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 77 ],
            "E": [ 43 ],
            "Q": [ 40 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$474": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 79 ],
            "E": [ 43 ],
            "Q": [ 41 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$475": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 106 ],
            "E": [ 42 ],
            "Q": [ 152 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$476": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 107 ],
            "E": [ 42 ],
            "Q": [ 153 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$477": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 108 ],
            "E": [ 42 ],
            "Q": [ 154 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$478": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 109 ],
            "E": [ 42 ],
            "Q": [ 155 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$479": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 110 ],
            "E": [ 42 ],
            "Q": [ 156 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$480": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ 42 ],
            "Q": [ 157 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$481": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 112 ],
            "E": [ 42 ],
            "Q": [ 158 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$482": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 113 ],
            "E": [ 42 ],
            "Q": [ 159 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$483": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 114 ],
            "E": [ 42 ],
            "Q": [ 160 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$484": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 115 ],
            "E": [ 42 ],
            "Q": [ 161 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$485": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 116 ],
            "E": [ 42 ],
            "Q": [ 162 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$486": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "E": [ 42 ],
            "Q": [ 163 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$487": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 163 ],
            "E": [ 42 ],
            "Q": [ 81 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$488": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 105 ],
            "E": [ 42 ],
            "Q": [ 164 ],
            "R": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$489": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "sine_lut.v:38|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 164 ],
            "E": [ 42 ],
            "Q": [ 56 ],
            "R": [ 3 ]
          }
        },
        "lut.mem.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx10",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00",
            "INIT_2": "xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx00",
            "INIT_3": "xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx10",
            "INIT_4": "xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx11",
            "INIT_5": "xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx01",
            "INIT_6": "xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00",
            "INIT_7": "xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx11",
            "INIT_8": "xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx11",
            "INIT_9": "xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx10",
            "INIT_A": "xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx00",
            "INIT_B": "xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx01xxxxxx10xxxxxx11",
            "INIT_C": "xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx00",
            "INIT_D": "xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10",
            "INIT_E": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx11",
            "INIT_F": "xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 165, 166, 167, 129, 168, 169, 170, 171, 172, 173, 174, 130, 175, 176, 177, 178 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.0.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx10",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00",
            "INIT_2": "xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx00",
            "INIT_3": "xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx10",
            "INIT_4": "xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx11",
            "INIT_5": "xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx01xxxxxx11xxxxxx01",
            "INIT_6": "xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx00",
            "INIT_7": "xxxxxx11xxxxxx11xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx11xxxxxx01xxxxxx11",
            "INIT_8": "xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx11",
            "INIT_9": "xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx10",
            "INIT_A": "xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx00",
            "INIT_B": "xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx01xxxxxx10xxxxxx11",
            "INIT_C": "xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx00",
            "INIT_D": "xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx00xxxxxx10",
            "INIT_E": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx11",
            "INIT_F": "xxxxxx11xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 179, 180, 181, 117, 182, 183, 184, 185, 186, 187, 188, 118, 189, 190, 191, 192 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx01",
            "INIT_1": "xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx00",
            "INIT_2": "xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01",
            "INIT_3": "xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10",
            "INIT_4": "xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11",
            "INIT_6": "xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx00",
            "INIT_7": "xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx11",
            "INIT_8": "xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx11",
            "INIT_9": "xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00",
            "INIT_A": "xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00",
            "INIT_B": "xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00",
            "INIT_C": "xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01",
            "INIT_D": "xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00",
            "INIT_E": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11",
            "INIT_F": "xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 193, 194, 195, 131, 196, 197, 198, 199, 200, 201, 202, 132, 203, 204, 205, 206 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.1.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx01",
            "INIT_1": "xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx00",
            "INIT_2": "xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01",
            "INIT_3": "xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx10xxxxxx10",
            "INIT_4": "xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11",
            "INIT_6": "xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx00",
            "INIT_7": "xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx10xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx11",
            "INIT_8": "xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx01xxxxxx10xxxxxx00xxxxxx11",
            "INIT_9": "xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00",
            "INIT_A": "xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00",
            "INIT_B": "xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx00",
            "INIT_C": "xxxxxx10xxxxxx00xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01",
            "INIT_D": "xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00",
            "INIT_E": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx00xxxxxx11",
            "INIT_F": "xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 207, 208, 209, 119, 210, 211, 212, 213, 214, 215, 216, 120, 217, 218, 219, 220 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx00",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10",
            "INIT_2": "xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10",
            "INIT_3": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx01",
            "INIT_4": "xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11",
            "INIT_6": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_7": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_8": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_9": "xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01",
            "INIT_A": "xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00",
            "INIT_B": "xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00",
            "INIT_C": "xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11",
            "INIT_D": "xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_F": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 221, 222, 223, 133, 224, 225, 226, 227, 228, 229, 230, 134, 231, 232, 233, 234 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.2.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx00",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10",
            "INIT_2": "xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10",
            "INIT_3": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx01",
            "INIT_4": "xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11",
            "INIT_6": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_7": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_8": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_9": "xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01",
            "INIT_A": "xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00",
            "INIT_B": "xxxxxx01xxxxxx11xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx00xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00",
            "INIT_C": "xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11",
            "INIT_D": "xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_F": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 235, 236, 237, 121, 238, 239, 240, 241, 242, 243, 244, 122, 245, 246, 247, 248 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_1": "xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_2": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01",
            "INIT_3": "xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_4": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00",
            "INIT_5": "xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_6": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01",
            "INIT_7": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx01xxxxxx00",
            "INIT_8": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_9": "xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_A": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01",
            "INIT_B": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_C": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_D": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_F": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 249, 250, 251, 135, 252, 253, 254, 255, 256, 257, 258, 136, 259, 260, 261, 262 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.3.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_1": "xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_2": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01xxxxxx01",
            "INIT_3": "xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_4": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00",
            "INIT_5": "xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_6": "xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01xxxxxx00xxxxxx01",
            "INIT_7": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx00xxxxxx01xxxxxx00",
            "INIT_8": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_9": "xxxxxx11xxxxxx01xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_A": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01xxxxxx11xxxxxx01",
            "INIT_B": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_C": "xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_D": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_F": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 263, 264, 265, 123, 266, 267, 268, 269, 270, 271, 272, 124, 273, 274, 275, 276 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_2": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_3": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_4": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_6": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "INIT_7": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "INIT_8": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_9": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_A": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_B": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_C": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_D": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_F": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 277, 278, 279, 137, 280, 281, 282, 283, 284, 285, 286, 138, 287, 288, 289, 290 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.4.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_1": "xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_2": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00",
            "INIT_3": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_4": "xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_5": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx01xxxxxx10xxxxxx01",
            "INIT_6": "xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "INIT_7": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10",
            "INIT_8": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_9": "xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_A": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11xxxxxx11",
            "INIT_B": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_C": "xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_D": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10xxxxxx10",
            "INIT_E": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "INIT_F": "xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11xxxxxx10xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 291, 292, 293, 125, 294, 295, 296, 297, 298, 299, 300, 126, 301, 302, 303, 304 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_1": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_2": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_3": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_4": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_5": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_6": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_7": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_8": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_9": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_A": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_B": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_C": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_D": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_E": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_F": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 305, 306, 307, 139, 308, 309, 310, 311, 312, 313, 314, 140, 315, 316, 317, 318 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "lut.mem.5.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_1": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_2": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_3": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_4": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_5": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_6": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_7": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_8": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_9": "xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_A": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10xxxxxx00xxxxxx10",
            "INIT_B": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_C": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_D": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_E": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "INIT_F": "xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11xxxxxx00xxxxxx11",
            "READ_MODE": 3,
            "WRITE_MODE": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:277|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "RCLK": [ 2 ],
            "RCLKE": [ 4 ],
            "RDATA": [ 319, 320, 321, 127, 322, 323, 324, 325, 326, 327, 328, 128, 329, 330, 331, 332 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "0", "x", "x", "x", "x", "x", "x", "x", "0", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        }
      },
      "netnames": {
        "$0\\o_cos[11:0]": {
          "hide_name": 1,
          "bits": [ 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79 ],
          "attributes": {
            "src": "sine_lut.v:38"
          }
        },
        "$0\\o_sin[11:0]": {
          "hide_name": 1,
          "bits": [ 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104 ],
          "attributes": {
            "src": "sine_lut.v:38"
          }
        },
        "$abc$1483$auto$dff2dffe.cc:158:make_patterns_logic$1006": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$abc$1483$auto$dff2dffe.cc:175:make_patterns_logic$1048": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$22_Y": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[0]": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[10]": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[1]": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[2]": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[3]": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[4]": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[5]": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[6]": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[7]": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[8]": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$38_Y[9]": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[0]": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[10]": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[1]": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[2]": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[3]": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[4]": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[5]": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[6]": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[7]": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[8]": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "$abc$1483$procmux$46_Y[9]": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "$techmap110\\lut.mem.0.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 165, 166, 167, 129, 168, 169, 170, 171, 172, 173, 174, 130, 175, 176, 177, 178 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap112\\lut.mem.5.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 319, 320, 321, 127, 322, 323, 324, 325, 326, 327, 328, 128, 329, 330, 331, 332 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap113\\lut.mem.5.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 305, 306, 307, 139, 308, 309, 310, 311, 312, 313, 314, 140, 315, 316, 317, 318 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap115\\lut.mem.4.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 291, 292, 293, 125, 294, 295, 296, 297, 298, 299, 300, 126, 301, 302, 303, 304 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap116\\lut.mem.4.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 277, 278, 279, 137, 280, 281, 282, 283, 284, 285, 286, 138, 287, 288, 289, 290 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap118\\lut.mem.3.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 263, 264, 265, 123, 266, 267, 268, 269, 270, 271, 272, 124, 273, 274, 275, 276 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap119\\lut.mem.3.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 249, 250, 251, 135, 252, 253, 254, 255, 256, 257, 258, 136, 259, 260, 261, 262 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap121\\lut.mem.2.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 235, 236, 237, 121, 238, 239, 240, 241, 242, 243, 244, 122, 245, 246, 247, 248 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap122\\lut.mem.2.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 221, 222, 223, 133, 224, 225, 226, 227, 228, 229, 230, 134, 231, 232, 233, 234 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap124\\lut.mem.1.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 207, 208, 209, 119, 210, 211, 212, 213, 214, 215, 216, 120, 217, 218, 219, 220 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap125\\lut.mem.1.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 131, 196, 197, 198, 199, 200, 201, 202, 132, 203, 204, 205, 206 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "$techmap126\\lut.mem.0.0.1.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 179, 180, 181, 117, 182, 183, 184, 185, 186, 187, 188, 118, 189, 190, 191, 192 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/brams_map.v:255",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "addr_cos": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "sine_lut.v:23"
          }
        },
        "addr_sin": {
          "hide_name": 0,
          "bits": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "src": "sine_lut.v:23"
          }
        },
        "cos": {
          "hide_name": 0,
          "bits": [ 55, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78 ],
          "attributes": {
            "src": "sine_lut.v:22"
          }
        },
        "data_cos": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "attributes": {
            "src": "sine_lut.v:21"
          }
        },
        "data_sin": {
          "hide_name": 0,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "sine_lut.v:21"
          }
        },
        "i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "sine_lut.v:18"
          }
        },
        "i_en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "sine_lut.v:18"
          }
        },
        "i_phase": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "sine_lut.v:19"
          }
        },
        "i_rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "sine_lut.v:18"
          }
        },
        "lut.i_addr_a": {
          "hide_name": 0,
          "bits": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:16"
          }
        },
        "lut.i_addr_b": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:16"
          }
        },
        "lut.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:15"
          }
        },
        "lut.i_en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:15"
          }
        },
        "lut.o_data_a": {
          "hide_name": 0,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:17"
          }
        },
        "lut.o_data_b": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "attributes": {
            "src": "sine_lut.v:26|../rom_2ch/rom_2ch.v:17"
          }
        },
        "negate_cos": {
          "hide_name": 0,
          "bits": [ 164, 56 ],
          "attributes": {
            "src": "sine_lut.v:24"
          }
        },
        "negate_sin": {
          "hide_name": 0,
          "bits": [ 163, 81 ],
          "attributes": {
            "src": "sine_lut.v:24"
          }
        },
        "o_cos": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          "attributes": {
            "src": "sine_lut.v:20"
          }
        },
        "o_sin": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "sine_lut.v:20"
          }
        },
        "sin": {
          "hide_name": 0,
          "bits": [ 80, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103 ],
          "attributes": {
            "src": "sine_lut.v:22"
          }
        }
      }
    }
  }
}
