{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 22:40:19 2015 " "Info: Processing started: Sun Apr 19 22:40:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Info: Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 56 56 " "Info: Found 56 design units, including 56 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fetch " "Info: Found entity 2: fetch" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 156 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 LFD " "Info: Found entity 3: LFD" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 decode " "Info: Found entity 4: decode" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 LDX " "Info: Found entity 5: LDX" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 441 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 execute " "Info: Found entity 6: execute" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 497 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 LXM " "Info: Found entity 7: LXM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 583 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 memory " "Info: Found entity 8: memory" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 626 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 LMW " "Info: Found entity 9: LMW" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 672 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 writeback " "Info: Found entity 10: writeback" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 704 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 statusReg " "Info: Found entity 11: statusReg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 719 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 stall " "Info: Found entity 12: stall" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 736 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 bypass " "Info: Found entity 13: bypass" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 806 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 regfile " "Info: Found entity 14: regfile" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 dec5to32 " "Info: Found entity 15: dec5to32" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 920 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 dec3to8 " "Info: Found entity 16: dec3to8" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 932 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 dec2to4 " "Info: Found entity 17: dec2to4" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 947 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 multdiv " "Info: Found entity 18: multdiv" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 972 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 multFSM " "Info: Found entity 19: multFSM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1047 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 multiplicand_reg " "Info: Found entity 20: multiplicand_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 product_reg " "Info: Found entity 21: product_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1091 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 booth_recode " "Info: Found entity 22: booth_recode" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 addsub_s " "Info: Found entity 23: addsub_s" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 premult " "Info: Found entity 24: premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 add_premult " "Info: Found entity 25: add_premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1204 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 sub_premult " "Info: Found entity 26: sub_premult" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1216 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 csa40b " "Info: Found entity 27: csa40b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 sllnb_40b_ae " "Info: Found entity 28: sllnb_40b_ae" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 divFSM " "Info: Found entity 29: divFSM" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 remainder_reg " "Info: Found entity 30: remainder_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1339 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 divisor_reg " "Info: Found entity 31: divisor_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1380 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 quotient_reg " "Info: Found entity 32: quotient_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1393 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 sign_reg " "Info: Found entity 33: sign_reg" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1415 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 twoscomplement " "Info: Found entity 34: twoscomplement" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1432 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 correct_sign " "Info: Found entity 35: correct_sign" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1449 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 shift_dividend " "Info: Found entity 36: shift_dividend" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1462 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 result_correct_sign " "Info: Found entity 37: result_correct_sign" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1491 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 sub_div " "Info: Found entity 38: sub_div" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 dividebyzero " "Info: Found entity 39: dividebyzero" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1522 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 alu " "Info: Found entity 40: alu" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1529 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 addsub " "Info: Found entity 41: addsub" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1560 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 csa32b " "Info: Found entity 42: csa32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1582 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 ks8bMux " "Info: Found entity 43: ks8bMux" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1598 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 ks8b " "Info: Found entity 44: ks8b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1620 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 GPcomb " "Info: Found entity 45: GPcomb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1671 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 Gcomb " "Info: Found entity 46: Gcomb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1681 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 GP " "Info: Found entity 47: GP" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1690 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 and32b " "Info: Found entity 48: and32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1699 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 or32b " "Info: Found entity 49: or32b" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1707 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 sllnb " "Info: Found entity 50: sllnb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1715 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 sll " "Info: Found entity 51: sll" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1746 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 sranb " "Info: Found entity 52: sranb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1762 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 sra " "Info: Found entity 53: sra" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1793 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 myDFF " "Info: Found entity 54: myDFF" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1808 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 regnb " "Info: Found entity 55: regnb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1823 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 trinb " "Info: Found entity 56: trinb" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1837 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info: Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Info: Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info: Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Info: Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] skeleton.v(16) " "Warning (10034): Output port \"LEDG\[8\]\" at skeleton.v(16) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] skeleton.v(17) " "Warning (10034): Output port \"LEDR\[17..8\]\" at skeleton.v(17) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Info: Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusReg processor:myprocessor\|statusReg:statusReg1 " "Info: Elaborating entity \"statusReg\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\"" {  } { { "processor.v" "statusReg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|statusReg:statusReg1\|trinb:trinb_setxInst " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|trinb:trinb_setxInst\"" {  } { { "processor.v" "trinb_setxInst" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 728 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 731 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDFF processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\|myDFF:myDFFs\[0\].a_DFF " "Info: Elaborating entity \"myDFF\" for hierarchy \"processor:myprocessor\|statusReg:statusReg1\|regnb:regnb1\|myDFF:myDFFs\[0\].a_DFF\"" {  } { { "processor.v" "myDFFs\[0\].a_DFF" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1832 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:myprocessor\|fetch:fetch1 " "Info: Elaborating entity \"fetch\" for hierarchy \"processor:myprocessor\|fetch:fetch1\"" {  } { { "processor.v" "fetch1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|fetch:fetch1\|imem:myimem " "Info: Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4068 4096 0 1 1 " "Warning: 4068 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "28 4095 " "Warning: Addresses ranging from 28 to 4095 are not initialized" {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/imem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa32b processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1 " "Info: Elaborating entity \"csa32b\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\"" {  } { { "processor.v" "csa32b_pcp1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks8b processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1 " "Info: Elaborating entity \"ks8b\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\"" {  } { { "processor.v" "ks8b1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gcomb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|Gcomb:A0 " "Info: Elaborating entity \"Gcomb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|Gcomb:A0\"" {  } { { "processor.v" "A0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1627 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPcomb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GPcomb:A1 " "Info: Elaborating entity \"GPcomb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GPcomb:A1\"" {  } { { "processor.v" "A1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GP:Z0 " "Info: Elaborating entity \"GP\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8b:ks8b1\|GP:Z0\"" {  } { { "processor.v" "Z0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1652 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks8bMux processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2 " "Info: Elaborating entity \"ks8bMux\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\"" {  } { { "processor.v" "ks8b2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1591 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0sum\"" {  } { { "processor.v" "tri0sum" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|fetch:fetch1\|csa32b:csa32b_pcp1\|ks8bMux:ks8b2\|trinb:tri0cout\"" {  } { { "processor.v" "tri0cout" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1612 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFD processor:myprocessor\|LFD:LFD1 " "Info: Elaborating entity \"LFD\" for hierarchy \"processor:myprocessor\|LFD:LFD1\"" {  } { { "processor.v" "LFD1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LFD:LFD1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LFD:LFD1\|regnb:regnb1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LFD:LFD1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode processor:myprocessor\|decode:decode1 " "Info: Elaborating entity \"decode\" for hierarchy \"processor:myprocessor\|decode:decode1\"" {  } { { "processor.v" "decode1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|decode:decode1\|trinb:trinb_Rtype " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|decode:decode1\|trinb:trinb_Rtype\"" {  } { { "processor.v" "trinb_Rtype" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|decode:decode1\|regfile:regfile1 " "Info: Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\"" {  } { { "processor.v" "regfile1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5to32 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg " "Info: Elaborating entity \"dec5to32\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\"" {  } { { "processor.v" "dec_writeReg" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 870 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec2to4:dec2to4_0 " "Info: Elaborating entity \"dec2to4\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec2to4:dec2to4_0\"" {  } { { "processor.v" "dec2to4_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec3to8:dec3to8_3 " "Info: Elaborating entity \"dec3to8\" for hierarchy \"processor:myprocessor\|decode:decode1\|regfile:regfile1\|dec5to32:dec_writeReg\|dec3to8:dec3to8_3\"" {  } { { "processor.v" "dec3to8_3" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 926 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDX processor:myprocessor\|LDX:LDX1 " "Info: Elaborating entity \"LDX\" for hierarchy \"processor:myprocessor\|LDX:LDX1\"" {  } { { "processor.v" "LDX1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LDX:LDX1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LDX:LDX1\|regnb:regnb1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LDX:LDX1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 492 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor:myprocessor\|execute:execute1 " "Info: Elaborating entity \"execute\" for hierarchy \"processor:myprocessor\|execute:execute1\"" {  } { { "processor.v" "execute1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|execute:execute1\|alu:alu1 " "Info: Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 557 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub " "Info: Elaborating entity \"addsub\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|addsub:a_addsub\"" {  } { { "processor.v" "a_addsub" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1537 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32b processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b " "Info: Elaborating entity \"and32b\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|and32b:a_and32b\"" {  } { { "processor.v" "a_and32b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1538 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32b processor:myprocessor\|execute:execute1\|alu:alu1\|or32b:a_or32b " "Info: Elaborating entity \"or32b\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|or32b:a_or32b\"" {  } { { "processor.v" "a_or32b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1539 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll " "Info: Elaborating entity \"sll\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\"" {  } { { "processor.v" "a_sll" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b " "Info: Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll1b\"" {  } { { "processor.v" "sll1b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1753 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b " "Info: Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll2b\"" {  } { { "processor.v" "sll2b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1754 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b " "Info: Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll4b\"" {  } { { "processor.v" "sll4b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1755 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b " "Info: Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll8b\"" {  } { { "processor.v" "sll8b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1756 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b " "Info: Elaborating entity \"sllnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sll:a_sll\|sllnb:sll16b\"" {  } { { "processor.v" "sll16b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra " "Info: Elaborating entity \"sra\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\"" {  } { { "processor.v" "a_sra" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b " "Info: Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra1b\"" {  } { { "processor.v" "sra1b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b " "Info: Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra2b\"" {  } { { "processor.v" "sra2b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b " "Info: Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra4b\"" {  } { { "processor.v" "sra4b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b " "Info: Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra8b\"" {  } { { "processor.v" "sra8b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sranb processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b " "Info: Elaborating entity \"sranb\" for hierarchy \"processor:myprocessor\|execute:execute1\|alu:alu1\|sra:a_sra\|sranb:sra16b\"" {  } { { "processor.v" "sra16b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1804 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|execute:execute1\|multdiv:multdiv1 " "Info: Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\"" {  } { { "processor.v" "multdiv1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 573 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_recode processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1 " "Info: Elaborating entity \"booth_recode\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\"" {  } { { "processor.v" "recode1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 994 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0 " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\"" {  } { { "processor.v" "tri_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1 " "Info: Elaborating entity \"premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\"" {  } { { "processor.v" "premult1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 996 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sllnb_40b_ae processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sllnb_40b_ae:sllA2 " "Info: Elaborating entity \"sllnb_40b_ae\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sllnb_40b_ae:sllA2\"" {  } { { "processor.v" "sllA2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3 " "Info: Elaborating entity \"add_premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\"" {  } { { "processor.v" "addA3" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa40b processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b " "Info: Elaborating entity \"csa40b\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|add_premult:addA3\|csa40b:a_csa40b\"" {  } { { "processor.v" "a_csa40b" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_premult processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7 " "Info: Elaborating entity \"sub_premult\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\"" {  } { { "processor.v" "subA7" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0 " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\"" {  } { { "processor.v" "tri_0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_s processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1 " "Info: Elaborating entity \"addsub_s\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\"" {  } { { "processor.v" "addsub1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 998 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1 " "Info: Elaborating entity \"multiplicand_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\"" {  } { { "processor.v" "multiplicand_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1 " "Info: Elaborating entity \"product_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\"" {  } { { "processor.v" "product_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1002 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multFSM processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1 " "Info: Elaborating entity \"multFSM\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\"" {  } { { "processor.v" "multFSM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1004 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\|regnb:reg_state " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multFSM:multFSM1\|regnb:reg_state\"" {  } { { "processor.v" "reg_state" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividebyzero processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|dividebyzero:dividebyzero1 " "Info: Elaborating entity \"dividebyzero\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|dividebyzero:dividebyzero1\"" {  } { { "processor.v" "dividebyzero1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1022 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1 " "Info: Elaborating entity \"divisor_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\"" {  } { { "processor.v" "divisor_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1024 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correct_sign processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1 " "Info: Elaborating entity \"correct_sign\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\"" {  } { { "processor.v" "correct_sign1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1386 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoscomplement processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1 " "Info: Elaborating entity \"twoscomplement\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divisor_reg:divisor_reg1\|correct_sign:correct_sign1\|twoscomplement:twoscomplement1\"" {  } { { "processor.v" "twoscomplement1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1 " "Info: Elaborating entity \"remainder_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\"" {  } { { "processor.v" "remainder_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1026 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_div processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1 " "Info: Elaborating entity \"sub_div\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|sub_div:sub_div1\"" {  } { { "processor.v" "sub_div1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1354 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_dividend processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1 " "Info: Elaborating entity \"shift_dividend\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|shift_dividend:shift_dividend1\"" {  } { { "processor.v" "shift_dividend1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_correct_sign processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|result_correct_sign:result_correct_sign1 " "Info: Elaborating entity \"result_correct_sign\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|remainder_reg:remainder_reg1\|result_correct_sign:result_correct_sign1\"" {  } { { "processor.v" "result_correct_sign1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1373 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotient_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1 " "Info: Elaborating entity \"quotient_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|quotient_reg:quotient_reg1\"" {  } { { "processor.v" "quotient_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1028 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_reg processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1 " "Info: Elaborating entity \"sign_reg\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\"" {  } { { "processor.v" "sign_reg1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1030 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\|regnb:reg_1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|sign_reg:sign_reg1\|regnb:reg_1\"" {  } { { "processor.v" "reg_1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFSM processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divFSM:divFSM1 " "Info: Elaborating entity \"divFSM\" for hierarchy \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|divFSM:divFSM1\"" {  } { { "processor.v" "divFSM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1032 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LXM processor:myprocessor\|LXM:LXM1 " "Info: Elaborating entity \"LXM\" for hierarchy \"processor:myprocessor\|LXM:LXM1\"" {  } { { "processor.v" "LXM1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|LXM:LXM1\|trinb:trinb_normal\"" {  } { { "processor.v" "trinb_normal" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 614 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LXM:LXM1\|regnb:regnb1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 621 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor:myprocessor\|memory:memory1 " "Info: Elaborating entity \"memory\" for hierarchy \"processor:myprocessor\|memory:memory1\"" {  } { { "processor.v" "memory1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|memory:memory1\|dmem:mydmem " "Info: Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|memory:memory1\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 656 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"processor:myprocessor\|memory:memory1\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4096 4096 0 1 1 " "Warning: 4096 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 4095 " "Warning: Addresses ranging from 0 to 4095 are not initialized" {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.mif" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/dmem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trinb processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteAddr " "Info: Elaborating entity \"trinb\" for hierarchy \"processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteAddr\"" {  } { { "processor.v" "trinb_nowriteAddr" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 662 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LMW processor:myprocessor\|LMW:LMW1 " "Info: Elaborating entity \"LMW\" for hierarchy \"processor:myprocessor\|LMW:LMW1\"" {  } { { "processor.v" "LMW1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnb processor:myprocessor\|LMW:LMW1\|regnb:regnb1 " "Info: Elaborating entity \"regnb\" for hierarchy \"processor:myprocessor\|LMW:LMW1\|regnb:regnb1\"" {  } { { "processor.v" "regnb1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 699 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor:myprocessor\|writeback:writeback1 " "Info: Elaborating entity \"writeback\" for hierarchy \"processor:myprocessor\|writeback:writeback1\"" {  } { { "processor.v" "writeback1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass processor:myprocessor\|bypass:bypass1 " "Info: Elaborating entity \"bypass\" for hierarchy \"processor:myprocessor\|bypass:bypass1\"" {  } { { "processor.v" "bypass1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall processor:myprocessor\|stall:stall1 " "Info: Elaborating entity \"stall\" for hierarchy \"processor:myprocessor\|stall:stall1\"" {  } { { "processor.v" "stall1" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Info: Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Info: Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Interface.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info: Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex6 " "Info: Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex6\"" {  } { { "skeleton.v" "hex6" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|Mux0\"" {  } { { "Altera_UP_PS2_Command_Out.v" "Mux0" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Altera_UP_PS2_Command_Out.v" 291 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|lpm_mux:Mux0\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Altera_UP_PS2_Command_Out.v" 291 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/Altera_UP_PS2_Command_Out.v" 291 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 22:40:24 2015 " "Info: Processing ended: Sun Apr 19 22:40:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
