
Cadence Voltus(TM) IC Power Integrity Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s092_1, built Wed Aug 14 10:37:24 PDT 2024
Options:	-init scr/do_voltusND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static.tcl -log logs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static.log 
Date:		Fri Dec 12 07:46:31 2025
Host:		nfdpc322 (x86_64 w/Linux 3.10.0-1160.2.2.el7.x86_64) (20cores*40cpus*Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz 36608KB)
OS:		Red Hat Enterprise Linux Workstation 7.9 (Maipo)
LSF:		Interactive job 9453385 in cluster "nflsfdpc01" and queue "pd" on 4 cpus with -R " select[OSREL==EE70 || OSREL==EE80] span[hosts=1]".

License:
		[07:46:31.172974] Configured Lic search path (23.02-s005): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04

		vtsxl	Voltus Power Integrity Solution XL	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
environment variable TMPDIR is '/tmp/ssv_tmpdir_206214_11a308d7-495f-4753-9ea4-a4b510316b12_nY9oix'.
#@ Processing -files option
Sourcing tcl/tk file 'scr/do_voltusND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static.tcl' ...
<CMD> set_library_unit -time 1ns -cap 1pf
<CMD> set_design_mode -process 5
##  Process: 5             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

<CMD> set_multi_cpu_usage -localCpu 16
<CMD> set_message -id VOLTUS_SCHD-0075 -severity error
<CMD> set_message -id IMPVAC-116 -severity error
<CMD> read_lib -lef {/process/tsmcN5/data/stdcell/n5/TSMC/PRTF_Innovus_5nm_014_Cad_V13a/PRTF/PRTF_Innovus_5nm_014_Cad_V13a/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.13a.tlef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_10w10s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_1w2s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w1s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s_em.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s_em.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_8w5s.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lef/cdns_ddr1100_h.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lef/PLLTS5FFPLAFRACN.lef /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lef/PLLTS5FFPLJFRACR2.lef /projects/TC70_LPDDR6_N5P/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lef/cdns_ddr_custom_decap_unit_cells.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/LEF/ts1n05mblvta16384x39m16qwbzhodcp.lef /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tphn05_12gpio_15lm.lef /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12lup_120a/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12lup_15lm.lef /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12esd_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12esd_15lm.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lef/cdns_ddr_noisegen_v.antenna.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lef/cdns_lpddr6_testio.lef /process/tsmcN5/data/stdcell/n5v/TSMC/tpbn05v_cu_round_bump_100a/lef/fc/fc_bot/APRDL/lef/tpbn05v_cu_round_bump.lef /process/tsmcN5/data/stdcell/n5/TSMC/N5_DTCD_library_kit_v1d3.1/lef/N5_DTCD_M11/N5_DTCD_v1d2.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_custom_mimcap_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_130P_UBM80_DR_r100.20251208/lef/cdns_ddr1100_custom_mimcap_h.lef}
<CMD> read_view_definition /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/scr/tv_chip_ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static_viewdefinition.tcl
<CMD> read_verilog {dbs/tv_chip.innovusOUTwD0.enc.dat/tv_chip.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/netlist/cdns_lp6_x48_ew_phy_top.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/netlist/cdns_lp6_x48_ew_phy_as_top.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/netlist/cdns_lp6_x48_ew_phy_ds_top.v.gz /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/netlist/cadence_mc_ew_controller.v.gz /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/netlist/databahn_data_pat_gen.v.gz}
<CMD> set_top_module tv_chip
#% Begin Load MMMC data ... (date=12/12 07:46:59, mem=1470.5M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=12/12 07:47:01, total cpu=0:00:00.3, real=0:00:02.0, peak res=1472.3M, current mem=1472.1M)
cbest_CCbest_m40c rcworst_CCworst_m40c rcworst_CCworst_T_m40c rcbest_CCbest_m40c cworst_CCworst_T_m40c typical_85c typical_25c cworst_CCworst_125c cbest_CCbest_125c rcbest_CCbest_125c cworst_CCworst_T_125c rcworst_CCworst_125c rcworst_CCworst_T_125c cworst_CCworst_m40c

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/PRTF_Innovus_5nm_014_Cad_V13a/PRTF/PRTF_Innovus_5nm_014_Cad_V13a/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.13a.tlef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_10w10s.lef ...
Set DBUPerIGU to M2 pitch 68.

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_1w2s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w1s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s_em.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s_em.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_8w5s.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef ...
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_0D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_1D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_2D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_3D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_4D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_5D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_6D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_7D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_8D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_9D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_10D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_11D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_12D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_13D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_14D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_15D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_16D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_1D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_2D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_3D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (EMS-62):	Message <IMPLF-378> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lef/cdns_ddr1100_h.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lef/PLLTS5FFPLAFRACN.lef ...

Loading LEF file /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lef/PLLTS5FFPLJFRACR2.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef ...
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**WARN: (EMS-62):	Message <IMPLF-388> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lef/cdns_ddr_custom_decap_unit_cells.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/LEF/ts1n05mblvta16384x39m16qwbzhodcp.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tphn05_12gpio_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12lup_120a/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12lup_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12esd_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12esd_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lef/cdns_ddr_noisegen_v.antenna.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lef/cdns_lpddr6_testio.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5v/TSMC/tpbn05v_cu_round_bump_100a/lef/fc/fc_bot/APRDL/lef/tpbn05v_cu_round_bump.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/N5_DTCD_library_kit_v1d3.1/lef/N5_DTCD_M11/N5_DTCD_v1d2.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_custom_mimcap_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_130P_UBM80_DR_r100.20251208/lef/cdns_ddr1100_custom_mimcap_h.lef ...
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD150PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD150PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD130PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD130PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD110PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD110PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DA[6]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP2_EN' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_EVEN[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_EVEN[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_EN' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[4]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[3]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[4]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[3]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-62):	Message <IMPLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPLF-201):	Pin 'RX1_C_ODD' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'RX1_C_EVEN' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD1' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD0' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD0' in macro 'cdns_ddr_noisegen_v' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD1' in macro 'cdns_ddr_noisegen_v' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_R200_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_R0_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_3V3_R200_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_3V3_R0_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRWDWUWSWEWCDGH_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRWDWUWSWEWCDGH_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUWSWEWCDGS_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUWSWEWCDGS_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUW08SCDG_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUW08SCDG_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'AIO200' in macro 'PDB2ANA_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-62):	Message <IMPLF-201> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
##  Process: 5             (User Set)               
##     Node: N5            (AutoDetect)         
Loading view definition file from /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/scr/tv_chip_ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static_viewdefinition.tcl
Starting library reading in 'Multi-threaded flow' (with '16' threads)
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_ulvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1142 cells in library tcbn05_bwph210l6p51cnod_base_ulvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1098 cells in library tcbn05_bwph210l6p51cnod_base_elvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1142 cells in library tcbn05_bwph210l6p51cnod_base_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_lvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_lvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_ulvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_ulvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_elvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_svtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_svtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_ulvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_ulvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_elvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_elvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_ulvtllssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_ulvtllssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_lvtllssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_lvtllssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_lvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_lvtssgnp_0p675v_0p675v_125c_cworst_CCworst_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib, Line 7749)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_dataslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_cmnslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_caslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib)
Read 3 cells in library cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'async_clockinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 182)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'async_clockinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 183)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'async_offsetclockinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 223)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'async_offsetclockinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 224)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 264)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 265)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 305)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'FOUTVCOinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 306)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PLLTS5FFPLAFRACN'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib)
Read 1 cells in library PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.
Reading   timing library /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lib/PLLTS5FFPLJFRACR2_SSGNP_0P675V_125C_Cworst_CCworst_T.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PLLTS5FFPLJFRACR2'. The cell will only be used for analysis. (File /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lib/PLLTS5FFPLJFRACR2_SSGNP_0P675V_125C_Cworst_CCworst_T.lib)
Read 1 cells in library PLLTS5FFPLJFRACR2_SSGNP_0P675V_125C_Cworst_CCworst_T.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_t5g_15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy_r300.20250905/lib/spectre_v1d2_2p5/lib_dfly/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ssgnp_cworst_CCworst_T_0p675v_125c.lib.
Read 3 cells in library cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ssgnp_cworst_CCworst_T_0p675v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib, Line 58)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.lib)
Read 9 cells in library cdns_ddr_custom_decap_unit_cells_lpddr6_ss_0p675v_0p47v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/CCS/ts1n05mblvta16384x39m16qwbzhodcp_ssgnp_0p675v_0p675v_125c_cworst_ccworst_t.lib.
Read 1 cells in library ts1n05mblvta16384x39m16qwbzhodcp_ssgnp_0p675v_0p675v_125c_cworst_ccworst_t.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpiossgnp0p675v1p08v125c.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3AM_V'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpiossgnp0p675v1p08v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3AM_H'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpiossgnp0p675v1p08v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3ACM_V'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpiossgnp0p675v1p08v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3ACM_H'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpiossgnp0p675v1p08v125c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 50 cells in library tphn05_12gpiossgnp0p675v1p08v125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ss_0p675v_0p47v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ss_0p675v_0p47v_125c.lib, Line 84)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_noisegen_v'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ss_0p675v_0p47v_125c.lib)
Read 1 cells in library cdns_ddr_noisegen_v_lpddr5x_ss_0p675v_0p47v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ss_0p675v_0p470v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ss_0p675v_0p470v_125c.lib, Line 219)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_lpddr6_testio'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ss_0p675v_0p470v_125c.lib)
Read 1 cells in library cdns_testio_lpddr6_ss_0p675v_0p470v_125c.
Library reading multithread flow ended.
*** End library_loading (cpu=5.34min, real=0.43min, mem=1260.1M, fe_cpu=5.75min, fe_real=0.98min, fe_mem=3048.9M) ***
#% Begin Load netlist data ... (date=12/12 07:47:30, mem=2406.0M)
*** Begin netlist parsing (mem=3048.9M) ***
Starting 6 threads...
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/netlist/cadence_mc_ew_controller.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/netlist/cdns_lp6_x48_ew_phy_ds_top.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/netlist/cdns_lp6_x48_ew_phy_as_top.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/netlist/cdns_lp6_x48_ew_phy_top.v.gz'
Reading verilog netlist 'dbs/tv_chip.innovusOUTwD0.enc.dat/tv_chip.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/netlist/databahn_data_pat_gen.v.gz'

*** Memory Usage v#1 (Current mem = 5140.934M, initial mem = 806.176M) ***
*** End netlist parsing (cpu=0:00:21.8, real=0:00:12.0, mem=5140.9M) ***
#% End Load netlist data ... (date=12/12 07:47:42, total cpu=0:00:22.4, real=0:00:12.0, peak res=3554.5M, current mem=3554.5M)
Set top cell to tv_chip.
Building hierarchical netlist for Cell tv_chip ...
***** UseNewTieNetMode *****.
*** Netlist is NOT unique.
Set DBUPerIGU to techSite core width 102.
** info: there are 27947 modules.
** info: there are 5393580 stdCell insts.
** info: there are 5393562 stdCell insts with at least one signal pin.
** info: there are 1 Pad insts.
** info: there are 120 macros.
** info: there are 245060 multi-height stdCell insts (125 stdCells)

*** Memory Usage v#1 (Current mem = 8041.090M, initial mem = 806.176M) ***
** INFO: FINFET definition is detected in tech LEF. The pitch is 0.028 , offset is 0 and direction is Horizontal Enable FinFet support.
block snap rule changed from un_init to FinFet/un_init
IO pad snap rule changed from un_init to FinFet/FinFet/un_init
constraint snap rule changed from un_init to FinFet/FinFet/FinFet/un_init
DIE snap rule changed from un_init to FinFet/FinFet/FinFet/FinFet/un_init
Initializing I/O assignment ...
**WARN: (IMPFP-3961):	The techSite 'pad_double' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_v' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_h' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreW51H210' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLJFRACR2' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLAFRACN' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.

Honor LEF defined pitches for advanced node
Start create_tracks
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started for TopCell tv_chip 
Summary of Active RC-Corners : 
 
 Analysis View: ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold
    RC-Corner Name        : cworst_CCworst_125c
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner Technology file: '/process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/fs_v1d2p4a/cworst/Tech/cworst_CCworst/qrcTechFile'
Initializing multi-corner resistance tables ...
**WARN: (IMPMSMV-1809):	Internal pg_pin VREF at 0.714v of cell cdns_ddr_noisegen_v does not have external pg_pin with matching voltage in library /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ss_0p675v_0p47v_125c.lib.  Cannot determine the voltage source of this internal power pin.  The signal pin related to it might have incorrect voltage.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Voltus_Power_Integrity_MP license(s) for 8 CPU(s)
[07:48:06.078755] Periodic Lic check successful
[07:48:06.603113] Feature usage summary:
[07:48:06.603114] Voltus_Power_Integrity_XL
[07:48:06.603122] Voltus_Power_Integrity_MP

Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Reading timing constraints file '/dev/null' ...
Current (total cpu=0:07:03, real=0:01:35, peak res=7709.1M, current mem=7497.7M)
Total number of combinational cells: 5008
Total number of sequential cells: 1440
Total number of tristate cells: 42
Total number of level shifter cells: 144
Total number of power gating cells: 0
Total number of isolation cells: 84
Total number of power switch cells: 6
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 447
List of usable buffers: BUFFD10BWP210H6P51CNODLVT BUFFD12BWP210H6P51CNODLVT BUFFD14BWP210H6P51CNODLVT BUFFD16BWP210H6P51CNODLVT BUFFD18BWP210H6P51CNODLVT BUFFD5BWP210H6P51CNODLVT BUFFD6BWP210H6P51CNODLVT BUFFD8BWP210H6P51CNODLVT BUFFD1BWP210H6P51CNODLVT BUFFD2BWP210H6P51CNODLVT BUFFD3BWP210H6P51CNODLVT BUFFD4BWP210H6P51CNODLVT BUFFSKFD10BWP210H6P51CNODLVT BUFFSKFD12BWP210H6P51CNODLVT BUFFSKFD14BWP210H6P51CNODLVT BUFFSKFD16BWP210H6P51CNODLVT BUFFSKFD18BWP210H6P51CNODLVT BUFFSKFD5BWP210H6P51CNODLVT BUFFSKFD6BWP210H6P51CNODLVT BUFFSKFD8BWP210H6P51CNODLVT BUFFSKFD2BWP210H6P51CNODLVT BUFFSKFD3BWP210H6P51CNODLVT BUFFSKFD4BWP210H6P51CNODLVT BUFFSKRD10BWP210H6P51CNODLVT BUFFSKRD12BWP210H6P51CNODLVT BUFFSKRD14BWP210H6P51CNODLVT BUFFSKRD16BWP210H6P51CNODLVT BUFFSKRD18BWP210H6P51CNODLVT BUFFSKRD5BWP210H6P51CNODLVT BUFFSKRD6BWP210H6P51CNODLVT BUFFSKRD8BWP210H6P51CNODLVT CKBD1BWP210H6P51CNODLVT BUFFSKRD2BWP210H6P51CNODLVT BUFFSKRD3BWP210H6P51CNODLVT BUFFSKRD4BWP210H6P51CNODLVT CKBD10BWP210H6P51CNODLVT CKBD12BWP210H6P51CNODLVT CKBD14BWP210H6P51CNODLVT CKBD16BWP210H6P51CNODLVT CKBD18BWP210H6P51CNODLVT CKBD2BWP210H6P51CNODLVT CKBD3BWP210H6P51CNODLVT CKBD4BWP210H6P51CNODLVT CKBD5BWP210H6P51CNODLVT CKBD6BWP210H6P51CNODLVT CKBD8BWP210H6P51CNODLVT DCCKBD10BWP210H6P51CNODLVT DCCKBD12BWP210H6P51CNODLVT DCCKBD14BWP210H6P51CNODLVT DCCKBD16BWP210H6P51CNODLVT DCCKBD18BWP210H6P51CNODLVT DCCKBD4BWP210H6P51CNODLVT DCCKBD5BWP210H6P51CNODLVT DCCKBD6BWP210H6P51CNODLVT DCCKBD8BWP210H6P51CNODLVT BUFFD10BWP210H6P51CNODLVTLL BUFFD12BWP210H6P51CNODLVTLL BUFFD14BWP210H6P51CNODLVTLL BUFFD16BWP210H6P51CNODLVTLL BUFFD18BWP210H6P51CNODLVTLL BUFFD5BWP210H6P51CNODLVTLL BUFFD6BWP210H6P51CNODLVTLL BUFFD8BWP210H6P51CNODLVTLL BUFFD1BWP210H6P51CNODLVTLL BUFFD2BWP210H6P51CNODLVTLL BUFFD3BWP210H6P51CNODLVTLL BUFFD4BWP210H6P51CNODLVTLL BUFFSKFD10BWP210H6P51CNODLVTLL BUFFSKFD12BWP210H6P51CNODLVTLL BUFFSKFD14BWP210H6P51CNODLVTLL BUFFSKFD16BWP210H6P51CNODLVTLL BUFFSKFD18BWP210H6P51CNODLVTLL BUFFSKFD5BWP210H6P51CNODLVTLL BUFFSKFD6BWP210H6P51CNODLVTLL BUFFSKFD8BWP210H6P51CNODLVTLL BUFFSKFD2BWP210H6P51CNODLVTLL BUFFSKFD3BWP210H6P51CNODLVTLL BUFFSKFD4BWP210H6P51CNODLVTLL BUFFSKRD10BWP210H6P51CNODLVTLL BUFFSKRD12BWP210H6P51CNODLVTLL BUFFSKRD14BWP210H6P51CNODLVTLL BUFFSKRD16BWP210H6P51CNODLVTLL BUFFSKRD18BWP210H6P51CNODLVTLL BUFFSKRD5BWP210H6P51CNODLVTLL BUFFSKRD6BWP210H6P51CNODLVTLL BUFFSKRD8BWP210H6P51CNODLVTLL CKBD1BWP210H6P51CNODLVTLL BUFFSKRD2BWP210H6P51CNODLVTLL BUFFSKRD3BWP210H6P51CNODLVTLL BUFFSKRD4BWP210H6P51CNODLVTLL CKBD10BWP210H6P51CNODLVTLL CKBD12BWP210H6P51CNODLVTLL CKBD14BWP210H6P51CNODLVTLL CKBD16BWP210H6P51CNODLVTLL CKBD18BWP210H6P51CNODLVTLL CKBD2BWP210H6P51CNODLVTLL CKBD3BWP210H6P51CNODLVTLL CKBD4BWP210H6P51CNODLVTLL CKBD5BWP210H6P51CNODLVTLL CKBD6BWP210H6P51CNODLVTLL CKBD8BWP210H6P51CNODLVTLL DCCKBD10BWP210H6P51CNODLVTLL DCCKBD12BWP210H6P51CNODLVTLL DCCKBD14BWP210H6P51CNODLVTLL DCCKBD16BWP210H6P51CNODLVTLL DCCKBD18BWP210H6P51CNODLVTLL DCCKBD4BWP210H6P51CNODLVTLL DCCKBD5BWP210H6P51CNODLVTLL DCCKBD6BWP210H6P51CNODLVTLL DCCKBD8BWP210H6P51CNODLVTLL BUFFD10BWP210H6P51CNODULVTLL BUFFD12BWP210H6P51CNODULVTLL BUFFD14BWP210H6P51CNODULVTLL BUFFD16BWP210H6P51CNODULVTLL BUFFD18BWP210H6P51CNODULVTLL BUFFD5BWP210H6P51CNODULVTLL BUFFD6BWP210H6P51CNODULVTLL BUFFD8BWP210H6P51CNODULVTLL BUFFD1BWP210H6P51CNODULVTLL BUFFD2BWP210H6P51CNODULVTLL BUFFD3BWP210H6P51CNODULVTLL BUFFD4BWP210H6P51CNODULVTLL BUFFSKFD10BWP210H6P51CNODULVTLL BUFFSKFD12BWP210H6P51CNODULVTLL BUFFSKFD14BWP210H6P51CNODULVTLL BUFFSKFD16BWP210H6P51CNODULVTLL BUFFSKFD18BWP210H6P51CNODULVTLL BUFFSKFD5BWP210H6P51CNODULVTLL BUFFSKFD6BWP210H6P51CNODULVTLL BUFFSKFD8BWP210H6P51CNODULVTLL BUFFSKFD2BWP210H6P51CNODULVTLL BUFFSKFD3BWP210H6P51CNODULVTLL BUFFSKFD4BWP210H6P51CNODULVTLL BUFFSKRD10BWP210H6P51CNODULVTLL BUFFSKRD12BWP210H6P51CNODULVTLL BUFFSKRD14BWP210H6P51CNODULVTLL BUFFSKRD16BWP210H6P51CNODULVTLL BUFFSKRD18BWP210H6P51CNODULVTLL BUFFSKRD5BWP210H6P51CNODULVTLL BUFFSKRD6BWP210H6P51CNODULVTLL BUFFSKRD8BWP210H6P51CNODULVTLL CKBD1BWP210H6P51CNODULVTLL BUFFSKRD2BWP210H6P51CNODULVTLL BUFFSKRD3BWP210H6P51CNODULVTLL BUFFSKRD4BWP210H6P51CNODULVTLL CKBD10BWP210H6P51CNODULVTLL CKBD12BWP210H6P51CNODULVTLL CKBD14BWP210H6P51CNODULVTLL CKBD16BWP210H6P51CNODULVTLL CKBD18BWP210H6P51CNODULVTLL CKBD2BWP210H6P51CNODULVTLL CKBD3BWP210H6P51CNODULVTLL CKBD4BWP210H6P51CNODULVTLL CKBD5BWP210H6P51CNODULVTLL CKBD6BWP210H6P51CNODULVTLL CKBD8BWP210H6P51CNODULVTLL DCCKBD10BWP210H6P51CNODULVTLL DCCKBD12BWP210H6P51CNODULVTLL DCCKBD14BWP210H6P51CNODULVTLL DCCKBD16BWP210H6P51CNODULVTLL DCCKBD18BWP210H6P51CNODULVTLL DCCKBD4BWP210H6P51CNODULVTLL DCCKBD5BWP210H6P51CNODULVTLL DCCKBD6BWP210H6P51CNODULVTLL DCCKBD8BWP210H6P51CNODULVTLL DELAD1BWP210H6P51CNODULVTLL BUFFD10BWP210H6P51CNODELVT BUFFD12BWP210H6P51CNODELVT BUFFD14BWP210H6P51CNODELVT BUFFD16BWP210H6P51CNODELVT BUFFD18BWP210H6P51CNODELVT BUFFD5BWP210H6P51CNODELVT BUFFD6BWP210H6P51CNODELVT BUFFD8BWP210H6P51CNODELVT BUFFD1BWP210H6P51CNODELVT BUFFD2BWP210H6P51CNODELVT BUFFD3BWP210H6P51CNODELVT BUFFD4BWP210H6P51CNODELVT BUFFSKFD10BWP210H6P51CNODELVT BUFFSKFD12BWP210H6P51CNODELVT BUFFSKFD14BWP210H6P51CNODELVT BUFFSKFD16BWP210H6P51CNODELVT BUFFSKFD18BWP210H6P51CNODELVT BUFFSKFD5BWP210H6P51CNODELVT BUFFSKFD6BWP210H6P51CNODELVT BUFFSKFD8BWP210H6P51CNODELVT BUFFSKFD2BWP210H6P51CNODELVT BUFFSKFD3BWP210H6P51CNODELVT BUFFSKFD4BWP210H6P51CNODELVT BUFFSKRD10BWP210H6P51CNODELVT BUFFSKRD12BWP210H6P51CNODELVT BUFFSKRD14BWP210H6P51CNODELVT BUFFSKRD16BWP210H6P51CNODELVT BUFFSKRD18BWP210H6P51CNODELVT BUFFSKRD5BWP210H6P51CNODELVT BUFFSKRD6BWP210H6P51CNODELVT BUFFSKRD8BWP210H6P51CNODELVT CKBD1BWP210H6P51CNODELVT BUFFSKRD2BWP210H6P51CNODELVT BUFFSKRD3BWP210H6P51CNODELVT BUFFSKRD4BWP210H6P51CNODELVT CKBD10BWP210H6P51CNODELVT CKBD12BWP210H6P51CNODELVT CKBD14BWP210H6P51CNODELVT CKBD16BWP210H6P51CNODELVT CKBD18BWP210H6P51CNODELVT CKBD2BWP210H6P51CNODELVT CKBD3BWP210H6P51CNODELVT CKBD4BWP210H6P51CNODELVT CKBD5BWP210H6P51CNODELVT CKBD6BWP210H6P51CNODELVT CKBD8BWP210H6P51CNODELVT DCCKBD10BWP210H6P51CNODELVT DCCKBD12BWP210H6P51CNODELVT DCCKBD14BWP210H6P51CNODELVT DCCKBD16BWP210H6P51CNODELVT DCCKBD18BWP210H6P51CNODELVT DCCKBD4BWP210H6P51CNODELVT DCCKBD5BWP210H6P51CNODELVT DCCKBD6BWP210H6P51CNODELVT DCCKBD8BWP210H6P51CNODELVT DELAD1BWP210H6P51CNODELVT BUFFD10BWP210H6P51CNODULVT BUFFD12BWP210H6P51CNODULVT BUFFD14BWP210H6P51CNODULVT BUFFD16BWP210H6P51CNODULVT BUFFD18BWP210H6P51CNODULVT BUFFD5BWP210H6P51CNODULVT BUFFD6BWP210H6P51CNODULVT BUFFD8BWP210H6P51CNODULVT BUFFD1BWP210H6P51CNODULVT BUFFD2BWP210H6P51CNODULVT BUFFD3BWP210H6P51CNODULVT BUFFD4BWP210H6P51CNODULVT BUFFSKFD10BWP210H6P51CNODULVT BUFFSKFD12BWP210H6P51CNODULVT BUFFSKFD14BWP210H6P51CNODULVT BUFFSKFD16BWP210H6P51CNODULVT BUFFSKFD18BWP210H6P51CNODULVT BUFFSKFD5BWP210H6P51CNODULVT BUFFSKFD6BWP210H6P51CNODULVT BUFFSKFD8BWP210H6P51CNODULVT BUFFSKFD2BWP210H6P51CNODULVT BUFFSKFD3BWP210H6P51CNODULVT BUFFSKFD4BWP210H6P51CNODULVT BUFFSKRD10BWP210H6P51CNODULVT BUFFSKRD12BWP210H6P51CNODULVT BUFFSKRD14BWP210H6P51CNODULVT BUFFSKRD16BWP210H6P51CNODULVT BUFFSKRD18BWP210H6P51CNODULVT BUFFSKRD5BWP210H6P51CNODULVT BUFFSKRD6BWP210H6P51CNODULVT BUFFSKRD8BWP210H6P51CNODULVT CKBD1BWP210H6P51CNODULVT BUFFSKRD2BWP210H6P51CNODULVT BUFFSKRD3BWP210H6P51CNODULVT BUFFSKRD4BWP210H6P51CNODULVT CKBD10BWP210H6P51CNODULVT CKBD12BWP210H6P51CNODULVT CKBD14BWP210H6P51CNODULVT CKBD16BWP210H6P51CNODULVT CKBD18BWP210H6P51CNODULVT CKBD2BWP210H6P51CNODULVT CKBD3BWP210H6P51CNODULVT CKBD4BWP210H6P51CNODULVT CKBD5BWP210H6P51CNODULVT CKBD6BWP210H6P51CNODULVT CKBD8BWP210H6P51CNODULVT DCCKBD10BWP210H6P51CNODULVT DCCKBD12BWP210H6P51CNODULVT DCCKBD14BWP210H6P51CNODULVT DCCKBD16BWP210H6P51CNODULVT DCCKBD18BWP210H6P51CNODULVT DCCKBD4BWP210H6P51CNODULVT DCCKBD5BWP210H6P51CNODULVT DCCKBD6BWP210H6P51CNODULVT DCCKBD8BWP210H6P51CNODULVT DELAD1BWP210H6P51CNODULVT BUFFD10BWP210H6P51CNODSVT BUFFD12BWP210H6P51CNODSVT BUFFD14BWP210H6P51CNODSVT BUFFD5BWP210H6P51CNODSVT BUFFD6BWP210H6P51CNODSVT BUFFD8BWP210H6P51CNODSVT BUFFD1BWP210H6P51CNODSVT BUFFD2BWP210H6P51CNODSVT BUFFD3BWP210H6P51CNODSVT BUFFSKFD10BWP210H6P51CNODSVT BUFFSKFD12BWP210H6P51CNODSVT BUFFSKFD14BWP210H6P51CNODSVT BUFFSKFD5BWP210H6P51CNODSVT BUFFSKFD6BWP210H6P51CNODSVT BUFFSKFD8BWP210H6P51CNODSVT BUFFSKFD2BWP210H6P51CNODSVT BUFFSKFD3BWP210H6P51CNODSVT BUFFSKRD10BWP210H6P51CNODSVT BUFFSKRD14BWP210H6P51CNODSVT BUFFSKRD5BWP210H6P51CNODSVT BUFFSKRD6BWP210H6P51CNODSVT BUFFSKRD8BWP210H6P51CNODSVT CKBD1BWP210H6P51CNODSVT BUFFSKRD2BWP210H6P51CNODSVT BUFFSKRD3BWP210H6P51CNODSVT CKBD10BWP210H6P51CNODSVT CKBD12BWP210H6P51CNODSVT CKBD14BWP210H6P51CNODSVT CKBD2BWP210H6P51CNODSVT CKBD3BWP210H6P51CNODSVT CKBD5BWP210H6P51CNODSVT CKBD6BWP210H6P51CNODSVT CKBD8BWP210H6P51CNODSVT DCCKBD10BWP210H6P51CNODSVT DCCKBD12BWP210H6P51CNODSVT DCCKBD14BWP210H6P51CNODSVT DCCKBD5BWP210H6P51CNODSVT DCCKBD6BWP210H6P51CNODSVT DCCKBD8BWP210H6P51CNODSVT
Total number of usable buffers: 317
List of unusable buffers: BUFFD20BWP210H6P51CNODLVT BUFFD24BWP210H6P51CNODLVT BUFFD28BWP210H6P51CNODLVT BUFFD32BWP210H6P51CNODLVT BUFFD36BWP210H6P51CNODLVT BUFFSKFD20BWP210H6P51CNODLVT BUFFSKFD24BWP210H6P51CNODLVT BUFFSKFD28BWP210H6P51CNODLVT BUFFSKFD32BWP210H6P51CNODLVT BUFFSKFD36BWP210H6P51CNODLVT BUFFSKFOPTD32BWP210H6P51CNODLVT BUFFSKRD20BWP210H6P51CNODLVT BUFFSKRD24BWP210H6P51CNODLVT BUFFSKRD28BWP210H6P51CNODLVT BUFFSKRD32BWP210H6P51CNODLVT BUFFSKRD36BWP210H6P51CNODLVT CKBD20BWP210H6P51CNODLVT CKBD24BWP210H6P51CNODLVT DCCKBD20BWP210H6P51CNODLVT DCCKBD24BWP210H6P51CNODLVT GBUFFD1BWP210H6P51CNODLVT GBUFFD3BWP210H6P51CNODLVT GBUFFD2BWP210H6P51CNODLVT GBUFFD8BWP210H6P51CNODLVT GBUFFFIRD16BWP210H6P51CNODLVT GBUFFFIRD8BWP210H6P51CNODLVT BUFFD20BWP210H6P51CNODLVTLL BUFFD24BWP210H6P51CNODLVTLL BUFFD28BWP210H6P51CNODLVTLL BUFFD32BWP210H6P51CNODLVTLL BUFFD36BWP210H6P51CNODLVTLL BUFFSKFD20BWP210H6P51CNODLVTLL BUFFSKFD24BWP210H6P51CNODLVTLL BUFFSKFD28BWP210H6P51CNODLVTLL BUFFSKFD32BWP210H6P51CNODLVTLL BUFFSKFD36BWP210H6P51CNODLVTLL BUFFSKFOPTD32BWP210H6P51CNODLVTLL BUFFSKRD20BWP210H6P51CNODLVTLL BUFFSKRD24BWP210H6P51CNODLVTLL BUFFSKRD28BWP210H6P51CNODLVTLL BUFFSKRD32BWP210H6P51CNODLVTLL BUFFSKRD36BWP210H6P51CNODLVTLL CKBD20BWP210H6P51CNODLVTLL CKBD24BWP210H6P51CNODLVTLL DCCKBD20BWP210H6P51CNODLVTLL DCCKBD24BWP210H6P51CNODLVTLL GBUFFD1BWP210H6P51CNODLVTLL GBUFFD8BWP210H6P51CNODLVTLL GBUFFFIRD8BWP210H6P51CNODLVTLL BUFFD20BWP210H6P51CNODULVTLL BUFFD24BWP210H6P51CNODULVTLL BUFFD28BWP210H6P51CNODULVTLL BUFFD32BWP210H6P51CNODULVTLL BUFFD36BWP210H6P51CNODULVTLL BUFFSKFD20BWP210H6P51CNODULVTLL BUFFSKFD24BWP210H6P51CNODULVTLL BUFFSKFD28BWP210H6P51CNODULVTLL BUFFSKFD32BWP210H6P51CNODULVTLL BUFFSKFD36BWP210H6P51CNODULVTLL BUFFSKFOPTD32BWP210H6P51CNODULVTLL BUFFSKRD20BWP210H6P51CNODULVTLL BUFFSKRD24BWP210H6P51CNODULVTLL BUFFSKRD28BWP210H6P51CNODULVTLL BUFFSKRD32BWP210H6P51CNODULVTLL BUFFSKRD36BWP210H6P51CNODULVTLL CKBD20BWP210H6P51CNODULVTLL CKBD24BWP210H6P51CNODULVTLL DCCKBD20BWP210H6P51CNODULVTLL DCCKBD24BWP210H6P51CNODULVTLL GBUFFD16BWP210H6P51CNODULVTLL GBUFFD1BWP210H6P51CNODULVTLL GBUFFD3BWP210H6P51CNODULVTLL GBUFFD2BWP210H6P51CNODULVTLL GBUFFD4BWP210H6P51CNODULVTLL GBUFFD8BWP210H6P51CNODULVTLL GBUFFFIRD16BWP210H6P51CNODULVTLL GBUFFFIRD8BWP210H6P51CNODULVTLL BUFFD20BWP210H6P51CNODELVT BUFFD24BWP210H6P51CNODELVT BUFFD28BWP210H6P51CNODELVT BUFFD32BWP210H6P51CNODELVT BUFFD36BWP210H6P51CNODELVT BUFFSKFD20BWP210H6P51CNODELVT BUFFSKFD24BWP210H6P51CNODELVT BUFFSKFD28BWP210H6P51CNODELVT BUFFSKFD32BWP210H6P51CNODELVT BUFFSKFD36BWP210H6P51CNODELVT BUFFSKFOPTD32BWP210H6P51CNODELVT BUFFSKRD20BWP210H6P51CNODELVT BUFFSKRD24BWP210H6P51CNODELVT BUFFSKRD28BWP210H6P51CNODELVT BUFFSKRD32BWP210H6P51CNODELVT BUFFSKRD36BWP210H6P51CNODELVT CKBD20BWP210H6P51CNODELVT CKBD24BWP210H6P51CNODELVT DCCKBD20BWP210H6P51CNODELVT DCCKBD24BWP210H6P51CNODELVT GBUFFD16BWP210H6P51CNODELVT GBUFFD1BWP210H6P51CNODELVT GBUFFD3BWP210H6P51CNODELVT GBUFFD2BWP210H6P51CNODELVT GBUFFD4BWP210H6P51CNODELVT GBUFFD8BWP210H6P51CNODELVT GBUFFFIRD16BWP210H6P51CNODELVT GBUFFFIRD8BWP210H6P51CNODELVT BUFFD20BWP210H6P51CNODULVT BUFFD24BWP210H6P51CNODULVT BUFFD28BWP210H6P51CNODULVT BUFFD32BWP210H6P51CNODULVT BUFFD36BWP210H6P51CNODULVT BUFFSKFD20BWP210H6P51CNODULVT BUFFSKFD24BWP210H6P51CNODULVT BUFFSKFD28BWP210H6P51CNODULVT BUFFSKFD32BWP210H6P51CNODULVT BUFFSKFD36BWP210H6P51CNODULVT BUFFSKFOPTD32BWP210H6P51CNODULVT BUFFSKRD20BWP210H6P51CNODULVT BUFFSKRD24BWP210H6P51CNODULVT BUFFSKRD28BWP210H6P51CNODULVT BUFFSKRD32BWP210H6P51CNODULVT BUFFSKRD36BWP210H6P51CNODULVT CKBD20BWP210H6P51CNODULVT CKBD24BWP210H6P51CNODULVT DCCKBD20BWP210H6P51CNODULVT DCCKBD24BWP210H6P51CNODULVT GBUFFD16BWP210H6P51CNODULVT GBUFFD1BWP210H6P51CNODULVT GBUFFD3BWP210H6P51CNODULVT GBUFFD2BWP210H6P51CNODULVT GBUFFD4BWP210H6P51CNODULVT GBUFFD8BWP210H6P51CNODULVT GBUFFFIRD16BWP210H6P51CNODULVT GBUFFFIRD8BWP210H6P51CNODULVT BUFFSKFD20BWP210H6P51CNODSVT
Total number of unusable buffers: 134
List of usable inverters: CKND1BWP210H6P51CNODLVT CKND10BWP210H6P51CNODLVT CKND12BWP210H6P51CNODLVT CKND14BWP210H6P51CNODLVT CKND16BWP210H6P51CNODLVT CKND2BWP210H6P51CNODLVT CKND3BWP210H6P51CNODLVT CKND4BWP210H6P51CNODLVT CKND5BWP210H6P51CNODLVT CKND6BWP210H6P51CNODLVT CKND8BWP210H6P51CNODLVT CKNTWCD18BWP210H6P51CNODLVT DCCKND10BWP210H6P51CNODLVT DCCKND12BWP210H6P51CNODLVT DCCKND14BWP210H6P51CNODLVT DCCKND16BWP210H6P51CNODLVT DCCKND4BWP210H6P51CNODLVT DCCKND5BWP210H6P51CNODLVT DCCKND6BWP210H6P51CNODLVT DCCKND8BWP210H6P51CNODLVT DCCKNTWCD18BWP210H6P51CNODLVT INVD10BWP210H6P51CNODLVT INVD12BWP210H6P51CNODLVT INVD14BWP210H6P51CNODLVT INVD16BWP210H6P51CNODLVT INVD18BWP210H6P51CNODLVT INVD5BWP210H6P51CNODLVT INVD6BWP210H6P51CNODLVT INVD8BWP210H6P51CNODLVT INVD1BWP210H6P51CNODLVT INVPADD1BWP210H6P51CNODLVT INVD2BWP210H6P51CNODLVT INVD3BWP210H6P51CNODLVT INVD4BWP210H6P51CNODLVT INVSKFD10BWP210H6P51CNODLVT INVSKFD12BWP210H6P51CNODLVT INVSKFD14BWP210H6P51CNODLVT INVSKFD16BWP210H6P51CNODLVT INVSKFD18BWP210H6P51CNODLVT INVSKFD5BWP210H6P51CNODLVT INVSKFD6BWP210H6P51CNODLVT INVSKFD8BWP210H6P51CNODLVT INVSKFD2BWP210H6P51CNODLVT INVSKFD3BWP210H6P51CNODLVT INVSKFD4BWP210H6P51CNODLVT INVSKRD10BWP210H6P51CNODLVT INVSKRD12BWP210H6P51CNODLVT INVSKRD14BWP210H6P51CNODLVT INVSKRD16BWP210H6P51CNODLVT INVSKRD18BWP210H6P51CNODLVT INVSKRD5BWP210H6P51CNODLVT INVSKRD6BWP210H6P51CNODLVT INVSKRD8BWP210H6P51CNODLVT CKND1BWP210H6P51CNODLVTLL INVSKRD2BWP210H6P51CNODLVT INVSKRD3BWP210H6P51CNODLVT INVSKRD4BWP210H6P51CNODLVT CKND10BWP210H6P51CNODLVTLL CKND12BWP210H6P51CNODLVTLL CKND14BWP210H6P51CNODLVTLL CKND16BWP210H6P51CNODLVTLL CKND2BWP210H6P51CNODLVTLL CKND3BWP210H6P51CNODLVTLL CKND4BWP210H6P51CNODLVTLL CKND5BWP210H6P51CNODLVTLL CKND6BWP210H6P51CNODLVTLL CKND8BWP210H6P51CNODLVTLL CKNTWCD18BWP210H6P51CNODLVTLL DCCKND10BWP210H6P51CNODLVTLL DCCKND12BWP210H6P51CNODLVTLL DCCKND14BWP210H6P51CNODLVTLL DCCKND16BWP210H6P51CNODLVTLL DCCKND4BWP210H6P51CNODLVTLL DCCKND5BWP210H6P51CNODLVTLL DCCKND6BWP210H6P51CNODLVTLL DCCKND8BWP210H6P51CNODLVTLL DCCKNTWCD18BWP210H6P51CNODLVTLL INVD10BWP210H6P51CNODLVTLL INVD12BWP210H6P51CNODLVTLL INVD14BWP210H6P51CNODLVTLL INVD16BWP210H6P51CNODLVTLL INVD18BWP210H6P51CNODLVTLL INVD5BWP210H6P51CNODLVTLL INVD6BWP210H6P51CNODLVTLL INVD8BWP210H6P51CNODLVTLL INVD1BWP210H6P51CNODLVTLL INVPADD1BWP210H6P51CNODLVTLL INVD2BWP210H6P51CNODLVTLL INVD3BWP210H6P51CNODLVTLL INVD4BWP210H6P51CNODLVTLL INVSKFD10BWP210H6P51CNODLVTLL INVSKFD12BWP210H6P51CNODLVTLL INVSKFD14BWP210H6P51CNODLVTLL INVSKFD16BWP210H6P51CNODLVTLL INVSKFD18BWP210H6P51CNODLVTLL INVSKFD5BWP210H6P51CNODLVTLL INVSKFD6BWP210H6P51CNODLVTLL INVSKFD8BWP210H6P51CNODLVTLL INVSKFD2BWP210H6P51CNODLVTLL INVSKFD3BWP210H6P51CNODLVTLL INVSKFD4BWP210H6P51CNODLVTLL INVSKRD10BWP210H6P51CNODLVTLL INVSKRD12BWP210H6P51CNODLVTLL INVSKRD14BWP210H6P51CNODLVTLL INVSKRD16BWP210H6P51CNODLVTLL INVSKRD18BWP210H6P51CNODLVTLL INVSKRD5BWP210H6P51CNODLVTLL INVSKRD6BWP210H6P51CNODLVTLL INVSKRD8BWP210H6P51CNODLVTLL CKND1BWP210H6P51CNODULVTLL INVSKRD2BWP210H6P51CNODLVTLL INVSKRD3BWP210H6P51CNODLVTLL INVSKRD4BWP210H6P51CNODLVTLL CKND10BWP210H6P51CNODULVTLL CKND12BWP210H6P51CNODULVTLL CKND14BWP210H6P51CNODULVTLL CKND16BWP210H6P51CNODULVTLL CKND2BWP210H6P51CNODULVTLL CKND3BWP210H6P51CNODULVTLL CKND4BWP210H6P51CNODULVTLL CKND5BWP210H6P51CNODULVTLL CKND6BWP210H6P51CNODULVTLL CKND8BWP210H6P51CNODULVTLL CKNTWCD18BWP210H6P51CNODULVTLL DCCKND10BWP210H6P51CNODULVTLL DCCKND12BWP210H6P51CNODULVTLL DCCKND14BWP210H6P51CNODULVTLL DCCKND16BWP210H6P51CNODULVTLL DCCKND4BWP210H6P51CNODULVTLL DCCKND5BWP210H6P51CNODULVTLL DCCKND6BWP210H6P51CNODULVTLL DCCKND8BWP210H6P51CNODULVTLL DCCKNTWCD18BWP210H6P51CNODULVTLL INVD10BWP210H6P51CNODULVTLL INVD12BWP210H6P51CNODULVTLL INVD14BWP210H6P51CNODULVTLL INVD16BWP210H6P51CNODULVTLL INVD18BWP210H6P51CNODULVTLL INVD5BWP210H6P51CNODULVTLL INVD6BWP210H6P51CNODULVTLL INVD8BWP210H6P51CNODULVTLL INVD1BWP210H6P51CNODULVTLL INVPADD1BWP210H6P51CNODULVTLL INVD2BWP210H6P51CNODULVTLL INVD3BWP210H6P51CNODULVTLL INVD4BWP210H6P51CNODULVTLL INVSKFD10BWP210H6P51CNODULVTLL INVSKFD12BWP210H6P51CNODULVTLL INVSKFD14BWP210H6P51CNODULVTLL INVSKFD16BWP210H6P51CNODULVTLL INVSKFD18BWP210H6P51CNODULVTLL INVSKFD5BWP210H6P51CNODULVTLL INVSKFD6BWP210H6P51CNODULVTLL INVSKFD8BWP210H6P51CNODULVTLL INVSKFD2BWP210H6P51CNODULVTLL INVSKFD3BWP210H6P51CNODULVTLL INVSKFD4BWP210H6P51CNODULVTLL INVSKRD10BWP210H6P51CNODULVTLL INVSKRD12BWP210H6P51CNODULVTLL INVSKRD14BWP210H6P51CNODULVTLL INVSKRD16BWP210H6P51CNODULVTLL INVSKRD18BWP210H6P51CNODULVTLL INVSKRD5BWP210H6P51CNODULVTLL INVSKRD6BWP210H6P51CNODULVTLL INVSKRD8BWP210H6P51CNODULVTLL CKND1BWP210H6P51CNODELVT INVSKRD2BWP210H6P51CNODULVTLL INVSKRD3BWP210H6P51CNODULVTLL INVSKRD4BWP210H6P51CNODULVTLL CKND10BWP210H6P51CNODELVT CKND12BWP210H6P51CNODELVT CKND14BWP210H6P51CNODELVT CKND16BWP210H6P51CNODELVT CKND2BWP210H6P51CNODELVT CKND3BWP210H6P51CNODELVT CKND4BWP210H6P51CNODELVT CKND5BWP210H6P51CNODELVT CKND6BWP210H6P51CNODELVT CKND8BWP210H6P51CNODELVT CKNTWCD18BWP210H6P51CNODELVT DCCKND10BWP210H6P51CNODELVT DCCKND12BWP210H6P51CNODELVT DCCKND14BWP210H6P51CNODELVT DCCKND16BWP210H6P51CNODELVT DCCKND4BWP210H6P51CNODELVT DCCKND5BWP210H6P51CNODELVT DCCKND6BWP210H6P51CNODELVT DCCKND8BWP210H6P51CNODELVT DCCKNTWCD18BWP210H6P51CNODELVT INVD10BWP210H6P51CNODELVT INVD12BWP210H6P51CNODELVT INVD14BWP210H6P51CNODELVT INVD16BWP210H6P51CNODELVT INVD18BWP210H6P51CNODELVT INVD5BWP210H6P51CNODELVT INVD6BWP210H6P51CNODELVT INVD8BWP210H6P51CNODELVT INVD1BWP210H6P51CNODELVT INVPADD1BWP210H6P51CNODELVT INVD2BWP210H6P51CNODELVT INVD3BWP210H6P51CNODELVT INVD4BWP210H6P51CNODELVT INVSKFD10BWP210H6P51CNODELVT INVSKFD12BWP210H6P51CNODELVT INVSKFD14BWP210H6P51CNODELVT INVSKFD16BWP210H6P51CNODELVT INVSKFD18BWP210H6P51CNODELVT INVSKFD5BWP210H6P51CNODELVT INVSKFD6BWP210H6P51CNODELVT INVSKFD8BWP210H6P51CNODELVT INVSKFD2BWP210H6P51CNODELVT INVSKFD3BWP210H6P51CNODELVT INVSKFD4BWP210H6P51CNODELVT INVSKRD10BWP210H6P51CNODELVT INVSKRD12BWP210H6P51CNODELVT INVSKRD14BWP210H6P51CNODELVT INVSKRD16BWP210H6P51CNODELVT INVSKRD18BWP210H6P51CNODELVT INVSKRD5BWP210H6P51CNODELVT INVSKRD6BWP210H6P51CNODELVT INVSKRD8BWP210H6P51CNODELVT CKND1BWP210H6P51CNODULVT INVSKRD2BWP210H6P51CNODELVT INVSKRD3BWP210H6P51CNODELVT INVSKRD4BWP210H6P51CNODELVT CKND10BWP210H6P51CNODULVT CKND12BWP210H6P51CNODULVT CKND14BWP210H6P51CNODULVT CKND16BWP210H6P51CNODULVT CKND2BWP210H6P51CNODULVT CKND3BWP210H6P51CNODULVT CKND4BWP210H6P51CNODULVT CKND5BWP210H6P51CNODULVT CKND6BWP210H6P51CNODULVT CKND8BWP210H6P51CNODULVT CKNTWCD18BWP210H6P51CNODULVT DCCKND10BWP210H6P51CNODULVT DCCKND12BWP210H6P51CNODULVT DCCKND14BWP210H6P51CNODULVT DCCKND16BWP210H6P51CNODULVT DCCKND4BWP210H6P51CNODULVT DCCKND5BWP210H6P51CNODULVT DCCKND6BWP210H6P51CNODULVT DCCKND8BWP210H6P51CNODULVT DCCKNTWCD18BWP210H6P51CNODULVT INVD10BWP210H6P51CNODULVT INVD12BWP210H6P51CNODULVT INVD14BWP210H6P51CNODULVT INVD16BWP210H6P51CNODULVT INVD18BWP210H6P51CNODULVT INVD5BWP210H6P51CNODULVT INVD6BWP210H6P51CNODULVT INVD8BWP210H6P51CNODULVT INVD1BWP210H6P51CNODULVT INVPADD1BWP210H6P51CNODULVT INVD2BWP210H6P51CNODULVT INVD3BWP210H6P51CNODULVT INVD4BWP210H6P51CNODULVT INVSKFD10BWP210H6P51CNODULVT INVSKFD12BWP210H6P51CNODULVT INVSKFD14BWP210H6P51CNODULVT INVSKFD16BWP210H6P51CNODULVT INVSKFD18BWP210H6P51CNODULVT INVSKFD5BWP210H6P51CNODULVT INVSKFD6BWP210H6P51CNODULVT INVSKFD8BWP210H6P51CNODULVT INVSKFD2BWP210H6P51CNODULVT INVSKFD3BWP210H6P51CNODULVT INVSKFD4BWP210H6P51CNODULVT INVSKRD10BWP210H6P51CNODULVT INVSKRD12BWP210H6P51CNODULVT INVSKRD14BWP210H6P51CNODULVT INVSKRD16BWP210H6P51CNODULVT INVSKRD18BWP210H6P51CNODULVT INVSKRD5BWP210H6P51CNODULVT INVSKRD6BWP210H6P51CNODULVT INVSKRD8BWP210H6P51CNODULVT CKND1BWP210H6P51CNODSVT INVSKRD2BWP210H6P51CNODULVT INVSKRD3BWP210H6P51CNODULVT INVSKRD4BWP210H6P51CNODULVT CKND10BWP210H6P51CNODSVT CKND12BWP210H6P51CNODSVT CKND14BWP210H6P51CNODSVT CKND16BWP210H6P51CNODSVT CKND2BWP210H6P51CNODSVT CKND3BWP210H6P51CNODSVT CKND4BWP210H6P51CNODSVT CKND5BWP210H6P51CNODSVT CKND6BWP210H6P51CNODSVT CKND8BWP210H6P51CNODSVT CKNTWCD18BWP210H6P51CNODSVT DCCKND10BWP210H6P51CNODSVT DCCKND12BWP210H6P51CNODSVT DCCKND14BWP210H6P51CNODSVT DCCKND16BWP210H6P51CNODSVT DCCKND4BWP210H6P51CNODSVT DCCKND5BWP210H6P51CNODSVT DCCKND6BWP210H6P51CNODSVT DCCKND8BWP210H6P51CNODSVT DCCKNTWCD18BWP210H6P51CNODSVT INVD10BWP210H6P51CNODSVT INVD12BWP210H6P51CNODSVT INVD14BWP210H6P51CNODSVT INVD16BWP210H6P51CNODSVT INVD18BWP210H6P51CNODSVT INVD5BWP210H6P51CNODSVT INVD6BWP210H6P51CNODSVT INVD8BWP210H6P51CNODSVT INVD1BWP210H6P51CNODSVT INVPADD1BWP210H6P51CNODSVT INVD2BWP210H6P51CNODSVT INVD3BWP210H6P51CNODSVT INVD4BWP210H6P51CNODSVT INVSKFD10BWP210H6P51CNODSVT INVSKFD12BWP210H6P51CNODSVT INVSKFD14BWP210H6P51CNODSVT INVSKFD16BWP210H6P51CNODSVT INVSKFD18BWP210H6P51CNODSVT INVSKFD5BWP210H6P51CNODSVT INVSKFD6BWP210H6P51CNODSVT INVSKFD8BWP210H6P51CNODSVT INVSKFD2BWP210H6P51CNODSVT INVSKFD3BWP210H6P51CNODSVT INVSKFD4BWP210H6P51CNODSVT INVSKRD10BWP210H6P51CNODSVT INVSKRD12BWP210H6P51CNODSVT INVSKRD14BWP210H6P51CNODSVT INVSKRD16BWP210H6P51CNODSVT INVSKRD18BWP210H6P51CNODSVT INVSKRD5BWP210H6P51CNODSVT INVSKRD6BWP210H6P51CNODSVT INVSKRD8BWP210H6P51CNODSVT INVSKRD2BWP210H6P51CNODSVT INVSKRD3BWP210H6P51CNODSVT INVSKRD4BWP210H6P51CNODSVT
Total number of usable inverters: 336
List of unusable inverters: CKND18BWP210H6P51CNODLVT CKND20BWP210H6P51CNODLVT CKND24BWP210H6P51CNODLVT CKNTWCD20BWP210H6P51CNODLVT CKNTWCD24BWP210H6P51CNODLVT DCCKND18BWP210H6P51CNODLVT DCCKND20BWP210H6P51CNODLVT DCCKND24BWP210H6P51CNODLVT DCCKNTWCD20BWP210H6P51CNODLVT DCCKNTWCD24BWP210H6P51CNODLVT GINVD16BWP210H6P51CNODLVT GINVD2BWP210H6P51CNODLVT GINVD1BWP210H6P51CNODLVT GINVD4BWP210H6P51CNODLVT GINVD3BWP210H6P51CNODLVT GINVD8BWP210H6P51CNODLVT GINVFIRD16BWP210H6P51CNODLVT INVD20BWP210H6P51CNODLVT INVD24BWP210H6P51CNODLVT INVD28BWP210H6P51CNODLVT INVD32BWP210H6P51CNODLVT INVD36BWP210H6P51CNODLVT INVSKFD20BWP210H6P51CNODLVT INVSKFD24BWP210H6P51CNODLVT INVSKFD28BWP210H6P51CNODLVT INVSKFD32BWP210H6P51CNODLVT INVSKFD36BWP210H6P51CNODLVT INVSKRD20BWP210H6P51CNODLVT INVSKRD24BWP210H6P51CNODLVT INVSKRD28BWP210H6P51CNODLVT INVSKRD32BWP210H6P51CNODLVT INVSKRD36BWP210H6P51CNODLVT CKND18BWP210H6P51CNODLVTLL CKND20BWP210H6P51CNODLVTLL CKND24BWP210H6P51CNODLVTLL CKNTWCD20BWP210H6P51CNODLVTLL CKNTWCD24BWP210H6P51CNODLVTLL DCCKND18BWP210H6P51CNODLVTLL DCCKND20BWP210H6P51CNODLVTLL DCCKND24BWP210H6P51CNODLVTLL DCCKNTWCD20BWP210H6P51CNODLVTLL DCCKNTWCD24BWP210H6P51CNODLVTLL GINVD16BWP210H6P51CNODLVTLL GINVD2BWP210H6P51CNODLVTLL GINVD1BWP210H6P51CNODLVTLL GINVD4BWP210H6P51CNODLVTLL GINVD3BWP210H6P51CNODLVTLL GINVD8BWP210H6P51CNODLVTLL GINVFIRD16BWP210H6P51CNODLVTLL INVD20BWP210H6P51CNODLVTLL INVD24BWP210H6P51CNODLVTLL INVD28BWP210H6P51CNODLVTLL INVD32BWP210H6P51CNODLVTLL INVD36BWP210H6P51CNODLVTLL INVSKFD20BWP210H6P51CNODLVTLL INVSKFD24BWP210H6P51CNODLVTLL INVSKFD28BWP210H6P51CNODLVTLL INVSKFD32BWP210H6P51CNODLVTLL INVSKFD36BWP210H6P51CNODLVTLL INVSKRD20BWP210H6P51CNODLVTLL INVSKRD24BWP210H6P51CNODLVTLL INVSKRD28BWP210H6P51CNODLVTLL INVSKRD32BWP210H6P51CNODLVTLL INVSKRD36BWP210H6P51CNODLVTLL CKND18BWP210H6P51CNODULVTLL CKND20BWP210H6P51CNODULVTLL CKND24BWP210H6P51CNODULVTLL CKNTWCD20BWP210H6P51CNODULVTLL CKNTWCD24BWP210H6P51CNODULVTLL DCCKND18BWP210H6P51CNODULVTLL DCCKND20BWP210H6P51CNODULVTLL DCCKND24BWP210H6P51CNODULVTLL DCCKNTWCD20BWP210H6P51CNODULVTLL DCCKNTWCD24BWP210H6P51CNODULVTLL GINVD16BWP210H6P51CNODULVTLL GINVD2BWP210H6P51CNODULVTLL GINVD1BWP210H6P51CNODULVTLL GINVD4BWP210H6P51CNODULVTLL GINVD3BWP210H6P51CNODULVTLL GINVD8BWP210H6P51CNODULVTLL GINVFIRD16BWP210H6P51CNODULVTLL INVD20BWP210H6P51CNODULVTLL INVD24BWP210H6P51CNODULVTLL INVD28BWP210H6P51CNODULVTLL INVD32BWP210H6P51CNODULVTLL INVD36BWP210H6P51CNODULVTLL INVSKFD20BWP210H6P51CNODULVTLL INVSKFD24BWP210H6P51CNODULVTLL INVSKFD28BWP210H6P51CNODULVTLL INVSKFD32BWP210H6P51CNODULVTLL INVSKFD36BWP210H6P51CNODULVTLL INVSKRD20BWP210H6P51CNODULVTLL INVSKRD24BWP210H6P51CNODULVTLL INVSKRD28BWP210H6P51CNODULVTLL INVSKRD32BWP210H6P51CNODULVTLL INVSKRD36BWP210H6P51CNODULVTLL CKND18BWP210H6P51CNODELVT CKND20BWP210H6P51CNODELVT CKND24BWP210H6P51CNODELVT CKNTWCD20BWP210H6P51CNODELVT CKNTWCD24BWP210H6P51CNODELVT DCCKND18BWP210H6P51CNODELVT DCCKND20BWP210H6P51CNODELVT DCCKND24BWP210H6P51CNODELVT DCCKNTWCD20BWP210H6P51CNODELVT DCCKNTWCD24BWP210H6P51CNODELVT GINVD16BWP210H6P51CNODELVT GINVD2BWP210H6P51CNODELVT GINVD1BWP210H6P51CNODELVT GINVD4BWP210H6P51CNODELVT GINVD3BWP210H6P51CNODELVT GINVD8BWP210H6P51CNODELVT GINVFIRD16BWP210H6P51CNODELVT INVD20BWP210H6P51CNODELVT INVD24BWP210H6P51CNODELVT INVD28BWP210H6P51CNODELVT INVD32BWP210H6P51CNODELVT INVD36BWP210H6P51CNODELVT INVSKFD20BWP210H6P51CNODELVT INVSKFD24BWP210H6P51CNODELVT INVSKFD28BWP210H6P51CNODELVT INVSKFD32BWP210H6P51CNODELVT INVSKFD36BWP210H6P51CNODELVT INVSKRD20BWP210H6P51CNODELVT INVSKRD24BWP210H6P51CNODELVT INVSKRD28BWP210H6P51CNODELVT INVSKRD32BWP210H6P51CNODELVT INVSKRD36BWP210H6P51CNODELVT CKND18BWP210H6P51CNODULVT CKND20BWP210H6P51CNODULVT CKND24BWP210H6P51CNODULVT CKNTWCD20BWP210H6P51CNODULVT CKNTWCD24BWP210H6P51CNODULVT DCCKND18BWP210H6P51CNODULVT DCCKND20BWP210H6P51CNODULVT DCCKND24BWP210H6P51CNODULVT DCCKNTWCD20BWP210H6P51CNODULVT DCCKNTWCD24BWP210H6P51CNODULVT GINVD16BWP210H6P51CNODULVT GINVD2BWP210H6P51CNODULVT GINVD1BWP210H6P51CNODULVT GINVD4BWP210H6P51CNODULVT GINVD3BWP210H6P51CNODULVT GINVD8BWP210H6P51CNODULVT GINVFIRD16BWP210H6P51CNODULVT INVD20BWP210H6P51CNODULVT INVD24BWP210H6P51CNODULVT INVD28BWP210H6P51CNODULVT INVD32BWP210H6P51CNODULVT INVD36BWP210H6P51CNODULVT INVSKFD20BWP210H6P51CNODULVT INVSKFD24BWP210H6P51CNODULVT INVSKFD28BWP210H6P51CNODULVT INVSKFD32BWP210H6P51CNODULVT INVSKFD36BWP210H6P51CNODULVT INVSKRD20BWP210H6P51CNODULVT INVSKRD24BWP210H6P51CNODULVT INVSKRD28BWP210H6P51CNODULVT INVSKRD32BWP210H6P51CNODULVT INVSKRD36BWP210H6P51CNODULVT CKND18BWP210H6P51CNODSVT CKND20BWP210H6P51CNODSVT CKND24BWP210H6P51CNODSVT CKNTWCD20BWP210H6P51CNODSVT CKNTWCD24BWP210H6P51CNODSVT DCCKND18BWP210H6P51CNODSVT DCCKND20BWP210H6P51CNODSVT DCCKND24BWP210H6P51CNODSVT DCCKNTWCD20BWP210H6P51CNODSVT DCCKNTWCD24BWP210H6P51CNODSVT GINVD16BWP210H6P51CNODSVT GINVD2BWP210H6P51CNODSVT GINVD1BWP210H6P51CNODSVT GINVD4BWP210H6P51CNODSVT GINVD3BWP210H6P51CNODSVT GINVD8BWP210H6P51CNODSVT GINVFIRD16BWP210H6P51CNODSVT INVD20BWP210H6P51CNODSVT INVD24BWP210H6P51CNODSVT INVD28BWP210H6P51CNODSVT INVD32BWP210H6P51CNODSVT INVD36BWP210H6P51CNODSVT INVSKFD20BWP210H6P51CNODSVT INVSKFD24BWP210H6P51CNODSVT INVSKFD28BWP210H6P51CNODSVT INVSKFD32BWP210H6P51CNODSVT INVSKFD36BWP210H6P51CNODSVT INVSKRD20BWP210H6P51CNODSVT INVSKRD24BWP210H6P51CNODSVT INVSKRD28BWP210H6P51CNODSVT INVSKRD32BWP210H6P51CNODSVT INVSKRD36BWP210H6P51CNODSVT
Total number of unusable inverters: 192
List of identified usable delay cells: DELAD1BWP210H6P51CNODLVT DELBD1BWP210H6P51CNODLVT DELCD1BWP210H6P51CNODLVT DELDD1BWP210H6P51CNODLVT DELED1BWP210H6P51CNODLVT DELFD1BWP210H6P51CNODLVT DELGD1BWP210H6P51CNODLVT DELAD1BWP210H6P51CNODLVTLL DELBD1BWP210H6P51CNODLVTLL DELCD1BWP210H6P51CNODLVTLL DELDD1BWP210H6P51CNODLVTLL DELED1BWP210H6P51CNODLVTLL DELFD1BWP210H6P51CNODLVTLL DELGD1BWP210H6P51CNODLVTLL DELBD1BWP210H6P51CNODULVTLL DELCD1BWP210H6P51CNODULVTLL DELDD1BWP210H6P51CNODULVTLL DELED1BWP210H6P51CNODULVTLL DELFD1BWP210H6P51CNODULVTLL DELGD1BWP210H6P51CNODULVTLL DELBD1BWP210H6P51CNODELVT DELCD1BWP210H6P51CNODELVT DELDD1BWP210H6P51CNODELVT DELED1BWP210H6P51CNODELVT DELFD1BWP210H6P51CNODELVT DELGD1BWP210H6P51CNODELVT DELBD1BWP210H6P51CNODULVT DELCD1BWP210H6P51CNODULVT DELDD1BWP210H6P51CNODULVT DELED1BWP210H6P51CNODULVT DELFD1BWP210H6P51CNODULVT DELGD1BWP210H6P51CNODULVT BUFFD16BWP210H6P51CNODSVT BUFFD18BWP210H6P51CNODSVT BUFFD4BWP210H6P51CNODSVT BUFFSKFD16BWP210H6P51CNODSVT BUFFSKFD18BWP210H6P51CNODSVT BUFFSKFD4BWP210H6P51CNODSVT BUFFSKRD12BWP210H6P51CNODSVT BUFFSKRD16BWP210H6P51CNODSVT BUFFSKRD18BWP210H6P51CNODSVT BUFFSKRD4BWP210H6P51CNODSVT CKBD16BWP210H6P51CNODSVT CKBD18BWP210H6P51CNODSVT CKBD4BWP210H6P51CNODSVT DCCKBD16BWP210H6P51CNODSVT DCCKBD18BWP210H6P51CNODSVT DCCKBD4BWP210H6P51CNODSVT DELAD1BWP210H6P51CNODSVT DELBD1BWP210H6P51CNODSVT DELCD1BWP210H6P51CNODSVT DELDD1BWP210H6P51CNODSVT DELED1BWP210H6P51CNODSVT DELFD1BWP210H6P51CNODSVT DELGD1BWP210H6P51CNODSVT
Total number of identified usable delay cells: 55
List of identified unusable delay cells: GBUFFD16BWP210H6P51CNODLVT GBUFFD4BWP210H6P51CNODLVT GDELBD1BWP210H6P51CNODLVT GDELED1BWP210H6P51CNODLVT GBUFFD16BWP210H6P51CNODLVTLL GBUFFD3BWP210H6P51CNODLVTLL GBUFFD2BWP210H6P51CNODLVTLL GBUFFD4BWP210H6P51CNODLVTLL GBUFFFIRD16BWP210H6P51CNODLVTLL GDELBD1BWP210H6P51CNODLVTLL GDELED1BWP210H6P51CNODLVTLL GDELBD1BWP210H6P51CNODULVTLL GDELED1BWP210H6P51CNODULVTLL GDELBD1BWP210H6P51CNODELVT GDELED1BWP210H6P51CNODELVT GDELBD1BWP210H6P51CNODULVT GDELED1BWP210H6P51CNODULVT BUFFD20BWP210H6P51CNODSVT BUFFD24BWP210H6P51CNODSVT BUFFD28BWP210H6P51CNODSVT BUFFD32BWP210H6P51CNODSVT BUFFD36BWP210H6P51CNODSVT BUFFSKFD24BWP210H6P51CNODSVT BUFFSKFD28BWP210H6P51CNODSVT BUFFSKFD32BWP210H6P51CNODSVT BUFFSKFD36BWP210H6P51CNODSVT BUFFSKFOPTD32BWP210H6P51CNODSVT BUFFSKRD20BWP210H6P51CNODSVT BUFFSKRD24BWP210H6P51CNODSVT BUFFSKRD28BWP210H6P51CNODSVT BUFFSKRD32BWP210H6P51CNODSVT BUFFSKRD36BWP210H6P51CNODSVT CKBD20BWP210H6P51CNODSVT CKBD24BWP210H6P51CNODSVT DCCKBD20BWP210H6P51CNODSVT DCCKBD24BWP210H6P51CNODSVT GBUFFD16BWP210H6P51CNODSVT GBUFFD1BWP210H6P51CNODSVT GBUFFD3BWP210H6P51CNODSVT GBUFFD2BWP210H6P51CNODSVT GBUFFD4BWP210H6P51CNODSVT GBUFFD8BWP210H6P51CNODSVT GBUFFFIRD16BWP210H6P51CNODSVT GDELBD1BWP210H6P51CNODSVT GBUFFFIRD8BWP210H6P51CNODSVT GDELED1BWP210H6P51CNODSVT
Total number of identified unusable delay cells: 46
#% Begin Load MMMC data post ... (date=12/12 07:48:08, mem=7544.4M)
#% End Load MMMC data post ... (date=12/12 07:48:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=7544.4M, current mem=7544.4M)
<CMD> read_def -preserve_shape {dbs/tv_chip.innovusOUTwD0.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz}
**WARN: (UI-12071):	Re-setting the variable 'lefdefInputCheckColoredShape' to false, to ensure successful DEF loading. The variable will be set back to 'true' once DEF loading completes 
Reading DEF file 'dbs/tv_chip.innovusOUTwD0.def.gz', current time is Fri Dec 12 07:48:10 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'pad_double' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_v' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_h' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreW51H210' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLJFRACR2' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLAFRACN' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.

Honor LEF defined pitches for advanced node
Start create_tracks
--- DIEAREA (0 0) (5645190 6720000)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
defIn read 70000 lines...
defIn read 80000 lines...
defIn read 90000 lines...
defIn read 100000 lines...
IoPad GPIO_ENDCAP_BOTTOM is not in DB, created it.
IoPad GPIO_DCAP_H_0 is not in DB, created it.
IoPad GPIO_DCAP_H_1 is not in DB, created it.
IoPad GPIO_DCAP_H_2 is not in DB, created it.
IoPad GPIO_DCAP_H_3 is not in DB, created it.
IoPad GPIO_DCAP_H_4 is not in DB, created it.
IoPad GPIO_DCAP_H_5 is not in DB, created it.
IoPad GPIO_DCAP_H_6 is not in DB, created it.
IoPad GPIO_DCAP_H_7 is not in DB, created it.
IoPad GPIO_DCAP_H_8 is not in DB, created it.
IoPad GPIO_DCAP_H_9 is not in DB, created it.
IoPad GPIO_DCAP_H_10 is not in DB, created it.
IoPad GPIO_DCAP_H_11 is not in DB, created it.
IoPad GPIO_DCAP_H_12 is not in DB, created it.
IoPad GPIO_DCAP_H_13 is not in DB, created it.
IoPad GPIO_DCAP_H_14 is not in DB, created it.
IoPad GPIO_DCAP_H_15 is not in DB, created it.
IoPad GPIO_DCAP_H_16 is not in DB, created it.
IoPad GPIO_DCAP_H_17 is not in DB, created it.
IoPad GPIO_DCAP_H_18 is not in DB, created it.
IoPad GPIO_DCAP_H_19 is not in DB, created it.
IoPad GPIO_DCAP_H_20 is not in DB, created it.
IoPad GPIO_DCAP_H_21 is not in DB, created it.
IoPad GPIO_DCAP_H_22 is not in DB, created it.
IoPad GPIO_DCAP_H_23 is not in DB, created it.
IoPad GPIO_DCAP_H_24 is not in DB, created it.
IoPad GPIO_DCAP_H_25 is not in DB, created it.
IoPad GPIO_DCAP_H_26 is not in DB, created it.
IoPad GPIO_DCAP_H_27 is not in DB, created it.
IoPad GPIO_DCAP_H_28 is not in DB, created it.
IoPad GPIO_DCAP_H_29 is not in DB, created it.
IoPad GPIO_DCAP_H_30 is not in DB, created it.
IoPad GPIO_DCAP_H_31 is not in DB, created it.
IoPad GPIO_DCAP_H_32 is not in DB, created it.
IoPad GPIO_DCAP_H_33 is not in DB, created it.
IoPad GPIO_DCAP_H_34 is not in DB, created it.
IoPad GPIO_DCAP_H_35 is not in DB, created it.
IoPad GPIO_DCAP_H_36 is not in DB, created it.
IoPad GPIO_DCAP_H_37 is not in DB, created it.
IoPad GPIO_DCAP_H_38 is not in DB, created it.
IoPad GPIO_DCAP_H_39 is not in DB, created it.
IoPad GPIO_DCAP_H_40 is not in DB, created it.
IoPad GPIO_DCAP_H_41 is not in DB, created it.
IoPad GPIO_DCAP_H_42 is not in DB, created it.
IoPad GPIO_DCAP_H_43 is not in DB, created it.
IoPad GPIO_DCAP_H_44 is not in DB, created it.
IoPad GPIO_DCAP_H_45 is not in DB, created it.
IoPad GPIO_DCAP_H_46 is not in DB, created it.
IoPad GPIO_DCAP_H_47 is not in DB, created it.
IoPad GPIO_DCAP_H_48 is not in DB, created it.
IoPad GPIO_DCAP_H_49 is not in DB, created it.
IoPad GPIO_DCAP_H_50 is not in DB, created it.
IoPad GPIO_DCAP_H_51 is not in DB, created it.
IoPad GPIO_DCAP_H_52 is not in DB, created it.
IoPad GPIO_DCAP_H_53 is not in DB, created it.
IoPad GPIO_DCAP_H_54 is not in DB, created it.
IoPad GPIO_DCAP_H_55 is not in DB, created it.
IoPad GPIO_DCAP_H_56 is not in DB, created it.
IoPad GPIO_DCAP_H_57 is not in DB, created it.
IoPad GPIO_DCAP_H_58 is not in DB, created it.
IoPad GPIO_DCAP_H_59 is not in DB, created it.
IoPad GPIO_DCAP_H_60 is not in DB, created it.
IoPad GPIO_DCAP_H_61 is not in DB, created it.
IoPad GPIO_DCAP_H_62 is not in DB, created it.
IoPad GPIO_DCAP_H_63 is not in DB, created it.
IoPad GPIO_DCAP_H_64 is not in DB, created it.
IoPad GPIO_DCAP_H_65 is not in DB, created it.
IoPad GPIO_DCAP_H_66 is not in DB, created it.
IoPad GPIO_DCAP_H_67 is not in DB, created it.
IoPad GPIO_DCAP_H_68 is not in DB, created it.
IoPad GPIO_DCAP_H_69 is not in DB, created it.
IoPad GPIO_DCAP_H_70 is not in DB, created it.
IoPad GPIO_DCAP_H_71 is not in DB, created it.
IoPad GPIO_DCAP_H_72 is not in DB, created it.
IoPad GPIO_DCAP_H_73 is not in DB, created it.
IoPad GPIO_DCAP_H_74 is not in DB, created it.
IoPad GPIO_DCAP_H_75 is not in DB, created it.
IoPad GPIO_DCAP_H_76 is not in DB, created it.
IoPad GPIO_DCAP_H_77 is not in DB, created it.
IoPad GPIO_DCAP_H_78 is not in DB, created it.
IoPad GPIO_DCAP_H_79 is not in DB, created it.
IoPad GPIO_DCAP_H_80 is not in DB, created it.
IoPad GPIO_DCAP_H_81 is not in DB, created it.
IoPad GPIO_DCAP_H_82 is not in DB, created it.
IoPad GPIO_DCAP_H_83 is not in DB, created it.
IoPad GPIO_DCAP_H_84 is not in DB, created it.
IoPad GPIO_DCAP_H_85 is not in DB, created it.
IoPad GPIO_DCAP_H_86 is not in DB, created it.
IoPad GPIO_DCAP_H_87 is not in DB, created it.
IoPad GPIO_DCAP_H_88 is not in DB, created it.
IoPad GPIO_DCAP_H_89 is not in DB, created it.
IoPad GPIO_DCAP_H_90 is not in DB, created it.
IoPad GPIO_DCAP_H_91 is not in DB, created it.
IoPad GPIO_DCAP_H_92 is not in DB, created it.
IoPad GPIO_DCAP_H_93 is not in DB, created it.
IoPad GPIO_DCAP_H_94 is not in DB, created it.
IoPad GPIO_DCAP_H_95 is not in DB, created it.
IoPad GPIO_DCAP_H_96 is not in DB, created it.
IoPad GPIO_DCAP_H_97 is not in DB, created it.
IoPad GPIO_DCAP_H_98 is not in DB, created it.
IoPad GPIO_DCAP_H_99 is not in DB, created it.
IoPad GPIO_DCAP_H_100 is not in DB, created it.
IoPad GPIO_DCAP_H_101 is not in DB, created it.
IoPad GPIO_DCAP_H_102 is not in DB, created it.
IoPad GPIO_DCAP_H_103 is not in DB, created it.
IoPad GPIO_DCAP_H_104 is not in DB, created it.
IoPad GPIO_DCAP_H_105 is not in DB, created it.
IoPad GPIO_DCAP_H_106 is not in DB, created it.
IoPad GPIO_DCAP_H_107 is not in DB, created it.
IoPad GPIO_DCAP_H_108 is not in DB, created it.
IoPad GPIO_DCAP_H_109 is not in DB, created it.
IoPad GPIO_DCAP_H_110 is not in DB, created it.
IoPad GPIO_DCAP_H_111 is not in DB, created it.
IoPad GPIO_DCAP_H_112 is not in DB, created it.
IoPad GPIO_DCAP_H_113 is not in DB, created it.
IoPad GPIO_DCAP_H_114 is not in DB, created it.
IoPad GPIO_DCAP_H_115 is not in DB, created it.
IoPad GPIO_DCAP_H_116 is not in DB, created it.
IoPad GPIO_DCAP_H_117 is not in DB, created it.
IoPad GPIO_DCAP_H_118 is not in DB, created it.
IoPad GPIO_DCAP_H_119 is not in DB, created it.
IoPad GPIO_DCAP_H_120 is not in DB, created it.
IoPad GPIO_DCAP_H_121 is not in DB, created it.
IoPad GPIO_DCAP_H_122 is not in DB, created it.
IoPad GPIO_DCAP_H_123 is not in DB, created it.
IoPad GPIO_DCAP_H_124 is not in DB, created it.
IoPad GPIO_DCAP_H_125 is not in DB, created it.
IoPad GPIO_DCAP_H_126 is not in DB, created it.
IoPad GPIO_DCAP_H_127 is not in DB, created it.
IoPad GPIO_DCAP_H_128 is not in DB, created it.
IoPad GPIO_DCAP_H_129 is not in DB, created it.
IoPad GPIO_DCAP_H_130 is not in DB, created it.
IoPad GPIO_DCAP_H_131 is not in DB, created it.
IoPad GPIO_DCAP_H_132 is not in DB, created it.
IoPad GPIO_DCAP_H_133 is not in DB, created it.
IoPad GPIO_DCAP_H_134 is not in DB, created it.
IoPad GPIO_DCAP_H_135 is not in DB, created it.
IoPad GPIO_DCAP_H_136 is not in DB, created it.
IoPad GPIO_DCAP_H_137 is not in DB, created it.
IoPad GPIO_DCAP_H_138 is not in DB, created it.
IoPad GPIO_DCAP_H_139 is not in DB, created it.
IoPad GPIO_DCAP_H_140 is not in DB, created it.
IoPad GPIO_DCAP_H_141 is not in DB, created it.
IoPad GPIO_DCAP_H_142 is not in DB, created it.
IoPad GPIO_DCAP_H_143 is not in DB, created it.
IoPad GPIO_DCAP_H_144 is not in DB, created it.
IoPad GPIO_DCAP_H_145 is not in DB, created it.
IoPad GPIO_DCAP_H_146 is not in DB, created it.
IoPad GPIO_DCAP_H_147 is not in DB, created it.
IoPad GPIO_DCAP_H_148 is not in DB, created it.
IoPad GPIO_DCAP_H_149 is not in DB, created it.
IoPad GPIO_DCAP_H_150 is not in DB, created it.
IoPad GPIO_DCAP_H_151 is not in DB, created it.
IoPad GPIO_DCAP_H_152 is not in DB, created it.
IoPad GPIO_ENDCAP_TOP is not in DB, created it.
IoPad CORNER_SW is not in DB, created it.
IoPad CORNER_SE is not in DB, created it.
IoPad CORNER_NW is not in DB, created it.
IoPad CORNER_NE is not in DB, created it.
**WARN: (IMPDF-212):	Instance BEOL_inst is not found in db and can't be
created as a physical instance because the cell 'tv_chip_BEOL' of this
instance is not found in db. Make sure all the lef files/OA database
are specified and loaded properly
**WARN: (IMPDF-212):	Instance FEOL_inst is not found in db and can't be
created as a physical instance because the cell 'tv_chip_FEOL' of this
instance is not found in db. Make sure all the lef files/OA database
are specified and loaded properly
defIn read 110000 lines...
defIn read 120000 lines...
defIn read 130000 lines...
defIn read 140000 lines...
defIn read 150000 lines...
defIn read 160000 lines...
defIn read 170000 lines...
defIn read 180000 lines...
defIn read 190000 lines...
defIn read 200000 lines...
defIn read 210000 lines...
defIn read 220000 lines...
defIn read 230000 lines...
defIn read 240000 lines...
defIn read 250000 lines...
defIn read 260000 lines...
defIn read 270000 lines...
defIn read 280000 lines...
defIn read 290000 lines...
defIn read 300000 lines...
defIn read 310000 lines...
defIn read 320000 lines...
defIn read 330000 lines...
defIn read 340000 lines...
defIn read 350000 lines...
defIn read 360000 lines...
defIn read 370000 lines...
defIn read 380000 lines...
defIn read 390000 lines...
defIn read 400000 lines...
defIn read 410000 lines...
defIn read 420000 lines...
defIn read 430000 lines...
defIn read 440000 lines...
defIn read 450000 lines...
defIn read 460000 lines...
defIn read 470000 lines...
defIn read 480000 lines...
defIn read 490000 lines...
defIn read 500000 lines...
defIn read 510000 lines...
defIn read 520000 lines...
defIn read 530000 lines...
defIn read 540000 lines...
defIn read 550000 lines...
defIn read 560000 lines...
defIn read 570000 lines...
defIn read 580000 lines...
defIn read 590000 lines...
defIn read 600000 lines...
defIn read 610000 lines...
defIn read 620000 lines...
defIn read 630000 lines...
defIn read 640000 lines...
defIn read 650000 lines...
defIn read 660000 lines...
defIn read 670000 lines...
defIn read 680000 lines...
defIn read 690000 lines...
defIn read 700000 lines...
defIn read 710000 lines...
defIn read 720000 lines...
defIn read 730000 lines...
defIn read 740000 lines...
defIn read 750000 lines...
defIn read 760000 lines...
defIn read 770000 lines...
defIn read 780000 lines...
defIn read 790000 lines...
defIn read 800000 lines...
defIn read 810000 lines...
defIn read 820000 lines...
defIn read 830000 lines...
defIn read 840000 lines...
defIn read 850000 lines...
defIn read 860000 lines...
defIn read 870000 lines...
defIn read 880000 lines...
defIn read 890000 lines...
defIn read 900000 lines...
defIn read 910000 lines...
defIn read 920000 lines...
defIn read 930000 lines...
defIn read 940000 lines...
defIn read 950000 lines...
defIn read 960000 lines...
defIn read 970000 lines...
defIn read 980000 lines...
defIn read 990000 lines...
defIn read 1000000 lines...
defIn read 1100000 lines...
defIn read 1200000 lines...
defIn read 1300000 lines...
defIn read 1400000 lines...
defIn read 1500000 lines...
defIn read 1600000 lines...
defIn read 1700000 lines...
defIn read 1800000 lines...
defIn read 1900000 lines...
defIn read 2000000 lines...
defIn read 2100000 lines...
defIn read 2200000 lines...
defIn read 2300000 lines...
defIn read 2400000 lines...
defIn read 2500000 lines...
defIn read 2600000 lines...
defIn read 2700000 lines...
defIn read 2800000 lines...
defIn read 2900000 lines...
defIn read 3000000 lines...
defIn read 3100000 lines...
defIn read 3200000 lines...
defIn read 3300000 lines...
defIn read 3400000 lines...
defIn read 3500000 lines...
defIn read 3600000 lines...
defIn read 3700000 lines...
defIn read 3800000 lines...
defIn read 3900000 lines...
defIn read 4000000 lines...
defIn read 4100000 lines...
defIn read 4200000 lines...
defIn read 4300000 lines...
defIn read 4400000 lines...
defIn read 4500000 lines...
defIn read 4600000 lines...
defIn read 4700000 lines...
defIn read 4800000 lines...
defIn read 4900000 lines...
defIn read 5000000 lines...
defIn read 5100000 lines...
defIn read 5200000 lines...
defIn read 5300000 lines...
defIn read 5400000 lines...
defIn read 5500000 lines...
defIn read 5600000 lines...
defIn read 5700000 lines...
defIn read 5800000 lines...
defIn read 5900000 lines...
defIn read 6000000 lines...
defIn read 6100000 lines...
defIn read 6200000 lines...
defIn read 6300000 lines...
defIn read 6400000 lines...
defIn read 6500000 lines...
defIn read 6600000 lines...
defIn read 6700000 lines...
defIn read 6800000 lines...
defIn read 6900000 lines...
defIn read 7000000 lines...
defIn read 7100000 lines...
defIn read 7200000 lines...
defIn read 7300000 lines...
defIn read 7400000 lines...
defIn read 7500000 lines...
defIn read 7600000 lines...
defIn read 7700000 lines...
defIn read 7800000 lines...
defIn read 7900000 lines...
defIn read 8000000 lines...
defIn read 8100000 lines...
defIn read 8200000 lines...
defIn read 8300000 lines...
defIn read 8400000 lines...
defIn read 8500000 lines...
defIn read 8600000 lines...
defIn read 8700000 lines...
defIn read 8800000 lines...
defIn read 8900000 lines...
defIn read 9000000 lines...
defIn read 9100000 lines...
defIn read 9200000 lines...
defIn read 9300000 lines...
defIn read 9400000 lines...
defIn read 9500000 lines...
defIn read 9600000 lines...
defIn read 9700000 lines...
defIn read 9800000 lines...
defIn read 9900000 lines...
defIn read 10000000 lines...
defIn read 10100000 lines...
defIn read 10200000 lines...
defIn read 10300000 lines...
defIn read 10400000 lines...
defIn read 10500000 lines...
defIn read 10600000 lines...
defIn read 10700000 lines...
defIn read 10800000 lines...
defIn read 10900000 lines...
defIn read 11000000 lines...
defIn read 11100000 lines...
defIn read 11200000 lines...
defIn read 11300000 lines...
defIn read 11400000 lines...
defIn read 11500000 lines...
defIn read 11600000 lines...
defIn read 11700000 lines...
defIn read 11800000 lines...
defIn read 11900000 lines...
defIn read 12000000 lines...
defIn read 12100000 lines...
defIn read 12200000 lines...
defIn read 12300000 lines...
defIn read 12400000 lines...
defIn read 12500000 lines...
defIn read 12600000 lines...
defIn read 12700000 lines...
defIn read 12800000 lines...
defIn read 12900000 lines...
defIn read 13000000 lines...
defIn read 13100000 lines...
defIn read 13200000 lines...
defIn read 13300000 lines...
defIn read 13400000 lines...
defIn read 13500000 lines...
defIn read 13600000 lines...
defIn read 13700000 lines...
defIn read 13800000 lines...
defIn read 13900000 lines...
defIn read 14000000 lines...
defIn read 14100000 lines...
defIn read 14200000 lines...
defIn read 14300000 lines...
defIn read 14400000 lines...
defIn read 14500000 lines...
defIn read 14600000 lines...
defIn read 14700000 lines...
defIn read 14800000 lines...
defIn read 14900000 lines...
defIn read 15000000 lines...
defIn read 15100000 lines...
defIn read 15200000 lines...
defIn read 15300000 lines...
defIn read 15400000 lines...
defIn read 15500000 lines...
defIn read 15600000 lines...
defIn read 15700000 lines...
defIn read 15800000 lines...
defIn read 15900000 lines...
defIn read 16000000 lines...
defIn read 16100000 lines...
defIn read 16200000 lines...
defIn read 16300000 lines...
defIn read 16400000 lines...
defIn read 16500000 lines...
defIn read 16600000 lines...
defIn read 16700000 lines...
defIn read 16800000 lines...
defIn read 16900000 lines...
defIn read 17000000 lines...
defIn read 17100000 lines...
defIn read 17200000 lines...
defIn read 17300000 lines...
defIn read 17400000 lines...
defIn read 17500000 lines...
defIn read 17600000 lines...
defIn read 17700000 lines...
defIn read 17800000 lines...
defIn read 17900000 lines...
defIn read 18000000 lines...
defIn read 18100000 lines...
defIn read 18200000 lines...
defIn read 18300000 lines...
defIn read 18400000 lines...
defIn read 18500000 lines...
defIn read 18600000 lines...
defIn read 18700000 lines...
defIn read 18800000 lines...
defIn read 18900000 lines...
defIn read 19000000 lines...
defIn read 19100000 lines...
defIn read 19200000 lines...
defIn read 19300000 lines...
defIn read 19400000 lines...
defIn read 19500000 lines...
defIn read 19600000 lines...
defIn read 19700000 lines...
defIn read 19800000 lines...
defIn read 19900000 lines...
defIn read 20000000 lines...
defIn read 20100000 lines...
defIn read 20200000 lines...
defIn read 20300000 lines...
defIn read 20400000 lines...
defIn read 20500000 lines...
defIn read 20600000 lines...
defIn read 20700000 lines...
defIn read 20800000 lines...
defIn read 20900000 lines...
defIn read 21000000 lines...
defIn read 21100000 lines...
defIn read 21200000 lines...
defIn read 21300000 lines...
defIn read 21400000 lines...
defIn read 21500000 lines...
defIn read 21600000 lines...
defIn read 21700000 lines...
defIn read 21800000 lines...
defIn read 21900000 lines...
defIn read 22000000 lines...
defIn read 22100000 lines...
defIn read 22200000 lines...
defIn read 22300000 lines...
defIn read 22400000 lines...
defIn read 22500000 lines...
defIn read 22600000 lines...
defIn read 22700000 lines...
defIn read 22800000 lines...
defIn read 22900000 lines...
defIn read 23000000 lines...
defIn read 23100000 lines...
defIn read 23200000 lines...
defIn read 23300000 lines...
defIn read 23400000 lines...
defIn read 23500000 lines...
defIn read 23600000 lines...
defIn read 23700000 lines...
defIn read 23800000 lines...
defIn read 23900000 lines...
defIn read 24000000 lines...
defIn read 24100000 lines...
defIn read 24200000 lines...
defIn read 24300000 lines...
defIn read 24400000 lines...
defIn read 24500000 lines...
defIn read 24600000 lines...
defIn read 24700000 lines...
defIn read 24800000 lines...
defIn read 24900000 lines...
defIn read 25000000 lines...
defIn read 25100000 lines...
defIn read 25200000 lines...
defIn read 25300000 lines...
defIn read 25400000 lines...
defIn read 25500000 lines...
defIn read 25600000 lines...
defIn read 25700000 lines...
defIn read 25800000 lines...
defIn read 25900000 lines...
defIn read 26000000 lines...
defIn read 26100000 lines...
defIn read 26200000 lines...
defIn read 26300000 lines...
defIn read 26400000 lines...
defIn read 26500000 lines...
defIn read 26600000 lines...
defIn read 26700000 lines...
defIn read 26800000 lines...
defIn read 26900000 lines...
defIn read 27000000 lines...
defIn read 27100000 lines...
defIn read 27200000 lines...
defIn read 27300000 lines...
defIn read 27400000 lines...
defIn read 27500000 lines...
defIn read 27600000 lines...
defIn read 27700000 lines...
defIn read 27800000 lines...
defIn read 27900000 lines...
defIn read 28000000 lines...
defIn read 28100000 lines...
defIn read 28200000 lines...
defIn read 28300000 lines...
defIn read 28400000 lines...
defIn read 28500000 lines...
defIn read 28600000 lines...
defIn read 28700000 lines...
defIn read 28800000 lines...
defIn read 28900000 lines...
defIn read 29000000 lines...
defIn read 29100000 lines...
defIn read 29200000 lines...
defIn read 29300000 lines...
defIn read 29400000 lines...
defIn read 29500000 lines...
defIn read 29600000 lines...
defIn read 29700000 lines...
defIn read 29800000 lines...
defIn read 29900000 lines...
defIn read 30000000 lines...
defIn read 30100000 lines...
defIn read 30200000 lines...
defIn read 30300000 lines...
defIn read 30400000 lines...
defIn read 30500000 lines...
defIn read 30600000 lines...
defIn read 30700000 lines...
defIn read 30800000 lines...
defIn read 30900000 lines...
defIn read 31000000 lines...
defIn read 31100000 lines...
defIn read 31200000 lines...
defIn read 31300000 lines...
defIn read 31400000 lines...
defIn read 31500000 lines...
defIn read 31600000 lines...
defIn read 31700000 lines...
defIn read 31800000 lines...
defIn read 31900000 lines...
defIn read 32000000 lines...
defIn read 32100000 lines...
defIn read 32200000 lines...
defIn read 32300000 lines...
defIn read 32400000 lines...
defIn read 32500000 lines...
defIn read 32600000 lines...
defIn read 32700000 lines...
defIn read 32800000 lines...
defIn read 32900000 lines...
defIn read 33000000 lines...
defIn read 33100000 lines...
defIn read 33200000 lines...
defIn read 33300000 lines...
defIn read 33400000 lines...
defIn read 33500000 lines...
defIn read 33600000 lines...
defIn read 33700000 lines...
defIn read 33800000 lines...
defIn read 33900000 lines...
defIn read 34000000 lines...
defIn read 34100000 lines...
defIn read 34200000 lines...
defIn read 34300000 lines...
defIn read 34400000 lines...
defIn read 34500000 lines...
defIn read 34600000 lines...
defIn read 34700000 lines...
defIn read 34800000 lines...
defIn read 34900000 lines...
defIn read 35000000 lines...
defIn read 35100000 lines...
defIn read 35200000 lines...
defIn read 35300000 lines...
defIn read 35400000 lines...
defIn read 35500000 lines...
defIn read 35600000 lines...
defIn read 35700000 lines...
defIn read 35800000 lines...
defIn read 35900000 lines...
defIn read 36000000 lines...
defIn read 36100000 lines...
defIn read 36200000 lines...
defIn read 36300000 lines...
defIn read 36400000 lines...
defIn read 36500000 lines...
defIn read 36600000 lines...
defIn read 36700000 lines...
defIn read 36800000 lines...
defIn read 36900000 lines...
defIn read 37000000 lines...
defIn read 37100000 lines...
defIn read 37200000 lines...
defIn read 37300000 lines...
defIn read 37400000 lines...
defIn read 37500000 lines...
defIn read 37600000 lines...
defIn read 37700000 lines...
defIn read 37800000 lines...
defIn read 37900000 lines...
defIn read 38000000 lines...
defIn read 38100000 lines...
defIn read 38200000 lines...
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
defIn read 38300000 lines...
defIn read 38400000 lines...
defIn read 38500000 lines...
defIn read 38600000 lines...
defIn read 38700000 lines...
defIn read 38800000 lines...
defIn read 38900000 lines...
defIn read 39000000 lines...
defIn read 39100000 lines...
defIn read 39200000 lines...
defIn read 39300000 lines...
defIn read 39400000 lines...
defIn read 39500000 lines...
defIn read 39600000 lines...
defIn read 39700000 lines...
defIn read 39800000 lines...
defIn read 39900000 lines...
defIn read 40000000 lines...
defIn read 40100000 lines...
defIn read 40200000 lines...
defIn read 40300000 lines...
defIn read 40400000 lines...
defIn read 40500000 lines...
defIn read 40600000 lines...
defIn read 40700000 lines...
DEF file 'dbs/tv_chip.innovusOUTwD0.def.gz' is parsed, current time is Fri Dec 12 07:49:51 2025.
The block DEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_0.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_1.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_2.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_2_0.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_2_1.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz has been read
Error found in sub-log file '.merge_hier_def_2_0.log' for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz':
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1D1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1D0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0D1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0D0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
End of error message for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz'.
Error found in sub-log file '.merge_hier_def_2_1.log' for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz':
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
End of error message for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz'.
Adjusting IO height right to finFet grid from 48.399 to 48.416
Updating the floorplan ...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views

SPEF files for RC Corner cworst_CCworst_125c:
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz'
Top-level spef file '/projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz'.
Start spef parsing (MEM=26561.2).
SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 4763795
Number of Ground Caps   : 4602306
Number of Coupling Caps : 2564336

SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 6406224
Number of Ground Caps   : 5961090
Number of Coupling Caps : 2435732

SPEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 1597551
Number of Ground Caps   : 1460646
Number of Coupling Caps : 245004

SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 8226620
Number of Ground Caps   : 7638991
Number of Coupling Caps : 2339208

SPEF file /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 1765916
Number of Ground Caps   : 1725902
Number of Coupling Caps : 912828

SPEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz.
Number of Resistors     : 20399069
Number of Ground Caps   : 18831804
Number of Coupling Caps : 3244952

End spef parsing (MEM=27424.3 CPU=0:05:53 REAL=0:00:26.0).
#Final origin and orientation in top-level from merging of hierarchical parasitic data
#
#cell                                x_offset     y_offset   orient x_block_origin y_block_origin   source hinst                           
cadence_mc_ew_controller              1488.38      1775.51       MX            0            0      DEF cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0
cadence_mc_ew_controller              1488.38       702.24       R0            0            0      DEF cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch1/cadence_mc_ew_sc0
cdns_lp6_x48_ew_phy_top                     0       207.48       R0            0            0      DEF cdns_dragonfly_phy_top          
databahn_data_pat_gen                 1240.32      1392.47       MX            0            0      DEF databahn_data_pat_gen_ch0       
databahn_data_pat_gen                 1240.32      1085.28       R0            0            0      DEF databahn_data_pat_gen_ch1       
cdns_lp6_x48_ew_phy_as_top                  0      2131.19       MX            0            0      DEF cdns_dragonfly_phy_top/inst_phy_as_top_a0
cdns_lp6_x48_ew_phy_as_top            1468.95      2131.19     R180            0            0      DEF cdns_dragonfly_phy_top/inst_phy_as_top_a1
cdns_lp6_x48_ew_phy_ds_top                  0      347.928       R0            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0
cdns_lp6_x48_ew_phy_ds_top                  0      3003.67       MX            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1
cdns_lp6_x48_ew_phy_ds_top            1468.95      347.928       MY            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0
cdns_lp6_x48_ew_phy_ds_top            1468.95      3003.67     R180            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1
1775 nets are missing in SPEF file. The names of these nets are saved in ./cworst_CCworst_125c.missing_nets.rpt.
<CMD> report_annotated_parasitics -list_not_annotated -list_real_net -list_broken_net
####################################################################
# report_annotated_parasitics: Fri Dec 12 07:57:02 2025
#   view: ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold
#   -list_not_annotated
#   -list_real_net
#   -list_broken_net
####################################################################
#
# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
# unit: pF, Ohm

# No not-annotated real net.

# Summary of Annotated Parasitics:
+------------------------------------------------------------------------------+
|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
+---------------------+------------+---------------------+---------------------+
| total               |    6338839 |    5421158 85.52%   |     917681 14.48%   |
+---------------------+------------+---------------------+---------------------+
| 0-term:floating (*) |     915906 |          0  0.00%   |     915906 100.00%   |
| 1-term:no load      |       3395 |       1620 47.72%   |       1775 52.28%   |
| real net (complete) |    5419538 |    5419538 100.00%   |          0  0.00%   |
| real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
+------------------------------------------------------------------------------+
Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.

+-----------------------------------------------------------------+
| Annotated |    Res (MOhm)   |    Cap (uF)     |    XCap (uF)    |
+-----------+-----------------+-----------------+-----------------+
| Count     |      96241879   |      89391252   |      24684772   |
| Value     |     4364.2429   |       11.7064   |        3.1420   |
+-----------------------------------------------------------------+
<CMD> all_setup_analysis_views
<CMD> update_constraint_mode -name ND1 -sdc_files $ND1_sdc_files 
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets' ...
Current (total cpu=0:26:22, real=0:10:38, peak res=26400.3M, current mem=25502.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=25503.2M, current mem=25503.2M)
Current (total cpu=0:26:23, real=0:10:38, peak res=26400.3M, current mem=25503.2M)
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets' ...
Current (total cpu=0:26:23, real=0:10:39, peak res=26400.3M, current mem=25503.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=25503.4M, current mem=25503.4M)
Current (total cpu=0:26:23, real=0:10:39, peak res=26400.3M, current mem=25503.4M)
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets' ...
Current (total cpu=0:26:24, real=0:10:40, peak res=26400.3M, current mem=25503.4M)
**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/ext_clk_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 66).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/ext_clk_mux_dpll/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 66).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_1ui_phy_clk_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 82).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tv_div_bypass_clk_sel_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 86).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tv_div_bypass_apb_pclk_sel_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 87).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pclk/mux_sel[1]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pclk/mux_sel[0]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pll_refclk/mux_sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[3]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 106).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[2]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 107).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[1]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 108).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[0]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 109).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_apb_PCLK' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 274).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_jtag_tck' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 282).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_uc_JTCK' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 289).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_pclk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 385).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_pll_refclk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 390).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'databahn_data_pat_gen_ch0/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 402).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'databahn_data_pat_gen_ch1/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 410).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 423).

Message <TCLCMD-1531> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 432).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
create_clock                                      | 9              | 0              
get_clock                                         | 68             | 0              
get_pins                                          | 65             | 0              
create_generated_clock                            | 26             | 0              
set_clock_uncertainty                             | 70             | 0              
set_disable_clock_gating_check                    | 5              | 0              
get_clocks                                        | 28             | 0              
get_cells                                         | 5              | 0              
set_case_analysis                                 | 17             | 0              
get_ports                                         | 7              | 0              
get_pin                                           | 6              | 0              
set_max_transition                                | 1              | 0              
current_design                                    | 1              | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_multicycle_path                               | 578            | 0              
get_cells                                         | 578            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_multicycle_path                               | 578            | 0              
get_cells                                         | 578            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_propagated_clock                              | 1              | 0              
create_clock                                      | 19             | 0              
set_clock_groups                                  | 1              | 0              
get_pins                                          | 35             | 0              
create_generated_clock                            | 8              | 0              
set_clock_uncertainty                             | 166            | 0              
get_clocks                                        | 310            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
get_cells                                         | 8              | 0              
get_pins                                          | 18             | 0              
set_multicycle_path                               | 32             | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
sizeof_collection                                 | 1              | 0              
get_cells                                         | 4              | 0              
set_false_path                                    | 12             | 0              
get_pins                                          | 12             | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_transition                                | 1              | 0              
current_design                                    | 1              | 0              
set_disable_clock_gating_check                    | 1              | 0              
sizeof_collection                                 | 2              | 0              
set_case_analysis                                 | 7              | 0              
get_pins                                          | 10             | 0              
------------------------------------------------------------------------------------
**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 498).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 500).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 501).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 502).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 503).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 504).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 507).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 509).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 510).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 511).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 512).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 513).

INFO (CTE): Reading of timing constraints file /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets completed, with 32 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:10.2, real=0:00:05.0, peak res=25789.3M, current mem=25789.3M)
Current (total cpu=0:26:34, real=0:10:46, peak res=26400.3M, current mem=25789.3M)
<CMD> set_default_switching_activity -input_activity 0.15 -period 0.625
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 1600MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> set_power_include_file /projects/TC70_LPDDR6_N5P/wb_local/workbench/kits/signoff/pwr_includefile.inc
<CMD> define_proc_arguments userEnableFullDelayLineInVoltus -info {set switching activity to the whole delay line to make sure the PG structure related to delay line has no weak points} -define_args {}
<CMD> parse_proc_arguments -args {} results
<CMD> set_power -cell PLLTS5FFPLAFRACN -pin VDDPOST 7mw
** INFO:  (VOLTUS_POWR-2151): Static set_power command is specified. Enabling the static power calculation. 

<CMD> set_power -cell PLLTS5FFPLAFRACN -pin VDDREF 7mw
<CMD> set_power -cell PLLTS5FFPLJFRACR2 -pin VDDPOST 7mw
<CMD> set_power -cell PLLTS5FFPLJFRACR2 -pin VDDREF 7mw
<CMD> set_power -cell PLLTS5FFPLAFRACN -pin VDDHV 7mw
<CMD> set_power -cell PLLTS5FFPLJFRACR2 -pin VDDHV 22mw
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
Started PGV Library Generator at 07:57:48 12/12/2025
Finished PGV Library Generator at 07:57:54 12/12/2025 (cpu=0:00:05, real=0:00:06)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
Started PGV Library Generator at 07:57:53 12/12/2025
Finished PGV Library Generator at 07:58:00 12/12/2025 (cpu=0:00:06, real=0:00:07)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
Started PGV Library Generator at 07:58:03 12/12/2025
Finished PGV Library Generator at 07:58:14 12/12/2025 (cpu=0:00:13, real=0:00:11)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
Started PGV Library Generator at 07:58:14 12/12/2025
Finished PGV Library Generator at 07:58:20 12/12/2025 (cpu=0:00:06, real=0:00:06)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
Started PGV Library Generator at 07:58:19 12/12/2025
Finished PGV Library Generator at 07:58:26 12/12/2025 (cpu=0:00:07, real=0:00:07)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
Started PGV Library Generator at 07:58:29 12/12/2025
Finished PGV Library Generator at 07:58:41 12/12/2025 (cpu=0:00:15, real=0:00:12)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
Started PGV Library Generator at 07:58:45 12/12/2025
Finished PGV Library Generator at 07:58:50 12/12/2025 (cpu=0:00:04, real=0:00:05)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
Started PGV Library Generator at 07:58:50 12/12/2025
Finished PGV Library Generator at 07:58:56 12/12/2025 (cpu=0:00:07, real=0:00:06)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
Started PGV Library Generator at 07:59:00 12/12/2025
Finished PGV Library Generator at 07:59:12 12/12/2025 (cpu=0:00:17, real=0:00:12)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
Started PGV Library Generator at 07:59:15 12/12/2025
Finished PGV Library Generator at 07:59:21 12/12/2025 (cpu=0:00:04, real=0:00:06)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
Started PGV Library Generator at 07:59:21 12/12/2025
Finished PGV Library Generator at 07:59:26 12/12/2025 (cpu=0:00:04, real=0:00:05)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
Started PGV Library Generator at 07:59:26 12/12/2025
Finished PGV Library Generator at 07:59:32 12/12/2025 (cpu=0:00:05, real=0:00:06)
<CMD> check_pg_library -summary /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl
Started PGV Library Generator at 07:59:31 12/12/2025
Finished PGV Library Generator at 07:59:37 12/12/2025 (cpu=0:00:04, real=0:00:06)
<CMD> set_power -cell cdns_ddr_custom_decap_core_1x1 -pin VDD 2.01688575e-12w
<CMD> set_power -cell cdns_ddr_custom_decap_core_2x2 -pin VDD 1.18167225e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_core_2x2 -pin XI1/NG 1.16911575e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_core_4x4 -pin VDD 6.41626425e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_core_4x4 -pin XI1/NG 6.4061415e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_core_gated_2x2 -pin VDDG 1.49007375e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_core_gated_4x4 -pin VDDG 7.3258845e-05w
<CMD> set_power -cell cdns_ddr_custom_decap_io_4x4 -pin VDD_IO 1.4519568e-11w
<CMD> set_power -cell cdns_ddr1100_custom_mimcap_h -pin VDD 5.8315455e-25w
<CMD> set_power -cell cdns_ddr1100_custom_mimcap_h -pin VDDQ 1.1349213e-24w
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -create_binary_db false -method static -write_static_currents true -disable_static false -static_netlist def -power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
<CMD> set_power_output_dir dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
<CMD> report_power -rail_analysis_format VS -outfile dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_power.rpt
env CDS_WORKAREA is set to /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/voltus_run/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
-add_simulation false                     # bool, default=false
-adjust_input_activity_in_iterations true
                                          # bool, default=true
-adjust_macro_activity_in_iterations true
                                          # bool, default=true
-annotation_detail_report false           # bool, default=false
-auto_twf_delay_annotation false          # bool, default=false
-average_rise_fall_cap false              # bool, default=false
-binary_db_name {}                        # string, default=""
-block_independent_peakpower false        # bool, default=false
-boundary_gate_leakage_file {}            # string, default=""
-boundary_gate_leakage_report false       # bool, default=false
-boundary_leakage_cell_property_file {}   # string, default=""
-boundary_leakage_edge_annotation_file {}
                                          # string, default=""
-boundary_leakage_multi_pgpin_support false
                                          # bool, default=false
-boundary_leakage_pessimism_removal true
                                          # bool, default=true
-boundary_leakage_PXE_support false       # bool, default=false
-bulk_pins {}                             # string, default=""
-capacity low                             # enums={low medium high}, default=low
-case_insensitive_mapping false           # bool, default=false
-clock_source_as_clock false              # bool, default=false
-comprehensive_automapping false          # bool, default=false
-compress_reports false                   # string, default=false
-constant_override false                  # bool, default=false
-corner {}                                # string, default=""
-create_binary_db false                   # bool, default=false, user setting
-create_driver_db false                   # bool, default=false
-create_gui_db true                       # bool, default=true
-current_generation_method avg            # string, default=avg
-custom_report_config {}                  # string, default=""
-decap_cell_list {}                       # string, default=""
-default_frequency -1                     # float, default=-1
-default_slew {}                          # string, default=""
-default_supply_voltage {}                # string, default=""
-detailed_view_current_only true          # bool, default=true
-disable_clock_gate_clipping true         # bool, default=true
-disable_leakage_scaling false            # bool, default=false
-disable_static false                     # bool, default=false, user setting
-distribute_switching_power false         # bool, default=false
-distributed_combine_report_format reduced
                                          # string, default=reduced
-distributed_setup {}                     # string, default=""
-domain_based_clipping false              # bool, default=false
-dynamic_glitch_filter -1                 # float, default=-1
-dynamic_scale_clock_by_frequency {}      # string, default=""
-dynamic_scale_clock_by_name {}           # string, default=""
-dynamic_vectorless_ranking_methods {}    # string, default=""
-enable_auto_mapping false                # bool, default=false
-enable_auto_queue false                  # bool, default=false
-enable_disk_mapping false                # bool, default=false
-enable_duty_prop_with_global false       # bool, default=false
-enable_dynamic_current_slew_load_interpolation false
                                          # bool, default=false
-enable_dynamic_scaling false             # bool, default=false
-enable_flop_state_propagation false      # bool, default=false
-enable_generated_clock true              # bool, default=true
-enable_input_net_power false             # bool, default=false
-enable_interactive_reports true          # bool, default=true
-enable_mt_in_vectorbasedflow true        # bool, default=true
-enable_mt_reports false                  # bool, default=false
-enable_mt_state_propagation true         # bool, default=true
-enable_pba_for_tempus_pi true            # bool, default=true
-enable_power_target_flow false           # bool, default=false
-enable_rtl_vectorbased_dynamic_analysis false
                                          # bool, default=false
-enable_scan_report false                 # bool, default=false
-enable_single_cycle_scheduling false     # bool, default=false
-enable_slew_based_ccs_pin_cap false      # bool, default=false
-enable_stable_clock_gating false         # bool, default=false
-enable_stable_flop_scheduling false      # bool, default=false
-enable_state_propagation false           # bool, default=false
-enable_tempus_pi false                   # bool, default=false
-enable_xp false                          # bool, default=false
-enhanced_blackbox_avg false              # bool, default=false
-enhanced_blackbox_max false              # bool, default=false
-equivalent_annotation false              # bool, default=false
-event_based_leakage_power false          # bool, default=false
-external_load_config_file {}             # string, default=""
-extraction_tech_file {}                  # string, default=""
-extractor_include {}                     # string, default=""
-fanout_limit -1                          # int, default=-1
-flatten_xpgv_block_instances {}          # string, default=""
-force_library_merging false              # bool, default=false
-from_x_transition_factor 0.5             # float, default=0.5
-from_z_transition_factor 0.25            # float, default=0.25
-generate_activity_mapping_report false   # bool, default=false
-generate_current_for_rail {}             # string, default=""
-generate_flop_ranking_data {}            # string, default=""
-generate_leakage_power_map_based_on_calculated_leakage false
                                          # bool, default=false
-generate_static_report_from_state_propagation false
                                          # bool, default=false
-handle_glitch false                      # bool, default=false
-handle_transport_glitch false            # bool, default=false
-handle_tri_state false                   # bool, default=false
-hier_delimiter {}                        # string, default=""
-honor_combinational_logic_on_clock_net true
                                          # bool, default=true
-honor_negative_energy true               # bool, default=true
-honor_net_activity true                  # bool, default=true
-honor_non_mission_leakage false          # bool, default=false
-hybrid_analysis false                    # bool, default=false
-ignore_control_signals true              # bool, default=true
-ignore_data_phase_for_clk false          # bool, default=false
-ignore_end_toggles_in_profile false      # bool, default=false
-ignore_glitches_at_same_time_stamp true
                                          # bool, default=true
-ignore_inout_pin_cap false               # bool, default=false
-ignore_macro_leakage_scale_for_temp false
                                          # bool, default=false
-include_seq_clockpin_power false         # bool, default=false
-include_timing_in_current_file false     # bool, default=false
-ir_derated_timing_view {}                # string, default=""
-keep_clock_gate_ratio_in_iterations false
                                          # bool, default=false
-leakage_scale_factor_for_temp 1          # float, default=1
-library_preference voltage               # string, default=voltage
-macro_pgv_leakage true                   # bool, default=true
-macro_toggle_pin_percentage 0            # float, default=0
-mbff_toggle_behavior independent         # enums={simultaneous independent sbff pin_percentage}, default=independent
-mbff_toggle_pin_percentage 0             # float, default=0
-memory_current_scaling_method 0          # int, default=0
-merge_switched_net_currents false        # bool, default=false
-method static                            # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
-min_leaf_count 0                         # int, default=0
-multi_scenario_simulation false          # bool, default=false
-off_pg_nets {}                           # string, default=""
-output_current_data_prefix {}            # string, default=""
-partition_count 0                        # int, default=0
-partition_twf false                      # bool, default=false
-pin_based_twf false                      # bool, default=false
-power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
                                          # string, default="", user setting
-power_include_initial_x_transitions true
                                          # bool, default=true
-power_match_state_for_logic_x x          # string, default=x
-pre_simulation_empty_period {}           # string, default=""
-pre_simulation_period {}                 # string, default=""
-pre_simulation_power_exclude_period {}   # string, default=""
-precision 8                              # int, default=8
-quit_on_activity_coverage_threshold 0    # float, default=0
-read_rcdb false                          # bool, default=false
-relax_arc_match false                    # bool, default=false
-report_black_boxes false                 # bool, default=false
-report_clock_instance_switching_info None
                                          # string, default=None
-report_idle_instances false              # bool, default=false
-report_instance_switching_info none      # enums={all output_logic none}, default=none
-report_instance_switching_list {}        # string, default=""
-report_library_usage false               # bool, default=false
-report_missing_bulk_connectivity false   # bool, default=false
-report_missing_input false               # bool, default=false
-report_missing_nets false                # bool, default=false
-report_scan_chain_stats false            # bool, default=false
-report_stat false                        # bool, default=false
-report_time_display_fraction_digits -1   # int, default=-1
-report_twf_attributes {}                 # string, default=""
-reuse_flop_ranking_data {}               # string, default=""
-reuse_flop_ranking_data_hier {}          # string, default=""
-save_bbox false                          # bool, default=false
-scale_to_sdc_clock_frequency false       # bool, default=false
-scan_chain_activity {}                   # string, default=""
-scan_chain_name {}                       # string, default=""
-scan_control_file {}                     # string, default=""
-scan_mbff_chain_type liberty             # string, default=liberty
-set_power_event_based false              # bool, default=false
-settling_buffer {}                       # string, default=""
-smart_window false                       # bool, default=false
-split_bus_power false                    # bool, default=false
-start_time_alignment true                # bool, default=true
-state_dependent_leakage true             # bool, default=true
-stateprop_ignore_unannot_pins false      # bool, default=false
-static_multi_mode_scenario_file {}       # string, default=""
-static_netlist def                       # string, default=verilog, user setting
-switching_power_on_rise_only false       # bool, default=false
-thermal_input_file {}                    # string, default=""
-thermal_leakage_temperature_scale_table_file {}
                                          # string, default=""
-to_x_transition_factor 0.5               # float, default=0.5
-to_z_transition_factor 0.25              # float, default=0.25
-transition_factor_based_duty false       # bool, default=false
-transition_time_method max               # string, default=max
-twf_delay_annotation avg                 # string, default=avg
-twf_load_cap max                         # string, default=max
-unified_power_switch_flow false          # bool, default=false
-use_cell_leakage_power_density true      # bool, default=true
-use_fastest_clock_for_dynamic_scheduling false
                                          # bool, default=false
-use_lef_for_missing_cells false          # bool, default=false
-use_only_ddv_current true                # bool, default=true
-use_physical_partition false             # bool, default=false
-use_twf_stable_randomized_arrival_delay none
                                          # string, default=none
-use_zero_delay_vector_file false         # bool, default=false
-vector_profile_mode event_based          # enums={activity event_based power_density transient}, default=event_based
-worst_case_vector_activity false         # bool, default=false
-worst_step_size {}                       # string, default=""
-worst_window_count 1                     # int, default=1
-worst_window_coverage {}                 # string, default=""
-worst_window_reports full                # string, default=full
-worst_window_size {}                     # string, default=""
-worst_window_type {}                     # string, default=""
-write_boundary_leakage_edge_annotation false
                                          # bool, default=false
-write_default_uti true                   # bool, default=true
-write_dynamic_currents false             # bool, default=false
-write_profiling_db false                 # bool, default=false
-write_simulation_db false                # bool, default=false
-write_static_currents true               # bool, default=false, user setting
-x_count_transition_using_3_states false
                                          # bool, default=false
-x_transition_factor 0.5                  # float, default=0.5
-z_transition_factor 0.25                 # float, default=0.25
-zero_delay_vector_toggle_shift {}        # string, default=""


Power Net Detected:
        Voltage	    Name
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
         0.675V	    cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG
         0.675V	    cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A1D1
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A1D0
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A1
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A0D1
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A0D0
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_A0
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM_CMN
         0.675V	    cdns_dragonfly_phy_top/VDDG_HM
         0.675V	    cdns_dragonfly_phy_top/VDDG
         0.675V	    VDDG_HM_CHIP
             0V	    ESD
             0V	    POCCTRLD
             0V	    POCCTRL
         0.675V	    VDD
         0.675V	    VDDM_SRAM
         0.675V	    VDD_PLL_A0_AS
         0.675V	    VDD_PLL_A0_DS0
         0.675V	    VDD_PLL_A0_DS1
         0.675V	    VDD_PLL_A1_AS
         0.675V	    VDD_PLL_A1_DS0
         0.675V	    VDD_PLL_A1_DS1
         0.675V	    VDD_SENSE
         0.675V	    VDDQ
         0.675V	    VDDQ_SENSE
         0.675V	    VDDQXC
         0.675V	    VDDQXD
         0.675V	    VDD2
         0.675V	    VDDQ2
         0.675V	    VDDQX2
         0.675V	    VDDPST
         0.675V	    VDD_PLL_DSHM
         0.675V	    VDDHVPLL_FRAC0
         0.675V	    VDDPOSTPLL_FRAC0
         0.675V	    VDDREFPLL_FRAC0
         0.675V	    VDDHVPLL_FRAC1
         0.675V	    VDDPOSTPLL_FRAC1
         0.675V	    VDDREFPLL_FRAC1
         0.675V	    VDDHVPLL_FRAC2
         0.675V	    VDDREFPLL_FRAC2
         0.675V	    VDDPOSTPLL_FRAC2
             0V	    VSS
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=32241.4 CPU=0:00:01.1 REAL=0:00:01.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
Start slew iteration 
#################################################################################
# Design Name: tv_chip
# Design Mode: 5nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPCTE-337):	An unsupported Liberty attribute: max_clock_tree_path - was found on pin CLK of cell: TS1N05MBLVTA16384X39M16QWBZHODCP in library: ts1n05mblvta16384x39m16qwbzhodcp_ssgnp_0p675v_0p675v_125c_cworst_ccworst_t. This attribute is not supported by timing analysis and will be ignored. Type 'man IMPCTE-337' for more detailed information.
Start delay calculation (fullDC) (16 T). (MEM=27294.6)
/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets
/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets
AAE_INFO: Calculated 2511466 terms (45.93% of all nets), 2956217 out of 5092474 siblings were shared (58.05%).
AAE_INFO: Calculated response to switching victim drivers 5023264 times; 595758 of them using simulation.
AAE_INFO: Calculated 17051 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 34350 times; 4824 of them using simulation.
End delay calculation. (MEM=31511.6 CPU=0:04:39 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=31240.8 CPU=0:07:36 REAL=0:00:41.0)
update aggressor slew in non distributed run
End Slew iteration 
Start delay calculation (fullDC) (16 T). (MEM=31240.6)
**WARN: (IMPESI-3095):	Net: 'atb0_int' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'atb1_int' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TMS' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TRST' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TDI' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TCK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TRST' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TC_TMS' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TDI' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TCK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_XTAL_IN' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_XTAL_SEL' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_CHIP_RESET_N' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_APB_RESET_N' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_ALTXTAL_IN' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_APBCLK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ0' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ1' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ2' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ3' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO: Calculated 2535572 terms (46.37% of all nets), 2932111 out of 5092474 siblings were shared (57.58%).
AAE_INFO: Calculated response to switching victim drivers 21927774 times; 8593159 of them using simulation.
AAE_INFO: Calculated 17051 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 124462 times; 86060 of them using simulation.
AAE_INFO-618: Total number of nets in the design is 6338898,  86.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=31753.4 CPU=0:24:07 REAL=0:01:31)
End delay calculation (fullDC). (MEM=31753.4 CPU=0:24:07 REAL=0:01:31)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/ssv_tmpdir_206214_11a308d7-495f-4753-9ea4-a4b510316b12_nY9oix/.AAE_v0Hqzc/.AAE_206214_11a308d7-495f-4753-9ea4-a4b510316b12/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34392.8M)
Loading CTE timing window is completed (CPU = 0:00:34.8, REAL = 0:00:03.0, MEM = 34392.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=29786.4)
AAE_INFO: Calculated 91604 terms (60.08% of all nets), 60864 out of 5056896 siblings were shared (1.20%).
AAE_INFO: Calculated response to switching victim drivers 254136 times; 240014 of them using simulation.
AAE_INFO: Calculated 336 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 1007 times; 397 of them using simulation.
AAE_INFO-618: Total number of nets in the design is 6338898,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=30017.4 CPU=0:02:30 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=29293.9 CPU=0:02:31 REAL=0:00:10.0)
Save and delete waveform data /tmp/ssv_tmpdir_206214_11a308d7-495f-4753-9ea4-a4b510316b12_nY9oix/.AAE_v0Hqzc/.AAE_206214_11a308d7-495f-4753-9ea4-a4b510316b12/waveform.data ...
Swap out waveforms (MEM=30211.8 CPU=0:00:00.0 REAL=0:00:00.0) 
Finish pthread dumping timing data and compressed waveforms.
**WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.
[08:12:18.188720] Periodic Lic check successful
[08:12:18.188810] Feature usage summary:
[08:12:18.188811] Voltus_Power_Integrity_XL
[08:12:18.188817] Voltus_Power_Integrity_AA
[08:12:18.188818] Voltus_Power_Integrity_MP

(#112) This command "report_power -rail_analysis_format VS -outfile dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_power.rpt" required an extra checkout of license vtsaa.
Additional license(s) checked out: 1 'Voltus_Power_Integrity_AA' license(s)



Started Power Analysis at 08:12:17 12/12/2025


Begin Processing Timing Library for Power Calculation
** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
             least '2' float values. This may lead to undesirable analysis 
             results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_
             t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.
             20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib, Line 
             7749) <TECHLIB-1177>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'max_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 182) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'min_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 183) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'max_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             223) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'min_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             224) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 264) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 265) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 305) 
             <TECHLIB-1277>.


** WARN:  (EMS-27): Message (VOLTUS_POWR-1725) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing Timing Library for Power Calculation: (cpu=0:05:44, real=0:00:23, mem(process/total/peak)=5789.05MB/45802.58MB/34861.90MB)


Begin Loading PGV Libraries for Power Calculation
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=4906.18MB/46326.15MB/34914.25MB)


Begin Processing Netlist for Power Calculation
** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/tv_chip.innovusOUTwD0.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz".

** WARN:  (VOLTUS_POWR-1365):   Cell 'N05_DTCD_ALL_M11_170928' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'PAD130PITCH_GROUND' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_BEOL' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_FEOL' is missing from the libraries.  Continuing.


  Netlist Statistics:
    Cell         :  7210
    Instance     :  12164760
    Decap/Filler :  0
    Net          :  5422978
    Port         :  168

Ended Processing Netlist for Power Calculation: (cpu=0:05:42, real=0:01:50, mem(process/total/peak)=18627.00MB/59475.07MB/47699.84MB)


** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'ANTENNABWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODULVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PDCAP05600D_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD1CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD2CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.



Begin Processing Power Net/Grid for Power Calculation
** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG' ('0.675000V'). Ignoring.



Rail status:
  0.675V    VDD
  0V    VSS
  0.675V    VDDQ
  0V    ESD
  0V    POCCTRL
  0.675V    VDDPST
  0.675V    VDDQXD
  0.675V    VDDQXC
  0.675V    VDDQ_SENSE
  0.675V    VDD_SENSE
  0.675V    VDDM_SRAM
  0.675V    VDD_PLL_A0_AS
  0.675V    VDD_PLL_A0_DS0
  0.675V    VDD_PLL_A0_DS1
  0.675V    VDD_PLL_A1_AS
  0.675V    VDD_PLL_A1_DS0
  0.675V    VDD_PLL_A1_DS1
  0.675V    VDD2
  0.675V    VDDQ2
  0.675V    VDDQX2
  0.675V    VDD_PLL_DSHM
  0.675V    VDDHVPLL_FRAC0
  0.675V    VDDPOSTPLL_FRAC0
  0.675V    VDDREFPLL_FRAC0
  0.675V    VDDHVPLL_FRAC1
  0.675V    VDDPOSTPLL_FRAC1
  0.675V    VDDREFPLL_FRAC1
  0.675V    VDDHVPLL_FRAC2
  0.675V    VDDREFPLL_FRAC2
  0.675V    VDDPOSTPLL_FRAC2
  0.675V    VDDG_HM_CHIP
  0.675V    cdns_dragonfly_phy_top/VDDG
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_CMN
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D1
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
  

** INFO:  (VOLTUS_POWR-3037): Mapping of always-on and equivalent switch rails:

VDD  0.675V
   |---cdns_dragonfly_phy_top/VDDG  0.675V
VSS  0V
VDDQ  0.675V
ESD  0V
POCCTRL  0V
VDDPST  0.675V
VDDQXD  0.675V
VDDQXC  0.675V
VDDQ_SENSE  0.675V
VDD_SENSE  0.675V
VDDM_SRAM  0.675V
VDD_PLL_A0_AS  0.675V
VDD_PLL_A0_DS0  0.675V
VDD_PLL_A0_DS1  0.675V
VDD_PLL_A1_AS  0.675V
VDD_PLL_A1_DS0  0.675V
VDD_PLL_A1_DS1  0.675V
VDD2  0.675V
VDDQ2  0.675V
VDDQX2  0.675V
VDD_PLL_DSHM  0.675V
VDDHVPLL_FRAC0  0.675V
VDDPOSTPLL_FRAC0  0.675V
VDDREFPLL_FRAC0  0.675V
VDDHVPLL_FRAC1  0.675V
VDDPOSTPLL_FRAC1  0.675V
VDDREFPLL_FRAC1  0.675V
VDDHVPLL_FRAC2  0.675V
VDDREFPLL_FRAC2  0.675V
VDDPOSTPLL_FRAC2  0.675V
VDDG_HM_CHIP  0.675V
cdns_dragonfly_phy_top/VDDG_HM_CMN  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D1  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE  0.675V

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:12, real=0:00:11, mem(process/total/peak)=18627.70MB/59475.07MB/47700.55MB)


Begin Processing Timing Window Data for Power Calculation
   xtal_in(123.077MHz) 
   altxtal_in(123.077MHz) 
   jtag_clk_in(100MHz) 
   ucjtag_tck(100MHz) 
   apb_pclk(534.759MHz) 
   ext_clk(3205.13MHz) 
   pll_clk(3205.13MHz) 
   pll_clk_aux(3205.13MHz) 
   pll_apb_clk(534.759MHz) 
   as0ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1_phy_dll_fdbk_out_clk(1602.56MHz) 
   phy_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds0_PLL_clk_obs_out(3205.13MHz) 
   as0ds0_PLL_refclk_obs_out(1602.56MHz) 
   as0ds1_PLL_clk_obs_out(3205.13MHz) 
   as0ds1_PLL_refclk_obs_out(1602.56MHz) 
   as0_PLL_clk_obs_out(3205.13MHz) 
   as0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds0_PLL_clk_obs_out(3205.13MHz) 
   as1ds0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds1_PLL_clk_obs_out(3205.13MHz) 
   as1ds1_PLL_refclk_obs_out(1602.56MHz) 
   as1_PLL_clk_obs_out(3205.13MHz) 
   as1_PLL_refclk_obs_out(1602.56MHz) 
   phy_apb_pclk_div(267.38MHz) 
   clk_phy_jtck(100MHz) 
   clk_uc_jtck(100MHz) 
   pll_div2_clk_aux(1602.56MHz) 
   pll_div2_clk(1602.56MHz) 
   phy_clk_src_ext_clk(3205.13MHz) 
   phy_clk_src_aux(3205.13MHz) 
   phy_clk_src(3205.13MHz) 
   div4_clk_ext_clk(400.641MHz) 
   div2_clk_ext_clk(1602.56MHz) 
   pll_div4_clk_aux(400.641MHz) 
   pll_div4_clk(400.641MHz) 
   phy_apb_pclk(534.759MHz) 
   phy_pll_refclk_src_ext_clk(1602.56MHz) 
   phy_pll_refclk_src_aux(1602.56MHz) 
   phy_pll_refclk_src(1602.56MHz) 
   phy_pclk_src_ext_clk(1602.56MHz) 
   phy_pclk_src_aux(1602.56MHz) 
   phy_pclk_src(1602.56MHz) 
   phy_pclk(1602.56MHz) 
   phy_pll_refclk(1602.56MHz) 
   clk_ctlr_ch0_apb(534.759MHz) 
   clk_ctlr_ch1_apb(534.759MHz) 
   as0ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as0ds1_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds1_rst_exit_dsoe_clk(1602.56MHz) 
   clk_ch0_dpg(1602.56MHz) 
   clk_ch1_dpg(1602.56MHz) 
   clk_ctlr_lp5_ch0(1602.56MHz) 
   clk_ctlr_ch0(1602.56MHz) 
   clk_ctlr_lp5_ch1(1602.56MHz) 
   clk_ctlr_ch1(1602.56MHz) 

  SPEF    : /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz
    Name matched: 93189/93189
    Annotation coverage for this file      : 186278/5422933 (3.435%)


  SPEF    : /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz
    Name matched: 121342/121342
    Annotation coverage for this file      : 121342/5422933 (2.23757%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz
    Name matched: 239667/239667
    Annotation coverage for this file      : 238194/5422933 (4.39235%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz
    Name matched: 311967/311967
    Annotation coverage for this file      : 623842/5422933 (11.5038%)


  Timing Window Statistics:
    File name                                           : design.twf.gz
    Generator                                           : Voltus IC Power Integrity Solution
    Block of current design (read_twf -scope)           : ""
    Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
    Waveform definitions parsed                         : 65
    Clock roots assigned/parsed                         : 106/106 (100%)
    Constants assigned/parsed                           : 45617/45617 (100%)
    External loads assigned/parsed                      : 0/0 (0%)
    Slews assigned/parsed                               : 17419902/17419902 (100%)
    Nets with slew/Nets in design                       : 5422933/5422933 (100%)
    Slew range                                          : 1.25e-13s - 1.54838e-09s



Starting Levelizing
2025-Dec-12 08:15:47 (2025-Dec-12 02:45:47 GMT)

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz
    Name matched: 457951/457951
    Annotation coverage for this file      : 1831632/5422933 (33.7757%)

2025-Dec-12 08:16:29 (2025-Dec-12 02:46:29 GMT): 10%
2025-Dec-12 08:16:31 (2025-Dec-12 02:46:31 GMT): 20%
2025-Dec-12 08:16:35 (2025-Dec-12 02:46:35 GMT): 30%
2025-Dec-12 08:16:39 (2025-Dec-12 02:46:39 GMT): 40%
2025-Dec-12 08:16:45 (2025-Dec-12 02:46:45 GMT): 50%

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz
    Name matched: 1218675/1218675
    Annotation coverage for this file      : 2437104/5422933 (44.9407%)


  Total annotation coverage for all files of type SPEF: 5421158/5422933 = 99.9673%


2025-Dec-12 08:16:46 (2025-Dec-12 02:46:46 GMT): 60%
2025-Dec-12 08:16:46 (2025-Dec-12 02:46:46 GMT): 70%
2025-Dec-12 08:16:47 (2025-Dec-12 02:46:47 GMT): 80%
2025-Dec-12 08:16:48 (2025-Dec-12 02:46:48 GMT): 90%

Finished Levelizing
2025-Dec-12 08:16:52 (2025-Dec-12 02:46:52 GMT)
Ended Processing Timing Window Data for Power Calculation: (cpu=0:08:12, real=0:01:46, mem(process/total/peak)=18858.18MB/59808.74MB/47957.09MB)


Begin Processing VCD Vectors
Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18858.21MB/59808.74MB/47957.09MB)


Begin Processing FSDB Vectors
Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18858.22MB/59808.74MB/47957.09MB)


Begin Processing User Attributes
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18858.26MB/59808.74MB/47957.09MB)


Begin Processing Signal Activity

Starting Activity Propagation
2025-Dec-12 08:16:55 (2025-Dec-12 02:46:55 GMT)
2025-Dec-12 08:17:13 (2025-Dec-12 02:47:13 GMT): 10%
2025-Dec-12 08:17:21 (2025-Dec-12 02:47:21 GMT): 20%
2025-Dec-12 08:17:27 (2025-Dec-12 02:47:27 GMT): 30%
2025-Dec-12 08:17:45 (2025-Dec-12 02:47:45 GMT): 40%
2025-Dec-12 08:17:53 (2025-Dec-12 02:47:53 GMT): 50%
2025-Dec-12 08:18:00 (2025-Dec-12 02:48:00 GMT): 60%
2025-Dec-12 08:18:10 (2025-Dec-12 02:48:10 GMT): 70%
2025-Dec-12 08:18:18 (2025-Dec-12 02:48:18 GMT): 80%

Finished Activity Propagation
2025-Dec-12 08:18:19 (2025-Dec-12 02:48:19 GMT)
Ended Processing Signal Activity: (cpu=0:01:33, real=0:01:33, mem(process/total/peak)=19254.36MB/60320.75MB/48327.20MB)


Begin Power Analysis
  ----------------------------------------------------------
  # of cell(s) missing both power/leakage table: 5
  # of cell(s) missing power table: 83
  # of cell(s) missing leakage table: 50
  ----------------------------------------------------------
  CellName                                  Missing Table(s)
  ANTENNABWP210H6P51CNODSVT                 internal power, 
  BOUNDARYLEFTBWP210H6P51CNODSVT            internal power, leakage power, 
  BOUNDARYPCORNERBWP210H6P51CNODSVT         internal power, leakage power, 
  BOUNDARYPINCORNERBWP210H6P51CNODSVT       internal power, leakage power, 
  BOUNDARYPROW1BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW2BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW4BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW8BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROWLGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYPROWRGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYRIGHTBWP210H6P51CNODSVT           internal power, leakage power, 
  DCAP16XPBWP210H6P51CNODLVT                internal power, 
  DCAP16XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP16XPBWP210H6P51CNODSVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP32XPBWP210H6P51CNODSVT                internal power, 
  DCAP4XPBWP210H6P51CNODLVT                 internal power, 
  DCAP4XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP4XPBWP210H6P51CNODSVT                 internal power, 
  DCAP64XPBWP210H6P51CNODLVT                internal power, 
  DCAP64XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP64XPBWP210H6P51CNODSVT                internal power, 
  DCAP8XPBWP210H6P51CNODLVT                 internal power, 
  DCAP8XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP8XPBWP210H6P51CNODSVT                 internal power, 
  ESD_PCLAMP_CORE_N1_H_M8                   power data, lib data, 
  ESD_PCLAMP_CORE_N1_V_M8                   power data, lib data, 
  ESD_PCLAMP_IO_P1_H_M8                     power data, lib data, 
  ESD_PCLAMP_IO_P1_V_M8                     power data, lib data, 
  FILL12BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL12BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL16BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL16BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL1BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL1BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL1BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVTLL            internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODSVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVT             internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVTLL           internal power, leakage power, 
  FILL2BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL2BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL2BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL32BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL32BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL3BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL3BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL3BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL4BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL4BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL64BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL64BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL8BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL8BWP210H6P51CNODULVTLL                internal power, leakage power, 
  PCORNER_V                                 internal power, leakage power, 
  PDCAP05600D_H                             internal power, leakage power, 
  PENDCAP_H                                 internal power, leakage power, 
  PLLTS5FFPLAFRACN                          internal power, leakage power, 
  PLLTS5FFPLJFRACR2                         internal power, leakage power, 
  PVDD1CDGM_H                               internal power, 
  PVDD2CDGM_H                               internal power, 
  TAPCELLBWP210H6P51CNODSVT                 internal power, leakage power, 
  TAPCELLVPPVSSBWP210H6P51CNODSVT           internal power, leakage power, 
  TIEHXPBWP210H6P51CNODLVTLL                internal power, 
  TIEHXPBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODLVTLL                internal power, 
  TIELXNBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODULVT                 internal power, 
  cdns_ddr1100_custom_caslice_h             internal power, 
  cdns_ddr1100_custom_cmnslice_h            internal power, 
  cdns_ddr1100_custom_dataslice_h           internal power, 
  cdns_ddr1100_custom_mimcap_h              lib data, 
  cdns_ddr_custom_decap_core_1x1            internal power, 
  cdns_ddr_custom_decap_core_2x2            internal power, 
  cdns_ddr_custom_decap_core_4x4            internal power, 
  cdns_ddr_custom_decap_core_gated_2x2      internal power, 
  cdns_ddr_custom_decap_core_gated_4x4      internal power, 
  cdns_ddr_custom_decap_io_4x4              internal power, 
  cdns_ddr_noisegen_v                       internal power, 
  cdns_lpddr6_testio                        internal power, leakage power, 
  

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_AO VDDG VDDQ VDDQXC VDDQXD not present in library of cell cdns_ddr1100_custom_cmnslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDDG VDDQ VDDQXD not present in library of cell cdns_ddr1100_custom_caslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDDQ VDDQXD not present in library of cell cdns_lpddr6_testio.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLJFRACR2.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQXD not present in library of cell cdns_ddr1100_custom_dataslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2POCM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PCORNER_V.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2CDGM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLAFRACN.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PDCAP05600D_H.


Starting Calculating power
2025-Dec-12 08:18:49 (2025-Dec-12 02:48:49 GMT)
** WARN:  (VOLTUS_POWR-3507): Inst: cdns_dragonfly_phy_top/inst_phy_mimcap0 Cell: cdns_ddr1100_custom_mimcap_h has no Liberty current and will not use the DDV current for static power calculation. Set rUseOnlyDDVCurrentFromPGV to 0 to use the DDV static current for static power calculation.

2025-Dec-12 08:18:59 (2025-Dec-12 02:48:59 GMT): 10%
2025-Dec-12 08:18:59 (2025-Dec-12 02:48:59 GMT): 20%
2025-Dec-12 08:19:02 (2025-Dec-12 02:49:02 GMT): 30%
2025-Dec-12 08:19:06 (2025-Dec-12 02:49:06 GMT): 40%
2025-Dec-12 08:19:08 (2025-Dec-12 02:49:08 GMT): 50%
2025-Dec-12 08:19:09 (2025-Dec-12 02:49:09 GMT): 60%
2025-Dec-12 08:19:10 (2025-Dec-12 02:49:10 GMT): 70%
2025-Dec-12 08:19:10 (2025-Dec-12 02:49:10 GMT): 80%
2025-Dec-12 08:19:12 (2025-Dec-12 02:49:12 GMT): 90%

Finished Calculating power
2025-Dec-12 08:19:19 (2025-Dec-12 02:49:19 GMT)
  # of MSMV cell(s) missing power_level: 3
** WARN:  (VOLTUS_POWR-1504): '3' cell(s) in the design have multiple power domains, but do not have low power constructs
in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
Check if dotlib has power tables characterized for different power pins of the MSMV cell.
The cells are:

  PDCAP05600D_H
  PLLTS5FFPLAFRACN
  PLLTS5FFPLJFRACR2
Begin Processing set_power
** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_0' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_1' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_2' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_3' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_4' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_5' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_6' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_7' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_8' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_9' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_10' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_11' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_12' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_13' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_14' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_15' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_16' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_17' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_18' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_19' specified with set_power command.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing set_power: (cpu=0:00:07, real=0:00:08, mem(process/total/peak)=19613.40MB/60592.75MB/48686.24MB)
Begin Processing set_power stats

set_power Statistics (Applied/Total):

------------------------------------


    Type                Cell Based             Instance Based         Total Instance

----------------------------------------------------------------------------------------

Total Power            16/16 (100.000%)		0/0 (00.000%)		596/12164760 (0.005%)

Switching Power        0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Leakage Power          0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Internal Power         0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Scale Factor           0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Pwl Sticky             0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Dynamic Switch Pattern 0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Static Mode            0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)


No Unassigned Attribute.

Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=19613.45MB/60592.75MB/48686.29MB)
Ended Power Analysis: (cpu=0:04:17, real=0:00:38, mem(process/total/peak)=19613.45MB/60592.75MB/48686.29MB)


Begin Writing Current Files
** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Writing Current Files: (cpu=0:01:26, real=0:01:39, mem(process/total/peak)=20405.39MB/61327.75MB/49478.23MB)


Power Analysis Statistics:
  Warning messages: 85
  Error messages: 0


Begin Static Power Report Generation
Ended Static Power Report Generation: (cpu=0:01:24, real=0:01:26, mem(process/total/peak)=24186.97MB/65719.75MB/53259.83MB)


Finished Power Analysis at 08:22:34 12/12/2025 (cpu=0:29:14, real=0:10:17, peak mem=53259.84MB)
Current Voltus IC Power Integrity Solution resource usage: (total cpu=1:49:47, real=0:36:10, mem=53259.84MB)



Exit code 0.
Voltus Power Analysis exited successfully.
<CMD> report_power -outfile dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_power.rail.rpt
env CDS_WORKAREA is set to /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/voltus_run/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
-add_simulation false                     # bool, default=false
-adjust_input_activity_in_iterations true
                                          # bool, default=true
-adjust_macro_activity_in_iterations true
                                          # bool, default=true
-annotation_detail_report false           # bool, default=false
-auto_twf_delay_annotation false          # bool, default=false
-average_rise_fall_cap false              # bool, default=false
-binary_db_name {}                        # string, default=""
-block_independent_peakpower false        # bool, default=false
-boundary_gate_leakage_file {}            # string, default=""
-boundary_gate_leakage_report false       # bool, default=false
-boundary_leakage_cell_property_file {}   # string, default=""
-boundary_leakage_edge_annotation_file {}
                                          # string, default=""
-boundary_leakage_multi_pgpin_support false
                                          # bool, default=false
-boundary_leakage_pessimism_removal true
                                          # bool, default=true
-boundary_leakage_PXE_support false       # bool, default=false
-bulk_pins {}                             # string, default=""
-capacity low                             # enums={low medium high}, default=low
-case_insensitive_mapping false           # bool, default=false
-clock_source_as_clock false              # bool, default=false
-comprehensive_automapping false          # bool, default=false
-compress_reports false                   # string, default=false
-constant_override false                  # bool, default=false
-corner {}                                # string, default=""
-create_binary_db false                   # bool, default=false, user setting
-create_driver_db false                   # bool, default=false
-create_gui_db true                       # bool, default=true
-current_generation_method avg            # string, default=avg
-custom_report_config {}                  # string, default=""
-decap_cell_list {}                       # string, default=""
-default_frequency -1                     # float, default=-1
-default_slew {}                          # string, default=""
-default_supply_voltage {}                # string, default=""
-detailed_view_current_only true          # bool, default=true
-disable_clock_gate_clipping true         # bool, default=true
-disable_leakage_scaling false            # bool, default=false
-disable_static false                     # bool, default=false, user setting
-distribute_switching_power false         # bool, default=false
-distributed_combine_report_format reduced
                                          # string, default=reduced
-distributed_setup {}                     # string, default=""
-domain_based_clipping false              # bool, default=false
-dynamic_glitch_filter -1                 # float, default=-1
-dynamic_scale_clock_by_frequency {}      # string, default=""
-dynamic_scale_clock_by_name {}           # string, default=""
-dynamic_vectorless_ranking_methods {}    # string, default=""
-enable_auto_mapping false                # bool, default=false
-enable_auto_queue false                  # bool, default=false
-enable_disk_mapping false                # bool, default=false
-enable_duty_prop_with_global false       # bool, default=false
-enable_dynamic_current_slew_load_interpolation false
                                          # bool, default=false
-enable_dynamic_scaling false             # bool, default=false
-enable_flop_state_propagation false      # bool, default=false
-enable_generated_clock true              # bool, default=true
-enable_input_net_power false             # bool, default=false
-enable_interactive_reports true          # bool, default=true
-enable_mt_in_vectorbasedflow true        # bool, default=true
-enable_mt_reports false                  # bool, default=false
-enable_mt_state_propagation true         # bool, default=true
-enable_pba_for_tempus_pi true            # bool, default=true
-enable_power_target_flow false           # bool, default=false
-enable_rtl_vectorbased_dynamic_analysis false
                                          # bool, default=false
-enable_scan_report false                 # bool, default=false
-enable_single_cycle_scheduling false     # bool, default=false
-enable_slew_based_ccs_pin_cap false      # bool, default=false
-enable_stable_clock_gating false         # bool, default=false
-enable_stable_flop_scheduling false      # bool, default=false
-enable_state_propagation false           # bool, default=false
-enable_tempus_pi false                   # bool, default=false
-enable_xp false                          # bool, default=false
-enhanced_blackbox_avg false              # bool, default=false
-enhanced_blackbox_max false              # bool, default=false
-equivalent_annotation false              # bool, default=false
-event_based_leakage_power false          # bool, default=false
-external_load_config_file {}             # string, default=""
-extraction_tech_file {}                  # string, default=""
-extractor_include {}                     # string, default=""
-fanout_limit -1                          # int, default=-1
-flatten_xpgv_block_instances {}          # string, default=""
-force_library_merging false              # bool, default=false
-from_x_transition_factor 0.5             # float, default=0.5
-from_z_transition_factor 0.25            # float, default=0.25
-generate_activity_mapping_report false   # bool, default=false
-generate_current_for_rail {}             # string, default=""
-generate_flop_ranking_data {}            # string, default=""
-generate_leakage_power_map_based_on_calculated_leakage false
                                          # bool, default=false
-generate_static_report_from_state_propagation false
                                          # bool, default=false
-handle_glitch false                      # bool, default=false
-handle_transport_glitch false            # bool, default=false
-handle_tri_state false                   # bool, default=false
-hier_delimiter {}                        # string, default=""
-honor_combinational_logic_on_clock_net true
                                          # bool, default=true
-honor_negative_energy true               # bool, default=true
-honor_net_activity true                  # bool, default=true
-honor_non_mission_leakage false          # bool, default=false
-hybrid_analysis false                    # bool, default=false
-ignore_control_signals true              # bool, default=true
-ignore_data_phase_for_clk false          # bool, default=false
-ignore_end_toggles_in_profile false      # bool, default=false
-ignore_glitches_at_same_time_stamp true
                                          # bool, default=true
-ignore_inout_pin_cap false               # bool, default=false
-ignore_macro_leakage_scale_for_temp false
                                          # bool, default=false
-include_seq_clockpin_power false         # bool, default=false
-include_timing_in_current_file false     # bool, default=false
-ir_derated_timing_view {}                # string, default=""
-keep_clock_gate_ratio_in_iterations false
                                          # bool, default=false
-leakage_scale_factor_for_temp 1          # float, default=1
-library_preference voltage               # string, default=voltage
-macro_pgv_leakage true                   # bool, default=true
-macro_toggle_pin_percentage 0            # float, default=0
-mbff_toggle_behavior independent         # enums={simultaneous independent sbff pin_percentage}, default=independent
-mbff_toggle_pin_percentage 0             # float, default=0
-memory_current_scaling_method 0          # int, default=0
-merge_switched_net_currents false        # bool, default=false
-method static                            # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
-min_leaf_count 0                         # int, default=0
-multi_scenario_simulation false          # bool, default=false
-off_pg_nets {}                           # string, default=""
-output_current_data_prefix {}            # string, default=""
-partition_count 0                        # int, default=0
-partition_twf false                      # bool, default=false
-pin_based_twf false                      # bool, default=false
-power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
                                          # string, default="", user setting
-power_include_initial_x_transitions true
                                          # bool, default=true
-power_match_state_for_logic_x x          # string, default=x
-pre_simulation_empty_period {}           # string, default=""
-pre_simulation_period {}                 # string, default=""
-pre_simulation_power_exclude_period {}   # string, default=""
-precision 8                              # int, default=8
-quit_on_activity_coverage_threshold 0    # float, default=0
-read_rcdb false                          # bool, default=false
-relax_arc_match false                    # bool, default=false
-report_black_boxes false                 # bool, default=false
-report_clock_instance_switching_info None
                                          # string, default=None
-report_idle_instances false              # bool, default=false
-report_instance_switching_info none      # enums={all output_logic none}, default=none
-report_instance_switching_list {}        # string, default=""
-report_library_usage false               # bool, default=false
-report_missing_bulk_connectivity false   # bool, default=false
-report_missing_input false               # bool, default=false
-report_missing_nets false                # bool, default=false
-report_scan_chain_stats false            # bool, default=false
-report_stat false                        # bool, default=false
-report_time_display_fraction_digits -1   # int, default=-1
-report_twf_attributes {}                 # string, default=""
-reuse_flop_ranking_data {}               # string, default=""
-reuse_flop_ranking_data_hier {}          # string, default=""
-save_bbox false                          # bool, default=false
-scale_to_sdc_clock_frequency false       # bool, default=false
-scan_chain_activity {}                   # string, default=""
-scan_chain_name {}                       # string, default=""
-scan_control_file {}                     # string, default=""
-scan_mbff_chain_type liberty             # string, default=liberty
-set_power_event_based false              # bool, default=false
-settling_buffer {}                       # string, default=""
-smart_window false                       # bool, default=false
-split_bus_power false                    # bool, default=false
-start_time_alignment true                # bool, default=true
-state_dependent_leakage true             # bool, default=true
-stateprop_ignore_unannot_pins false      # bool, default=false
-static_multi_mode_scenario_file {}       # string, default=""
-static_netlist def                       # string, default=verilog, user setting
-switching_power_on_rise_only false       # bool, default=false
-thermal_input_file {}                    # string, default=""
-thermal_leakage_temperature_scale_table_file {}
                                          # string, default=""
-to_x_transition_factor 0.5               # float, default=0.5
-to_z_transition_factor 0.25              # float, default=0.25
-transition_factor_based_duty false       # bool, default=false
-transition_time_method max               # string, default=max
-twf_delay_annotation avg                 # string, default=avg
-twf_load_cap max                         # string, default=max
-unified_power_switch_flow false          # bool, default=false
-use_cell_leakage_power_density true      # bool, default=true
-use_fastest_clock_for_dynamic_scheduling false
                                          # bool, default=false
-use_lef_for_missing_cells false          # bool, default=false
-use_only_ddv_current true                # bool, default=true
-use_physical_partition false             # bool, default=false
-use_twf_stable_randomized_arrival_delay none
                                          # string, default=none
-use_zero_delay_vector_file false         # bool, default=false
-vector_profile_mode event_based          # enums={activity event_based power_density transient}, default=event_based
-worst_case_vector_activity false         # bool, default=false
-worst_step_size {}                       # string, default=""
-worst_window_count 1                     # int, default=1
-worst_window_coverage {}                 # string, default=""
-worst_window_reports full                # string, default=full
-worst_window_size {}                     # string, default=""
-worst_window_type {}                     # string, default=""
-write_boundary_leakage_edge_annotation false
                                          # bool, default=false
-write_default_uti true                   # bool, default=true
-write_dynamic_currents false             # bool, default=false
-write_profiling_db false                 # bool, default=false
-write_simulation_db false                # bool, default=false
-write_static_currents true               # bool, default=false, user setting
-x_count_transition_using_3_states false
                                          # bool, default=false
-x_transition_factor 0.5                  # float, default=0.5
-z_transition_factor 0.25                 # float, default=0.25
-zero_delay_vector_toggle_shift {}        # string, default=""

**WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.



Started Power Analysis at 08:30:53 12/12/2025


Begin Processing Timing Library for Power Calculation
** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
             least '2' float values. This may lead to undesirable analysis 
             results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_
             t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.
             20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib, Line 
             7749) <TECHLIB-1177>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'max_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 182) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'min_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 183) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'max_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             223) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'min_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             224) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 264) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 265) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 305) 
             <TECHLIB-1277>.


** WARN:  (EMS-27): Message (VOLTUS_POWR-1725) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing Timing Library for Power Calculation: (cpu=0:05:50, real=0:00:24, mem(process/total/peak)=5631.07MB/45725.59MB/53259.84MB)


Begin Loading PGV Libraries for Power Calculation
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:08, real=0:00:10, mem(process/total/peak)=4924.98MB/46249.16MB/53259.84MB)


Begin Processing Netlist for Power Calculation
** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/tv_chip.innovusOUTwD0.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz".

** WARN:  (VOLTUS_POWR-1365):   Cell 'N05_DTCD_ALL_M11_170928' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'PAD130PITCH_GROUND' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_BEOL' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_FEOL' is missing from the libraries.  Continuing.


  Netlist Statistics:
    Cell         :  7210
    Instance     :  12164760
    Decap/Filler :  0
    Net          :  5422978
    Port         :  168

Ended Processing Netlist for Power Calculation: (cpu=0:05:48, real=0:01:50, mem(process/total/peak)=18619.34MB/59583.68MB/53259.84MB)


** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'ANTENNABWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODULVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PDCAP05600D_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD1CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD2CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.



Begin Processing Power Net/Grid for Power Calculation
** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG' ('0.675000V'). Ignoring.



Rail status:
  0.675V    VDD
  0V    VSS
  0.675V    VDDQ
  0V    ESD
  0V    POCCTRL
  0.675V    VDDPST
  0.675V    VDDQXD
  0.675V    VDDQXC
  0.675V    VDDQ_SENSE
  0.675V    VDD_SENSE
  0.675V    VDDM_SRAM
  0.675V    VDD_PLL_A0_AS
  0.675V    VDD_PLL_A0_DS0
  0.675V    VDD_PLL_A0_DS1
  0.675V    VDD_PLL_A1_AS
  0.675V    VDD_PLL_A1_DS0
  0.675V    VDD_PLL_A1_DS1
  0.675V    VDD2
  0.675V    VDDQ2
  0.675V    VDDQX2
  0.675V    VDD_PLL_DSHM
  0.675V    VDDHVPLL_FRAC0
  0.675V    VDDPOSTPLL_FRAC0
  0.675V    VDDREFPLL_FRAC0
  0.675V    VDDHVPLL_FRAC1
  0.675V    VDDPOSTPLL_FRAC1
  0.675V    VDDREFPLL_FRAC1
  0.675V    VDDHVPLL_FRAC2
  0.675V    VDDREFPLL_FRAC2
  0.675V    VDDPOSTPLL_FRAC2
  0.675V    VDDG_HM_CHIP
  0.675V    cdns_dragonfly_phy_top/VDDG
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_CMN
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D1
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
  

** INFO:  (VOLTUS_POWR-3037): Mapping of always-on and equivalent switch rails:

VDD  0.675V
   |---cdns_dragonfly_phy_top/VDDG  0.675V
VSS  0V
VDDQ  0.675V
ESD  0V
POCCTRL  0V
VDDPST  0.675V
VDDQXD  0.675V
VDDQXC  0.675V
VDDQ_SENSE  0.675V
VDD_SENSE  0.675V
VDDM_SRAM  0.675V
VDD_PLL_A0_AS  0.675V
VDD_PLL_A0_DS0  0.675V
VDD_PLL_A0_DS1  0.675V
VDD_PLL_A1_AS  0.675V
VDD_PLL_A1_DS0  0.675V
VDD_PLL_A1_DS1  0.675V
VDD2  0.675V
VDDQ2  0.675V
VDDQX2  0.675V
VDD_PLL_DSHM  0.675V
VDDHVPLL_FRAC0  0.675V
VDDPOSTPLL_FRAC0  0.675V
VDDREFPLL_FRAC0  0.675V
VDDHVPLL_FRAC1  0.675V
VDDPOSTPLL_FRAC1  0.675V
VDDREFPLL_FRAC1  0.675V
VDDHVPLL_FRAC2  0.675V
VDDREFPLL_FRAC2  0.675V
VDDPOSTPLL_FRAC2  0.675V
VDDG_HM_CHIP  0.675V
cdns_dragonfly_phy_top/VDDG_HM_CMN  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D1  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE  0.675V

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=18619.84MB/59583.68MB/53259.84MB)


Begin Processing Timing Window Data for Power Calculation
   xtal_in(123.077MHz) 
   altxtal_in(123.077MHz) 
   jtag_clk_in(100MHz) 
   ucjtag_tck(100MHz) 
   apb_pclk(534.759MHz) 
   ext_clk(3205.13MHz) 
   pll_clk(3205.13MHz) 
   pll_clk_aux(3205.13MHz) 
   pll_apb_clk(534.759MHz) 
   as0ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1_phy_dll_fdbk_out_clk(1602.56MHz) 
   phy_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds0_PLL_clk_obs_out(3205.13MHz) 
   as0ds0_PLL_refclk_obs_out(1602.56MHz) 
   as0ds1_PLL_clk_obs_out(3205.13MHz) 
   as0ds1_PLL_refclk_obs_out(1602.56MHz) 
   as0_PLL_clk_obs_out(3205.13MHz) 
   as0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds0_PLL_clk_obs_out(3205.13MHz) 
   as1ds0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds1_PLL_clk_obs_out(3205.13MHz) 
   as1ds1_PLL_refclk_obs_out(1602.56MHz) 
   as1_PLL_clk_obs_out(3205.13MHz) 
   as1_PLL_refclk_obs_out(1602.56MHz) 
   phy_apb_pclk_div(267.38MHz) 
   clk_phy_jtck(100MHz) 
   clk_uc_jtck(100MHz) 
   pll_div2_clk_aux(1602.56MHz) 
   pll_div2_clk(1602.56MHz) 
   phy_clk_src_ext_clk(3205.13MHz) 
   phy_clk_src_aux(3205.13MHz) 
   phy_clk_src(3205.13MHz) 
   div4_clk_ext_clk(400.641MHz) 
   div2_clk_ext_clk(1602.56MHz) 
   pll_div4_clk_aux(400.641MHz) 
   pll_div4_clk(400.641MHz) 
   phy_apb_pclk(534.759MHz) 
   phy_pll_refclk_src_ext_clk(1602.56MHz) 
   phy_pll_refclk_src_aux(1602.56MHz) 
   phy_pll_refclk_src(1602.56MHz) 
   phy_pclk_src_ext_clk(1602.56MHz) 
   phy_pclk_src_aux(1602.56MHz) 
   phy_pclk_src(1602.56MHz) 
   phy_pclk(1602.56MHz) 
   phy_pll_refclk(1602.56MHz) 
   clk_ctlr_ch0_apb(534.759MHz) 
   clk_ctlr_ch1_apb(534.759MHz) 
   as0ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as0ds1_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds1_rst_exit_dsoe_clk(1602.56MHz) 
   clk_ch0_dpg(1602.56MHz) 
   clk_ch1_dpg(1602.56MHz) 
   clk_ctlr_lp5_ch0(1602.56MHz) 
   clk_ctlr_ch0(1602.56MHz) 
   clk_ctlr_lp5_ch1(1602.56MHz) 
   clk_ctlr_ch1(1602.56MHz) 

  SPEF    : /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz
    Name matched: 93189/93189
    Annotation coverage for this file      : 186278/5422933 (3.435%)


  SPEF    : /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz
    Name matched: 121342/121342
    Annotation coverage for this file      : 121342/5422933 (2.23757%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz
    Name matched: 239667/239667
    Annotation coverage for this file      : 238194/5422933 (4.39235%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz
    Name matched: 311967/311967
    Annotation coverage for this file      : 623842/5422933 (11.5038%)


  Timing Window Statistics:
    File name                                           : design.twf.gz
    Generator                                           : Voltus IC Power Integrity Solution
    Block of current design (read_twf -scope)           : ""
    Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
    Waveform definitions parsed                         : 65
    Clock roots assigned/parsed                         : 106/106 (100%)
    Constants assigned/parsed                           : 45617/45617 (100%)
    External loads assigned/parsed                      : 0/0 (0%)
    Slews assigned/parsed                               : 17419902/17419902 (100%)
    Nets with slew/Nets in design                       : 5422933/5422933 (100%)
    Slew range                                          : 1.25e-13s - 1.54838e-09s



Starting Levelizing
2025-Dec-12 08:34:22 (2025-Dec-12 03:04:22 GMT)

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz
    Name matched: 457951/457951
    Annotation coverage for this file      : 1831632/5422933 (33.7757%)

2025-Dec-12 08:35:01 (2025-Dec-12 03:05:01 GMT): 10%
2025-Dec-12 08:35:05 (2025-Dec-12 03:05:05 GMT): 20%
2025-Dec-12 08:35:08 (2025-Dec-12 03:05:08 GMT): 30%
2025-Dec-12 08:35:13 (2025-Dec-12 03:05:13 GMT): 40%

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz
    Name matched: 1218675/1218675
    Annotation coverage for this file      : 2437104/5422933 (44.9407%)


  Total annotation coverage for all files of type SPEF: 5421158/5422933 = 99.9673%


2025-Dec-12 08:35:20 (2025-Dec-12 03:05:20 GMT): 50%
2025-Dec-12 08:35:21 (2025-Dec-12 03:05:21 GMT): 60%
2025-Dec-12 08:35:21 (2025-Dec-12 03:05:21 GMT): 70%
2025-Dec-12 08:35:22 (2025-Dec-12 03:05:22 GMT): 80%
2025-Dec-12 08:35:23 (2025-Dec-12 03:05:23 GMT): 90%

Finished Levelizing
2025-Dec-12 08:35:27 (2025-Dec-12 03:05:27 GMT)
Ended Processing Timing Window Data for Power Calculation: (cpu=0:08:14, real=0:01:47, mem(process/total/peak)=18850.34MB/59917.35MB/53259.84MB)


Begin Processing VCD Vectors
Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18850.38MB/59917.35MB/53259.84MB)


Begin Processing FSDB Vectors
Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18850.39MB/59917.35MB/53259.84MB)


Begin Processing User Attributes
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18850.43MB/59917.35MB/53259.84MB)


Begin Processing Signal Activity

Starting Activity Propagation
2025-Dec-12 08:35:30 (2025-Dec-12 03:05:30 GMT)
2025-Dec-12 08:35:52 (2025-Dec-12 03:05:52 GMT): 10%
2025-Dec-12 08:36:01 (2025-Dec-12 03:06:01 GMT): 20%
2025-Dec-12 08:36:10 (2025-Dec-12 03:06:10 GMT): 30%
2025-Dec-12 08:36:28 (2025-Dec-12 03:06:28 GMT): 40%
2025-Dec-12 08:36:37 (2025-Dec-12 03:06:37 GMT): 50%
2025-Dec-12 08:36:44 (2025-Dec-12 03:06:44 GMT): 60%
2025-Dec-12 08:36:54 (2025-Dec-12 03:06:54 GMT): 70%
2025-Dec-12 08:37:03 (2025-Dec-12 03:07:03 GMT): 80%

Finished Activity Propagation
2025-Dec-12 08:37:04 (2025-Dec-12 03:07:04 GMT)
Ended Processing Signal Activity: (cpu=0:01:44, real=0:01:44, mem(process/total/peak)=19246.78MB/60429.36MB/53259.84MB)


Begin Power Analysis
  ----------------------------------------------------------
  # of cell(s) missing both power/leakage table: 5
  # of cell(s) missing power table: 83
  # of cell(s) missing leakage table: 50
  ----------------------------------------------------------
  CellName                                  Missing Table(s)
  ANTENNABWP210H6P51CNODSVT                 internal power, 
  BOUNDARYLEFTBWP210H6P51CNODSVT            internal power, leakage power, 
  BOUNDARYPCORNERBWP210H6P51CNODSVT         internal power, leakage power, 
  BOUNDARYPINCORNERBWP210H6P51CNODSVT       internal power, leakage power, 
  BOUNDARYPROW1BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW2BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW4BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW8BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROWLGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYPROWRGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYRIGHTBWP210H6P51CNODSVT           internal power, leakage power, 
  DCAP16XPBWP210H6P51CNODLVT                internal power, 
  DCAP16XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP16XPBWP210H6P51CNODSVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP32XPBWP210H6P51CNODSVT                internal power, 
  DCAP4XPBWP210H6P51CNODLVT                 internal power, 
  DCAP4XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP4XPBWP210H6P51CNODSVT                 internal power, 
  DCAP64XPBWP210H6P51CNODLVT                internal power, 
  DCAP64XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP64XPBWP210H6P51CNODSVT                internal power, 
  DCAP8XPBWP210H6P51CNODLVT                 internal power, 
  DCAP8XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP8XPBWP210H6P51CNODSVT                 internal power, 
  ESD_PCLAMP_CORE_N1_H_M8                   power data, lib data, 
  ESD_PCLAMP_CORE_N1_V_M8                   power data, lib data, 
  ESD_PCLAMP_IO_P1_H_M8                     power data, lib data, 
  ESD_PCLAMP_IO_P1_V_M8                     power data, lib data, 
  FILL12BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL12BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL16BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL16BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL1BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL1BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL1BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVTLL            internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODSVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVT             internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVTLL           internal power, leakage power, 
  FILL2BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL2BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL2BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL32BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL32BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL3BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL3BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL3BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL4BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL4BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL64BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL64BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL8BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL8BWP210H6P51CNODULVTLL                internal power, leakage power, 
  PCORNER_V                                 internal power, leakage power, 
  PDCAP05600D_H                             internal power, leakage power, 
  PENDCAP_H                                 internal power, leakage power, 
  PLLTS5FFPLAFRACN                          internal power, leakage power, 
  PLLTS5FFPLJFRACR2                         internal power, leakage power, 
  PVDD1CDGM_H                               internal power, 
  PVDD2CDGM_H                               internal power, 
  TAPCELLBWP210H6P51CNODSVT                 internal power, leakage power, 
  TAPCELLVPPVSSBWP210H6P51CNODSVT           internal power, leakage power, 
  TIEHXPBWP210H6P51CNODLVTLL                internal power, 
  TIEHXPBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODLVTLL                internal power, 
  TIELXNBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODULVT                 internal power, 
  cdns_ddr1100_custom_caslice_h             internal power, 
  cdns_ddr1100_custom_cmnslice_h            internal power, 
  cdns_ddr1100_custom_dataslice_h           internal power, 
  cdns_ddr1100_custom_mimcap_h              lib data, 
  cdns_ddr_custom_decap_core_1x1            internal power, 
  cdns_ddr_custom_decap_core_2x2            internal power, 
  cdns_ddr_custom_decap_core_4x4            internal power, 
  cdns_ddr_custom_decap_core_gated_2x2      internal power, 
  cdns_ddr_custom_decap_core_gated_4x4      internal power, 
  cdns_ddr_custom_decap_io_4x4              internal power, 
  cdns_ddr_noisegen_v                       internal power, 
  cdns_lpddr6_testio                        internal power, leakage power, 
  

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQXD not present in library of cell cdns_ddr1100_custom_dataslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_AO VDDG VDDQ VDDQXC VDDQXD not present in library of cell cdns_ddr1100_custom_cmnslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDDQ VDDQXD not present in library of cell cdns_lpddr6_testio.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLJFRACR2.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDDG VDDQ VDDQXD not present in library of cell cdns_ddr1100_custom_caslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLAFRACN.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PCORNER_V.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2POCM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2CDGM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PDCAP05600D_H.


Starting Calculating power
2025-Dec-12 08:37:34 (2025-Dec-12 03:07:34 GMT)
** WARN:  (VOLTUS_POWR-3507): Inst: cdns_dragonfly_phy_top/inst_phy_mimcap0 Cell: cdns_ddr1100_custom_mimcap_h has no Liberty current and will not use the DDV current for static power calculation. Set rUseOnlyDDVCurrentFromPGV to 0 to use the DDV static current for static power calculation.

2025-Dec-12 08:37:46 (2025-Dec-12 03:07:46 GMT): 10%
2025-Dec-12 08:37:46 (2025-Dec-12 03:07:46 GMT): 20%
2025-Dec-12 08:37:49 (2025-Dec-12 03:07:49 GMT): 30%
2025-Dec-12 08:37:53 (2025-Dec-12 03:07:53 GMT): 40%
2025-Dec-12 08:37:56 (2025-Dec-12 03:07:56 GMT): 50%
2025-Dec-12 08:37:57 (2025-Dec-12 03:07:57 GMT): 60%
2025-Dec-12 08:37:58 (2025-Dec-12 03:07:58 GMT): 70%
2025-Dec-12 08:37:59 (2025-Dec-12 03:07:59 GMT): 80%
2025-Dec-12 08:38:00 (2025-Dec-12 03:08:00 GMT): 90%

Finished Calculating power
2025-Dec-12 08:38:07 (2025-Dec-12 03:08:07 GMT)
  # of MSMV cell(s) missing power_level: 3
** WARN:  (VOLTUS_POWR-1504): '3' cell(s) in the design have multiple power domains, but do not have low power constructs
in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
Check if dotlib has power tables characterized for different power pins of the MSMV cell.
The cells are:

  PDCAP05600D_H
  PLLTS5FFPLAFRACN
  PLLTS5FFPLJFRACR2
Begin Processing set_power
** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_0' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_1' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_2' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_3' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_4' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_5' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_6' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_7' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_8' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_9' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_10' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_11' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_12' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_13' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_14' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_15' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_16' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_17' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_18' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_19' specified with set_power command.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing set_power: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=19639.42MB/60701.36MB/53259.84MB)
Begin Processing set_power stats

set_power Statistics (Applied/Total):

------------------------------------


    Type                Cell Based             Instance Based         Total Instance

----------------------------------------------------------------------------------------

Total Power            16/16 (100.000%)		0/0 (00.000%)		596/12164760 (0.005%)

Switching Power        0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Leakage Power          0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Internal Power         0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Scale Factor           0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Pwl Sticky             0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Dynamic Switch Pattern 0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Static Mode            0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)


No Unassigned Attribute.

Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=19639.47MB/60701.36MB/53259.84MB)
Ended Power Analysis: (cpu=0:04:36, real=0:00:43, mem(process/total/peak)=19639.47MB/60701.36MB/53259.84MB)


Begin Writing Current Files
** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Writing Current Files: (cpu=0:01:30, real=0:01:34, mem(process/total/peak)=20418.47MB/61422.36MB/53259.84MB)


Power Analysis Statistics:
  Warning messages: 85
  Error messages: 0


Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:     1945.29535644 	   73.0276%
Total Switching Power:     605.33912921 	   22.7248%
Total Leakage Power:       113.14493659 	    4.2475%
Total Power:              2663.77942219
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 6770300 decaps and 6770894 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:32, real=0:00:32, mem(process/total/peak)=22548.07MB/63894.36MB/53259.84MB)


Finished Power Analysis at 08:40:25 12/12/2025 (cpu=0:29:07, real=0:09:32, peak mem=52453.18MB)
Current Voltus IC Power Integrity Solution resource usage: (total cpu=2:01:36, real=0:54:01, mem=52453.18MB)



Exit code 0.
Voltus Power Analysis exited successfully.
<CMD> report_power -hierarchy 5 -outfile dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_power.hier.rpt
env CDS_WORKAREA is set to /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/voltus_run/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
-add_simulation false                     # bool, default=false
-adjust_input_activity_in_iterations true
                                          # bool, default=true
-adjust_macro_activity_in_iterations true
                                          # bool, default=true
-annotation_detail_report false           # bool, default=false
-auto_twf_delay_annotation false          # bool, default=false
-average_rise_fall_cap false              # bool, default=false
-binary_db_name {}                        # string, default=""
-block_independent_peakpower false        # bool, default=false
-boundary_gate_leakage_file {}            # string, default=""
-boundary_gate_leakage_report false       # bool, default=false
-boundary_leakage_cell_property_file {}   # string, default=""
-boundary_leakage_edge_annotation_file {}
                                          # string, default=""
-boundary_leakage_multi_pgpin_support false
                                          # bool, default=false
-boundary_leakage_pessimism_removal true
                                          # bool, default=true
-boundary_leakage_PXE_support false       # bool, default=false
-bulk_pins {}                             # string, default=""
-capacity low                             # enums={low medium high}, default=low
-case_insensitive_mapping false           # bool, default=false
-clock_source_as_clock false              # bool, default=false
-comprehensive_automapping false          # bool, default=false
-compress_reports false                   # string, default=false
-constant_override false                  # bool, default=false
-corner {}                                # string, default=""
-create_binary_db false                   # bool, default=false, user setting
-create_driver_db false                   # bool, default=false
-create_gui_db true                       # bool, default=true
-current_generation_method avg            # string, default=avg
-custom_report_config {}                  # string, default=""
-decap_cell_list {}                       # string, default=""
-default_frequency -1                     # float, default=-1
-default_slew {}                          # string, default=""
-default_supply_voltage {}                # string, default=""
-detailed_view_current_only true          # bool, default=true
-disable_clock_gate_clipping true         # bool, default=true
-disable_leakage_scaling false            # bool, default=false
-disable_static false                     # bool, default=false, user setting
-distribute_switching_power false         # bool, default=false
-distributed_combine_report_format reduced
                                          # string, default=reduced
-distributed_setup {}                     # string, default=""
-domain_based_clipping false              # bool, default=false
-dynamic_glitch_filter -1                 # float, default=-1
-dynamic_scale_clock_by_frequency {}      # string, default=""
-dynamic_scale_clock_by_name {}           # string, default=""
-dynamic_vectorless_ranking_methods {}    # string, default=""
-enable_auto_mapping false                # bool, default=false
-enable_auto_queue false                  # bool, default=false
-enable_disk_mapping false                # bool, default=false
-enable_duty_prop_with_global false       # bool, default=false
-enable_dynamic_current_slew_load_interpolation false
                                          # bool, default=false
-enable_dynamic_scaling false             # bool, default=false
-enable_flop_state_propagation false      # bool, default=false
-enable_generated_clock true              # bool, default=true
-enable_input_net_power false             # bool, default=false
-enable_interactive_reports true          # bool, default=true
-enable_mt_in_vectorbasedflow true        # bool, default=true
-enable_mt_reports false                  # bool, default=false
-enable_mt_state_propagation true         # bool, default=true
-enable_pba_for_tempus_pi true            # bool, default=true
-enable_power_target_flow false           # bool, default=false
-enable_rtl_vectorbased_dynamic_analysis false
                                          # bool, default=false
-enable_scan_report false                 # bool, default=false
-enable_single_cycle_scheduling false     # bool, default=false
-enable_slew_based_ccs_pin_cap false      # bool, default=false
-enable_stable_clock_gating false         # bool, default=false
-enable_stable_flop_scheduling false      # bool, default=false
-enable_state_propagation false           # bool, default=false
-enable_tempus_pi false                   # bool, default=false
-enable_xp false                          # bool, default=false
-enhanced_blackbox_avg false              # bool, default=false
-enhanced_blackbox_max false              # bool, default=false
-equivalent_annotation false              # bool, default=false
-event_based_leakage_power false          # bool, default=false
-external_load_config_file {}             # string, default=""
-extraction_tech_file {}                  # string, default=""
-extractor_include {}                     # string, default=""
-fanout_limit -1                          # int, default=-1
-flatten_xpgv_block_instances {}          # string, default=""
-force_library_merging false              # bool, default=false
-from_x_transition_factor 0.5             # float, default=0.5
-from_z_transition_factor 0.25            # float, default=0.25
-generate_activity_mapping_report false   # bool, default=false
-generate_current_for_rail {}             # string, default=""
-generate_flop_ranking_data {}            # string, default=""
-generate_leakage_power_map_based_on_calculated_leakage false
                                          # bool, default=false
-generate_static_report_from_state_propagation false
                                          # bool, default=false
-handle_glitch false                      # bool, default=false
-handle_transport_glitch false            # bool, default=false
-handle_tri_state false                   # bool, default=false
-hier_delimiter {}                        # string, default=""
-honor_combinational_logic_on_clock_net true
                                          # bool, default=true
-honor_negative_energy true               # bool, default=true
-honor_net_activity true                  # bool, default=true
-honor_non_mission_leakage false          # bool, default=false
-hybrid_analysis false                    # bool, default=false
-ignore_control_signals true              # bool, default=true
-ignore_data_phase_for_clk false          # bool, default=false
-ignore_end_toggles_in_profile false      # bool, default=false
-ignore_glitches_at_same_time_stamp true
                                          # bool, default=true
-ignore_inout_pin_cap false               # bool, default=false
-ignore_macro_leakage_scale_for_temp false
                                          # bool, default=false
-include_seq_clockpin_power false         # bool, default=false
-include_timing_in_current_file false     # bool, default=false
-ir_derated_timing_view {}                # string, default=""
-keep_clock_gate_ratio_in_iterations false
                                          # bool, default=false
-leakage_scale_factor_for_temp 1          # float, default=1
-library_preference voltage               # string, default=voltage
-macro_pgv_leakage true                   # bool, default=true
-macro_toggle_pin_percentage 0            # float, default=0
-mbff_toggle_behavior independent         # enums={simultaneous independent sbff pin_percentage}, default=independent
-mbff_toggle_pin_percentage 0             # float, default=0
-memory_current_scaling_method 0          # int, default=0
-merge_switched_net_currents false        # bool, default=false
-method static                            # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
-min_leaf_count 0                         # int, default=0
-multi_scenario_simulation false          # bool, default=false
-off_pg_nets {}                           # string, default=""
-output_current_data_prefix {}            # string, default=""
-partition_count 0                        # int, default=0
-partition_twf false                      # bool, default=false
-pin_based_twf false                      # bool, default=false
-power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
                                          # string, default="", user setting
-power_include_initial_x_transitions true
                                          # bool, default=true
-power_match_state_for_logic_x x          # string, default=x
-pre_simulation_empty_period {}           # string, default=""
-pre_simulation_period {}                 # string, default=""
-pre_simulation_power_exclude_period {}   # string, default=""
-precision 8                              # int, default=8
-quit_on_activity_coverage_threshold 0    # float, default=0
-read_rcdb false                          # bool, default=false
-relax_arc_match false                    # bool, default=false
-report_black_boxes false                 # bool, default=false
-report_clock_instance_switching_info None
                                          # string, default=None
-report_idle_instances false              # bool, default=false
-report_instance_switching_info none      # enums={all output_logic none}, default=none
-report_instance_switching_list {}        # string, default=""
-report_library_usage false               # bool, default=false
-report_missing_bulk_connectivity false   # bool, default=false
-report_missing_input false               # bool, default=false
-report_missing_nets false                # bool, default=false
-report_scan_chain_stats false            # bool, default=false
-report_stat false                        # bool, default=false
-report_time_display_fraction_digits -1   # int, default=-1
-report_twf_attributes {}                 # string, default=""
-reuse_flop_ranking_data {}               # string, default=""
-reuse_flop_ranking_data_hier {}          # string, default=""
-save_bbox false                          # bool, default=false
-scale_to_sdc_clock_frequency false       # bool, default=false
-scan_chain_activity {}                   # string, default=""
-scan_chain_name {}                       # string, default=""
-scan_control_file {}                     # string, default=""
-scan_mbff_chain_type liberty             # string, default=liberty
-set_power_event_based false              # bool, default=false
-settling_buffer {}                       # string, default=""
-smart_window false                       # bool, default=false
-split_bus_power false                    # bool, default=false
-start_time_alignment true                # bool, default=true
-state_dependent_leakage true             # bool, default=true
-stateprop_ignore_unannot_pins false      # bool, default=false
-static_multi_mode_scenario_file {}       # string, default=""
-static_netlist def                       # string, default=verilog, user setting
-switching_power_on_rise_only false       # bool, default=false
-thermal_input_file {}                    # string, default=""
-thermal_leakage_temperature_scale_table_file {}
                                          # string, default=""
-to_x_transition_factor 0.5               # float, default=0.5
-to_z_transition_factor 0.25              # float, default=0.25
-transition_factor_based_duty false       # bool, default=false
-transition_time_method max               # string, default=max
-twf_delay_annotation avg                 # string, default=avg
-twf_load_cap max                         # string, default=max
-unified_power_switch_flow false          # bool, default=false
-use_cell_leakage_power_density true      # bool, default=true
-use_fastest_clock_for_dynamic_scheduling false
                                          # bool, default=false
-use_lef_for_missing_cells false          # bool, default=false
-use_only_ddv_current true                # bool, default=true
-use_physical_partition false             # bool, default=false
-use_twf_stable_randomized_arrival_delay none
                                          # string, default=none
-use_zero_delay_vector_file false         # bool, default=false
-vector_profile_mode event_based          # enums={activity event_based power_density transient}, default=event_based
-worst_case_vector_activity false         # bool, default=false
-worst_step_size {}                       # string, default=""
-worst_window_count 1                     # int, default=1
-worst_window_coverage {}                 # string, default=""
-worst_window_reports full                # string, default=full
-worst_window_size {}                     # string, default=""
-worst_window_type {}                     # string, default=""
-write_boundary_leakage_edge_annotation false
                                          # bool, default=false
-write_default_uti true                   # bool, default=true
-write_dynamic_currents false             # bool, default=false
-write_profiling_db false                 # bool, default=false
-write_simulation_db false                # bool, default=false
-write_static_currents true               # bool, default=false, user setting
-x_count_transition_using_3_states false
                                          # bool, default=false
-x_transition_factor 0.5                  # float, default=0.5
-z_transition_factor 0.25                 # float, default=0.25
-zero_delay_vector_toggle_shift {}        # string, default=""

**WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.



Started Power Analysis at 08:45:24 12/12/2025


Begin Processing Timing Library for Power Calculation
** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
             least '2' float values. This may lead to undesirable analysis 
             results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_
             t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.
             20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib, Line 
             7749) <TECHLIB-1177>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'max_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 182) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'min_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 183) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'max_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             223) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'min_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             224) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 264) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 265) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 305) 
             <TECHLIB-1277>.


** WARN:  (EMS-27): Message (VOLTUS_POWR-1725) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing Timing Library for Power Calculation: (cpu=0:06:03, real=0:00:24, mem(process/total/peak)=5789.80MB/45943.58MB/53259.84MB)


Begin Loading PGV Libraries for Power Calculation
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=4920.32MB/46467.15MB/53259.84MB)


Begin Processing Netlist for Power Calculation
** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/tv_chip.innovusOUTwD0.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz".

** WARN:  (VOLTUS_POWR-1365):   Cell 'N05_DTCD_ALL_M11_170928' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'PAD130PITCH_GROUND' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_BEOL' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_FEOL' is missing from the libraries.  Continuing.


  Netlist Statistics:
    Cell         :  7210
    Instance     :  12164760
    Decap/Filler :  0
    Net          :  5422978
    Port         :  168

Ended Processing Netlist for Power Calculation: (cpu=0:05:50, real=0:01:53, mem(process/total/peak)=18636.46MB/59598.77MB/53259.84MB)


** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'ANTENNABWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODULVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PDCAP05600D_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD1CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD2CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.



Begin Processing Power Net/Grid for Power Calculation
** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG' ('0.675000V'). Ignoring.



Rail status:
  0.675V    VDD
  0V    VSS
  0.675V    VDDQ
  0V    ESD
  0V    POCCTRL
  0.675V    VDDPST
  0.675V    VDDQXD
  0.675V    VDDQXC
  0.675V    VDDQ_SENSE
  0.675V    VDD_SENSE
  0.675V    VDDM_SRAM
  0.675V    VDD_PLL_A0_AS
  0.675V    VDD_PLL_A0_DS0
  0.675V    VDD_PLL_A0_DS1
  0.675V    VDD_PLL_A1_AS
  0.675V    VDD_PLL_A1_DS0
  0.675V    VDD_PLL_A1_DS1
  0.675V    VDD2
  0.675V    VDDQ2
  0.675V    VDDQX2
  0.675V    VDD_PLL_DSHM
  0.675V    VDDHVPLL_FRAC0
  0.675V    VDDPOSTPLL_FRAC0
  0.675V    VDDREFPLL_FRAC0
  0.675V    VDDHVPLL_FRAC1
  0.675V    VDDPOSTPLL_FRAC1
  0.675V    VDDREFPLL_FRAC1
  0.675V    VDDHVPLL_FRAC2
  0.675V    VDDREFPLL_FRAC2
  0.675V    VDDPOSTPLL_FRAC2
  0.675V    VDDG_HM_CHIP
  0.675V    cdns_dragonfly_phy_top/VDDG
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_CMN
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D1
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
  

** INFO:  (VOLTUS_POWR-3037): Mapping of always-on and equivalent switch rails:

VDD  0.675V
   |---cdns_dragonfly_phy_top/VDDG  0.675V
VSS  0V
VDDQ  0.675V
ESD  0V
POCCTRL  0V
VDDPST  0.675V
VDDQXD  0.675V
VDDQXC  0.675V
VDDQ_SENSE  0.675V
VDD_SENSE  0.675V
VDDM_SRAM  0.675V
VDD_PLL_A0_AS  0.675V
VDD_PLL_A0_DS0  0.675V
VDD_PLL_A0_DS1  0.675V
VDD_PLL_A1_AS  0.675V
VDD_PLL_A1_DS0  0.675V
VDD_PLL_A1_DS1  0.675V
VDD2  0.675V
VDDQ2  0.675V
VDDQX2  0.675V
VDD_PLL_DSHM  0.675V
VDDHVPLL_FRAC0  0.675V
VDDPOSTPLL_FRAC0  0.675V
VDDREFPLL_FRAC0  0.675V
VDDHVPLL_FRAC1  0.675V
VDDPOSTPLL_FRAC1  0.675V
VDDREFPLL_FRAC1  0.675V
VDDHVPLL_FRAC2  0.675V
VDDREFPLL_FRAC2  0.675V
VDDPOSTPLL_FRAC2  0.675V
VDDG_HM_CHIP  0.675V
cdns_dragonfly_phy_top/VDDG_HM_CMN  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D1  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE  0.675V

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=18636.96MB/59598.77MB/53259.84MB)


Begin Processing Timing Window Data for Power Calculation
   xtal_in(123.077MHz) 
   altxtal_in(123.077MHz) 
   jtag_clk_in(100MHz) 
   ucjtag_tck(100MHz) 
   apb_pclk(534.759MHz) 
   ext_clk(3205.13MHz) 
   pll_clk(3205.13MHz) 
   pll_clk_aux(3205.13MHz) 
   pll_apb_clk(534.759MHz) 
   as0ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1_phy_dll_fdbk_out_clk(1602.56MHz) 
   phy_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds0_PLL_clk_obs_out(3205.13MHz) 
   as0ds0_PLL_refclk_obs_out(1602.56MHz) 
   as0ds1_PLL_clk_obs_out(3205.13MHz) 
   as0ds1_PLL_refclk_obs_out(1602.56MHz) 
   as0_PLL_clk_obs_out(3205.13MHz) 
   as0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds0_PLL_clk_obs_out(3205.13MHz) 
   as1ds0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds1_PLL_clk_obs_out(3205.13MHz) 
   as1ds1_PLL_refclk_obs_out(1602.56MHz) 
   as1_PLL_clk_obs_out(3205.13MHz) 
   as1_PLL_refclk_obs_out(1602.56MHz) 
   phy_apb_pclk_div(267.38MHz) 
   clk_phy_jtck(100MHz) 
   clk_uc_jtck(100MHz) 
   pll_div2_clk_aux(1602.56MHz) 
   pll_div2_clk(1602.56MHz) 
   phy_clk_src_ext_clk(3205.13MHz) 
   phy_clk_src_aux(3205.13MHz) 
   phy_clk_src(3205.13MHz) 
   div4_clk_ext_clk(400.641MHz) 
   div2_clk_ext_clk(1602.56MHz) 
   pll_div4_clk_aux(400.641MHz) 
   pll_div4_clk(400.641MHz) 
   phy_apb_pclk(534.759MHz) 
   phy_pll_refclk_src_ext_clk(1602.56MHz) 
   phy_pll_refclk_src_aux(1602.56MHz) 
   phy_pll_refclk_src(1602.56MHz) 
   phy_pclk_src_ext_clk(1602.56MHz) 
   phy_pclk_src_aux(1602.56MHz) 
   phy_pclk_src(1602.56MHz) 
   phy_pclk(1602.56MHz) 
   phy_pll_refclk(1602.56MHz) 
   clk_ctlr_ch0_apb(534.759MHz) 
   clk_ctlr_ch1_apb(534.759MHz) 
   as0ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as0ds1_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds1_rst_exit_dsoe_clk(1602.56MHz) 
   clk_ch0_dpg(1602.56MHz) 
   clk_ch1_dpg(1602.56MHz) 
   clk_ctlr_lp5_ch0(1602.56MHz) 
   clk_ctlr_ch0(1602.56MHz) 
   clk_ctlr_lp5_ch1(1602.56MHz) 
   clk_ctlr_ch1(1602.56MHz) 

  SPEF    : /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz
    Name matched: 93189/93189
    Annotation coverage for this file      : 186278/5422933 (3.435%)


  SPEF    : /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz
    Name matched: 121342/121342
    Annotation coverage for this file      : 121342/5422933 (2.23757%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz
    Name matched: 239667/239667
    Annotation coverage for this file      : 238194/5422933 (4.39235%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz
    Name matched: 311967/311967
    Annotation coverage for this file      : 623842/5422933 (11.5038%)


  Timing Window Statistics:
    File name                                           : design.twf.gz
    Generator                                           : Voltus IC Power Integrity Solution
    Block of current design (read_twf -scope)           : ""
    Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
    Waveform definitions parsed                         : 65
    Clock roots assigned/parsed                         : 106/106 (100%)
    Constants assigned/parsed                           : 45617/45617 (100%)
    External loads assigned/parsed                      : 0/0 (0%)
    Slews assigned/parsed                               : 17419902/17419902 (100%)
    Nets with slew/Nets in design                       : 5422933/5422933 (100%)
    Slew range                                          : 1.25e-13s - 1.54838e-09s



Starting Levelizing
2025-Dec-12 08:48:54 (2025-Dec-12 03:18:54 GMT)

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz
    Name matched: 457951/457951
    Annotation coverage for this file      : 1831632/5422933 (33.7757%)

2025-Dec-12 08:49:37 (2025-Dec-12 03:19:37 GMT): 10%
2025-Dec-12 08:49:40 (2025-Dec-12 03:19:40 GMT): 20%
2025-Dec-12 08:49:44 (2025-Dec-12 03:19:44 GMT): 30%
2025-Dec-12 08:49:48 (2025-Dec-12 03:19:48 GMT): 40%
2025-Dec-12 08:49:54 (2025-Dec-12 03:19:54 GMT): 50%

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz
    Name matched: 1218675/1218675
    Annotation coverage for this file      : 2437104/5422933 (44.9407%)

2025-Dec-12 08:49:55 (2025-Dec-12 03:19:55 GMT): 60%

  Total annotation coverage for all files of type SPEF: 5421158/5422933 = 99.9673%


2025-Dec-12 08:49:55 (2025-Dec-12 03:19:55 GMT): 70%
2025-Dec-12 08:49:56 (2025-Dec-12 03:19:56 GMT): 80%
2025-Dec-12 08:49:57 (2025-Dec-12 03:19:57 GMT): 90%

Finished Levelizing
2025-Dec-12 08:50:01 (2025-Dec-12 03:20:01 GMT)
Ended Processing Timing Window Data for Power Calculation: (cpu=0:08:11, real=0:01:46, mem(process/total/peak)=18867.45MB/59932.44MB/53259.84MB)


Begin Processing VCD Vectors
Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18867.48MB/59932.44MB/53259.84MB)


Begin Processing FSDB Vectors
Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18867.49MB/59932.44MB/53259.84MB)


Begin Processing User Attributes
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18867.53MB/59932.44MB/53259.84MB)


Begin Processing Signal Activity

Starting Activity Propagation
2025-Dec-12 08:50:03 (2025-Dec-12 03:20:03 GMT)
2025-Dec-12 08:50:20 (2025-Dec-12 03:20:20 GMT): 10%
2025-Dec-12 08:50:29 (2025-Dec-12 03:20:29 GMT): 20%
2025-Dec-12 08:50:37 (2025-Dec-12 03:20:37 GMT): 30%
2025-Dec-12 08:50:55 (2025-Dec-12 03:20:55 GMT): 40%
2025-Dec-12 08:51:03 (2025-Dec-12 03:21:03 GMT): 50%
2025-Dec-12 08:51:11 (2025-Dec-12 03:21:11 GMT): 60%
2025-Dec-12 08:51:20 (2025-Dec-12 03:21:20 GMT): 70%
2025-Dec-12 08:51:27 (2025-Dec-12 03:21:27 GMT): 80%

Finished Activity Propagation
2025-Dec-12 08:51:29 (2025-Dec-12 03:21:29 GMT)
Ended Processing Signal Activity: (cpu=0:01:37, real=0:01:37, mem(process/total/peak)=19264.00MB/60444.45MB/53259.84MB)


Begin Power Analysis
  ----------------------------------------------------------
  # of cell(s) missing both power/leakage table: 5
  # of cell(s) missing power table: 83
  # of cell(s) missing leakage table: 50
  ----------------------------------------------------------
  CellName                                  Missing Table(s)
  ANTENNABWP210H6P51CNODSVT                 internal power, 
  BOUNDARYLEFTBWP210H6P51CNODSVT            internal power, leakage power, 
  BOUNDARYPCORNERBWP210H6P51CNODSVT         internal power, leakage power, 
  BOUNDARYPINCORNERBWP210H6P51CNODSVT       internal power, leakage power, 
  BOUNDARYPROW1BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW2BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW4BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW8BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROWLGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYPROWRGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYRIGHTBWP210H6P51CNODSVT           internal power, leakage power, 
  DCAP16XPBWP210H6P51CNODLVT                internal power, 
  DCAP16XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP16XPBWP210H6P51CNODSVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP32XPBWP210H6P51CNODSVT                internal power, 
  DCAP4XPBWP210H6P51CNODLVT                 internal power, 
  DCAP4XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP4XPBWP210H6P51CNODSVT                 internal power, 
  DCAP64XPBWP210H6P51CNODLVT                internal power, 
  DCAP64XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP64XPBWP210H6P51CNODSVT                internal power, 
  DCAP8XPBWP210H6P51CNODLVT                 internal power, 
  DCAP8XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP8XPBWP210H6P51CNODSVT                 internal power, 
  ESD_PCLAMP_CORE_N1_H_M8                   power data, lib data, 
  ESD_PCLAMP_CORE_N1_V_M8                   power data, lib data, 
  ESD_PCLAMP_IO_P1_H_M8                     power data, lib data, 
  ESD_PCLAMP_IO_P1_V_M8                     power data, lib data, 
  FILL12BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL12BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL16BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL16BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL1BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL1BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL1BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVTLL            internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODSVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVT             internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVTLL           internal power, leakage power, 
  FILL2BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL2BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL2BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL32BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL32BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL3BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL3BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL3BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL4BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL4BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL64BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL64BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL8BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL8BWP210H6P51CNODULVTLL                internal power, leakage power, 
  PCORNER_V                                 internal power, leakage power, 
  PDCAP05600D_H                             internal power, leakage power, 
  PENDCAP_H                                 internal power, leakage power, 
  PLLTS5FFPLAFRACN                          internal power, leakage power, 
  PLLTS5FFPLJFRACR2                         internal power, leakage power, 
  PVDD1CDGM_H                               internal power, 
  PVDD2CDGM_H                               internal power, 
  TAPCELLBWP210H6P51CNODSVT                 internal power, leakage power, 
  TAPCELLVPPVSSBWP210H6P51CNODSVT           internal power, leakage power, 
  TIEHXPBWP210H6P51CNODLVTLL                internal power, 
  TIEHXPBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODLVTLL                internal power, 
  TIELXNBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODULVT                 internal power, 
  cdns_ddr1100_custom_caslice_h             internal power, 
  cdns_ddr1100_custom_cmnslice_h            internal power, 
  cdns_ddr1100_custom_dataslice_h           internal power, 
  cdns_ddr1100_custom_mimcap_h              lib data, 
  cdns_ddr_custom_decap_core_1x1            internal power, 
  cdns_ddr_custom_decap_core_2x2            internal power, 
  cdns_ddr_custom_decap_core_4x4            internal power, 
  cdns_ddr_custom_decap_core_gated_2x2      internal power, 
  cdns_ddr_custom_decap_core_gated_4x4      internal power, 
  cdns_ddr_custom_decap_io_4x4              internal power, 
  cdns_ddr_noisegen_v                       internal power, 
  cdns_lpddr6_testio                        internal power, leakage power, 
  

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDDG VDDQ VDDQXD not present in library of cell cdns_ddr1100_custom_caslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDDQ VDDQXD not present in library of cell cdns_lpddr6_testio.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQXD not present in library of cell cdns_ddr1100_custom_dataslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLJFRACR2.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLAFRACN.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_AO VDDG VDDQ VDDQXC VDDQXD not present in library of cell cdns_ddr1100_custom_cmnslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PCORNER_V.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2POCM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2CDGM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PDCAP05600D_H.


Starting Calculating power
2025-Dec-12 08:52:01 (2025-Dec-12 03:22:01 GMT)
** WARN:  (VOLTUS_POWR-3507): Inst: cdns_dragonfly_phy_top/inst_phy_mimcap0 Cell: cdns_ddr1100_custom_mimcap_h has no Liberty current and will not use the DDV current for static power calculation. Set rUseOnlyDDVCurrentFromPGV to 0 to use the DDV static current for static power calculation.

2025-Dec-12 08:52:10 (2025-Dec-12 03:22:10 GMT): 10%
2025-Dec-12 08:52:11 (2025-Dec-12 03:22:11 GMT): 20%
2025-Dec-12 08:52:13 (2025-Dec-12 03:22:13 GMT): 30%
2025-Dec-12 08:52:18 (2025-Dec-12 03:22:18 GMT): 40%
2025-Dec-12 08:52:21 (2025-Dec-12 03:22:21 GMT): 50%
2025-Dec-12 08:52:22 (2025-Dec-12 03:22:22 GMT): 60%
2025-Dec-12 08:52:23 (2025-Dec-12 03:22:23 GMT): 70%
2025-Dec-12 08:52:23 (2025-Dec-12 03:22:23 GMT): 80%
2025-Dec-12 08:52:24 (2025-Dec-12 03:22:24 GMT): 90%

Finished Calculating power
2025-Dec-12 08:52:32 (2025-Dec-12 03:22:32 GMT)
  # of MSMV cell(s) missing power_level: 3
** WARN:  (VOLTUS_POWR-1504): '3' cell(s) in the design have multiple power domains, but do not have low power constructs
in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
Check if dotlib has power tables characterized for different power pins of the MSMV cell.
The cells are:

  PDCAP05600D_H
  PLLTS5FFPLAFRACN
  PLLTS5FFPLJFRACR2
Begin Processing set_power
** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_0' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_1' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_2' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_3' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_4' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_5' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_6' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_7' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_8' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_9' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_10' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_11' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_12' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_13' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_14' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_15' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_16' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_17' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_18' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_19' specified with set_power command.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing set_power: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=19275.76MB/60724.45MB/53259.84MB)
Begin Processing set_power stats

set_power Statistics (Applied/Total):

------------------------------------


    Type                Cell Based             Instance Based         Total Instance

----------------------------------------------------------------------------------------

Total Power            16/16 (100.000%)		0/0 (00.000%)		596/12164760 (0.005%)

Switching Power        0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Leakage Power          0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Internal Power         0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Scale Factor           0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Pwl Sticky             0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Dynamic Switch Pattern 0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Static Mode            0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)


No Unassigned Attribute.

Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=19275.81MB/60724.45MB/53259.84MB)
Ended Power Analysis: (cpu=0:04:31, real=0:00:40, mem(process/total/peak)=19275.81MB/60724.45MB/53259.84MB)


Begin Writing Current Files
** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Writing Current Files: (cpu=0:01:33, real=0:01:43, mem(process/total/peak)=20381.83MB/61446.45MB/53259.84MB)


Power Analysis Statistics:
  Warning messages: 85
  Error messages: 0


Begin Static Power Report Generation
** INFO:  (VOLTUS_POWR-3465): There are 6770300 decaps and 6770894 fillers in the design

Ended Static Power Report Generation: (cpu=0:01:12, real=0:01:12, mem(process/total/peak)=22580.05MB/63918.45MB/53259.84MB)


Finished Power Analysis at 08:55:38 12/12/2025 (cpu=0:29:51, real=0:10:14, peak mem=52485.95MB)
Current Voltus IC Power Integrity Solution resource usage: (total cpu=2:35:43, real=1:09:14, mem=52484.51MB)



Exit code 0.
Voltus Power Analysis exited successfully.
<CMD> report_power -no_wrap -net -hierarchy 100 -outfile dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_power.instance.net.rpt
env CDS_WORKAREA is set to /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/voltus_run/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
-add_simulation false                     # bool, default=false
-adjust_input_activity_in_iterations true
                                          # bool, default=true
-adjust_macro_activity_in_iterations true
                                          # bool, default=true
-annotation_detail_report false           # bool, default=false
-auto_twf_delay_annotation false          # bool, default=false
-average_rise_fall_cap false              # bool, default=false
-binary_db_name {}                        # string, default=""
-block_independent_peakpower false        # bool, default=false
-boundary_gate_leakage_file {}            # string, default=""
-boundary_gate_leakage_report false       # bool, default=false
-boundary_leakage_cell_property_file {}   # string, default=""
-boundary_leakage_edge_annotation_file {}
                                          # string, default=""
-boundary_leakage_multi_pgpin_support false
                                          # bool, default=false
-boundary_leakage_pessimism_removal true
                                          # bool, default=true
-boundary_leakage_PXE_support false       # bool, default=false
-bulk_pins {}                             # string, default=""
-capacity low                             # enums={low medium high}, default=low
-case_insensitive_mapping false           # bool, default=false
-clock_source_as_clock false              # bool, default=false
-comprehensive_automapping false          # bool, default=false
-compress_reports false                   # string, default=false
-constant_override false                  # bool, default=false
-corner {}                                # string, default=""
-create_binary_db false                   # bool, default=false, user setting
-create_driver_db false                   # bool, default=false
-create_gui_db true                       # bool, default=true
-current_generation_method avg            # string, default=avg
-custom_report_config {}                  # string, default=""
-decap_cell_list {}                       # string, default=""
-default_frequency -1                     # float, default=-1
-default_slew {}                          # string, default=""
-default_supply_voltage {}                # string, default=""
-detailed_view_current_only true          # bool, default=true
-disable_clock_gate_clipping true         # bool, default=true
-disable_leakage_scaling false            # bool, default=false
-disable_static false                     # bool, default=false, user setting
-distribute_switching_power false         # bool, default=false
-distributed_combine_report_format reduced
                                          # string, default=reduced
-distributed_setup {}                     # string, default=""
-domain_based_clipping false              # bool, default=false
-dynamic_glitch_filter -1                 # float, default=-1
-dynamic_scale_clock_by_frequency {}      # string, default=""
-dynamic_scale_clock_by_name {}           # string, default=""
-dynamic_vectorless_ranking_methods {}    # string, default=""
-enable_auto_mapping false                # bool, default=false
-enable_auto_queue false                  # bool, default=false
-enable_disk_mapping false                # bool, default=false
-enable_duty_prop_with_global false       # bool, default=false
-enable_dynamic_current_slew_load_interpolation false
                                          # bool, default=false
-enable_dynamic_scaling false             # bool, default=false
-enable_flop_state_propagation false      # bool, default=false
-enable_generated_clock true              # bool, default=true
-enable_input_net_power false             # bool, default=false
-enable_interactive_reports true          # bool, default=true
-enable_mt_in_vectorbasedflow true        # bool, default=true
-enable_mt_reports false                  # bool, default=false
-enable_mt_state_propagation true         # bool, default=true
-enable_pba_for_tempus_pi true            # bool, default=true
-enable_power_target_flow false           # bool, default=false
-enable_rtl_vectorbased_dynamic_analysis false
                                          # bool, default=false
-enable_scan_report false                 # bool, default=false
-enable_single_cycle_scheduling false     # bool, default=false
-enable_slew_based_ccs_pin_cap false      # bool, default=false
-enable_stable_clock_gating false         # bool, default=false
-enable_stable_flop_scheduling false      # bool, default=false
-enable_state_propagation false           # bool, default=false
-enable_tempus_pi false                   # bool, default=false
-enable_xp false                          # bool, default=false
-enhanced_blackbox_avg false              # bool, default=false
-enhanced_blackbox_max false              # bool, default=false
-equivalent_annotation false              # bool, default=false
-event_based_leakage_power false          # bool, default=false
-external_load_config_file {}             # string, default=""
-extraction_tech_file {}                  # string, default=""
-extractor_include {}                     # string, default=""
-fanout_limit -1                          # int, default=-1
-flatten_xpgv_block_instances {}          # string, default=""
-force_library_merging false              # bool, default=false
-from_x_transition_factor 0.5             # float, default=0.5
-from_z_transition_factor 0.25            # float, default=0.25
-generate_activity_mapping_report false   # bool, default=false
-generate_current_for_rail {}             # string, default=""
-generate_flop_ranking_data {}            # string, default=""
-generate_leakage_power_map_based_on_calculated_leakage false
                                          # bool, default=false
-generate_static_report_from_state_propagation false
                                          # bool, default=false
-handle_glitch false                      # bool, default=false
-handle_transport_glitch false            # bool, default=false
-handle_tri_state false                   # bool, default=false
-hier_delimiter {}                        # string, default=""
-honor_combinational_logic_on_clock_net true
                                          # bool, default=true
-honor_negative_energy true               # bool, default=true
-honor_net_activity true                  # bool, default=true
-honor_non_mission_leakage false          # bool, default=false
-hybrid_analysis false                    # bool, default=false
-ignore_control_signals true              # bool, default=true
-ignore_data_phase_for_clk false          # bool, default=false
-ignore_end_toggles_in_profile false      # bool, default=false
-ignore_glitches_at_same_time_stamp true
                                          # bool, default=true
-ignore_inout_pin_cap false               # bool, default=false
-ignore_macro_leakage_scale_for_temp false
                                          # bool, default=false
-include_seq_clockpin_power false         # bool, default=false
-include_timing_in_current_file false     # bool, default=false
-ir_derated_timing_view {}                # string, default=""
-keep_clock_gate_ratio_in_iterations false
                                          # bool, default=false
-leakage_scale_factor_for_temp 1          # float, default=1
-library_preference voltage               # string, default=voltage
-macro_pgv_leakage true                   # bool, default=true
-macro_toggle_pin_percentage 0            # float, default=0
-mbff_toggle_behavior independent         # enums={simultaneous independent sbff pin_percentage}, default=independent
-mbff_toggle_pin_percentage 0             # float, default=0
-memory_current_scaling_method 0          # int, default=0
-merge_switched_net_currents false        # bool, default=false
-method static                            # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
-min_leaf_count 0                         # int, default=0
-multi_scenario_simulation false          # bool, default=false
-off_pg_nets {}                           # string, default=""
-output_current_data_prefix {}            # string, default=""
-partition_count 0                        # int, default=0
-partition_twf false                      # bool, default=false
-pin_based_twf false                      # bool, default=false
-power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
                                          # string, default="", user setting
-power_include_initial_x_transitions true
                                          # bool, default=true
-power_match_state_for_logic_x x          # string, default=x
-pre_simulation_empty_period {}           # string, default=""
-pre_simulation_period {}                 # string, default=""
-pre_simulation_power_exclude_period {}   # string, default=""
-precision 8                              # int, default=8
-quit_on_activity_coverage_threshold 0    # float, default=0
-read_rcdb false                          # bool, default=false
-relax_arc_match false                    # bool, default=false
-report_black_boxes false                 # bool, default=false
-report_clock_instance_switching_info None
                                          # string, default=None
-report_idle_instances false              # bool, default=false
-report_instance_switching_info none      # enums={all output_logic none}, default=none
-report_instance_switching_list {}        # string, default=""
-report_library_usage false               # bool, default=false
-report_missing_bulk_connectivity false   # bool, default=false
-report_missing_input false               # bool, default=false
-report_missing_nets false                # bool, default=false
-report_scan_chain_stats false            # bool, default=false
-report_stat false                        # bool, default=false
-report_time_display_fraction_digits -1   # int, default=-1
-report_twf_attributes {}                 # string, default=""
-reuse_flop_ranking_data {}               # string, default=""
-reuse_flop_ranking_data_hier {}          # string, default=""
-save_bbox false                          # bool, default=false
-scale_to_sdc_clock_frequency false       # bool, default=false
-scan_chain_activity {}                   # string, default=""
-scan_chain_name {}                       # string, default=""
-scan_control_file {}                     # string, default=""
-scan_mbff_chain_type liberty             # string, default=liberty
-set_power_event_based false              # bool, default=false
-settling_buffer {}                       # string, default=""
-smart_window false                       # bool, default=false
-split_bus_power false                    # bool, default=false
-start_time_alignment true                # bool, default=true
-state_dependent_leakage true             # bool, default=true
-stateprop_ignore_unannot_pins false      # bool, default=false
-static_multi_mode_scenario_file {}       # string, default=""
-static_netlist def                       # string, default=verilog, user setting
-switching_power_on_rise_only false       # bool, default=false
-thermal_input_file {}                    # string, default=""
-thermal_leakage_temperature_scale_table_file {}
                                          # string, default=""
-to_x_transition_factor 0.5               # float, default=0.5
-to_z_transition_factor 0.25              # float, default=0.25
-transition_factor_based_duty false       # bool, default=false
-transition_time_method max               # string, default=max
-twf_delay_annotation avg                 # string, default=avg
-twf_load_cap max                         # string, default=max
-unified_power_switch_flow false          # bool, default=false
-use_cell_leakage_power_density true      # bool, default=true
-use_fastest_clock_for_dynamic_scheduling false
                                          # bool, default=false
-use_lef_for_missing_cells false          # bool, default=false
-use_only_ddv_current true                # bool, default=true
-use_physical_partition false             # bool, default=false
-use_twf_stable_randomized_arrival_delay none
                                          # string, default=none
-use_zero_delay_vector_file false         # bool, default=false
-vector_profile_mode event_based          # enums={activity event_based power_density transient}, default=event_based
-worst_case_vector_activity false         # bool, default=false
-worst_step_size {}                       # string, default=""
-worst_window_count 1                     # int, default=1
-worst_window_coverage {}                 # string, default=""
-worst_window_reports full                # string, default=full
-worst_window_size {}                     # string, default=""
-worst_window_type {}                     # string, default=""
-write_boundary_leakage_edge_annotation false
                                          # bool, default=false
-write_default_uti true                   # bool, default=true
-write_dynamic_currents false             # bool, default=false
-write_profiling_db false                 # bool, default=false
-write_simulation_db false                # bool, default=false
-write_static_currents true               # bool, default=false, user setting
-x_count_transition_using_3_states false
                                          # bool, default=false
-x_transition_factor 0.5                  # float, default=0.5
-z_transition_factor 0.25                 # float, default=0.25
-zero_delay_vector_toggle_shift {}        # string, default=""

**WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.



Started Power Analysis at 09:00:39 12/12/2025


Begin Processing Timing Library for Power Calculation
** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_
             p_ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 410) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 411) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'INTERNAL'. 'max_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3029) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'INTERNAL'. 'min_capacitance' cannot be defined at this level and 
             is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/
             tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_
             bwph210l6p51cnod_pm_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_
             ccs.lib.gz, Line 3030) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
             least '2' float values. This may lead to undesirable analysis 
             results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_
             t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.
             20251208/lib/cdns_ddr1100_h_lpddr6_ss_0p675v_0p470v_125c.lib, Line 
             7749) <TECHLIB-1177>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'max_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 182) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_clockinternalclk'. 'min_capacitance' cannot be defined at 
             this level and is being ignored. (File /process/tsmcN5/data/
             stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 183) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'max_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             223) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'async_offsetclockinternalclk'. 'min_capacitance' cannot be 
             defined at this level and is being ignored. (File /process/tsmcN5/
             data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/
             lib/PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 
             224) <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 264) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'min_capacitance' has been defined for internal pin 
             'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 265) 
             <TECHLIB-1277>.


** WARN:  (VOLTUS_POWR-1725): The attribute 'max_capacitance' has been defined for internal pin 
             'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this 
             level and is being ignored. (File /process/tsmcN5/data/stdcell/
             n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/
             PLLTS5FFPLAFRACN_SSGNP_0P675V_125C_Cworst_CCworst_T.lib, Line 305) 
             <TECHLIB-1277>.


** WARN:  (EMS-27): Message (VOLTUS_POWR-1725) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing Timing Library for Power Calculation: (cpu=0:05:40, real=0:00:23, mem(process/total/peak)=5543.49MB/45679.58MB/53259.84MB)


Begin Loading PGV Libraries for Power Calculation
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=4913.05MB/46203.15MB/53259.84MB)


Begin Processing Netlist for Power Calculation
** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/tv_chip.innovusOUTwD0.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz".

** INFO:  (VOLTUS_POWR-3013): Loading DEF file "/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz".

** WARN:  (VOLTUS_POWR-1365):   Cell 'N05_DTCD_ALL_M11_170928' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'PAD130PITCH_GROUND' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_BEOL' is missing from the libraries.  Continuing.

** WARN:  (VOLTUS_POWR-1365):   Cell 'tv_chip_FEOL' is missing from the libraries.  Continuing.


  Netlist Statistics:
    Cell         :  7210
    Instance     :  12164760
    Decap/Filler :  0
    Net          :  5422978
    Port         :  168

Ended Processing Netlist for Power Calculation: (cpu=0:05:21, real=0:01:41, mem(process/total/peak)=18621.34MB/59595.92MB/53259.84MB)


** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODLVTLL' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'ANTENNABWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNBWP210H6P51CNODULVT' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PDCAP05600D_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD1CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.

** WARN:  (VOLTUS_POWR-1793): The cell 'PVDD2CDGM_H' has empty power domain view. There may have been a problem during power grid view generation.



Begin Processing Power Net/Grid for Power Calculation
** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG' ('0.675000V'). Ignoring.

** INFO:  (VOLTUS_POWR-3279): Found duplicate voltage source for rail 'cdns_dragonfly_phy_top/VDDG' at connected alias 'cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG' ('0.675000V'). Ignoring.



Rail status:
  0.675V    VDD
  0V    VSS
  0.675V    VDDQ
  0V    ESD
  0V    POCCTRL
  0.675V    VDDPST
  0.675V    VDDQXD
  0.675V    VDDQXC
  0.675V    VDDQ_SENSE
  0.675V    VDD_SENSE
  0.675V    VDDM_SRAM
  0.675V    VDD_PLL_A0_AS
  0.675V    VDD_PLL_A0_DS0
  0.675V    VDD_PLL_A0_DS1
  0.675V    VDD_PLL_A1_AS
  0.675V    VDD_PLL_A1_DS0
  0.675V    VDD_PLL_A1_DS1
  0.675V    VDD2
  0.675V    VDDQ2
  0.675V    VDDQX2
  0.675V    VDD_PLL_DSHM
  0.675V    VDDHVPLL_FRAC0
  0.675V    VDDPOSTPLL_FRAC0
  0.675V    VDDREFPLL_FRAC0
  0.675V    VDDHVPLL_FRAC1
  0.675V    VDDPOSTPLL_FRAC1
  0.675V    VDDREFPLL_FRAC1
  0.675V    VDDHVPLL_FRAC2
  0.675V    VDDREFPLL_FRAC2
  0.675V    VDDPOSTPLL_FRAC2
  0.675V    VDDG_HM_CHIP
  0.675V    cdns_dragonfly_phy_top/VDDG
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_CMN
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A0D1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D0
  0.675V    cdns_dragonfly_phy_top/VDDG_HM_A1D1
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
  0.675V    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
  

** INFO:  (VOLTUS_POWR-3037): Mapping of always-on and equivalent switch rails:

VDD  0.675V
   |---cdns_dragonfly_phy_top/VDDG  0.675V
VSS  0V
VDDQ  0.675V
ESD  0V
POCCTRL  0V
VDDPST  0.675V
VDDQXD  0.675V
VDDQXC  0.675V
VDDQ_SENSE  0.675V
VDD_SENSE  0.675V
VDDM_SRAM  0.675V
VDD_PLL_A0_AS  0.675V
VDD_PLL_A0_DS0  0.675V
VDD_PLL_A0_DS1  0.675V
VDD_PLL_A1_AS  0.675V
VDD_PLL_A1_DS0  0.675V
VDD_PLL_A1_DS1  0.675V
VDD2  0.675V
VDDQ2  0.675V
VDDQX2  0.675V
VDD_PLL_DSHM  0.675V
VDDHVPLL_FRAC0  0.675V
VDDPOSTPLL_FRAC0  0.675V
VDDREFPLL_FRAC0  0.675V
VDDHVPLL_FRAC1  0.675V
VDDPOSTPLL_FRAC1  0.675V
VDDREFPLL_FRAC1  0.675V
VDDHVPLL_FRAC2  0.675V
VDDREFPLL_FRAC2  0.675V
VDDPOSTPLL_FRAC2  0.675V
VDDG_HM_CHIP  0.675V
cdns_dragonfly_phy_top/VDDG_HM_CMN  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A0D1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D0  0.675V
cdns_dragonfly_phy_top/VDDG_HM_A1D1  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE  0.675V
cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE  0.675V

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:13, real=0:00:14, mem(process/total/peak)=18621.84MB/59595.92MB/53259.84MB)


Begin Processing Timing Window Data for Power Calculation
   xtal_in(123.077MHz) 
   altxtal_in(123.077MHz) 
   jtag_clk_in(100MHz) 
   ucjtag_tck(100MHz) 
   apb_pclk(534.759MHz) 
   ext_clk(3205.13MHz) 
   pll_clk(3205.13MHz) 
   pll_clk_aux(3205.13MHz) 
   pll_apb_clk(534.759MHz) 
   as0ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds0_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1ds1_phy_dll_fdbk_out_clk(1602.56MHz) 
   as1_phy_dll_fdbk_out_clk(1602.56MHz) 
   phy_phy_dll_fdbk_out_clk(1602.56MHz) 
   as0ds0_PLL_clk_obs_out(3205.13MHz) 
   as0ds0_PLL_refclk_obs_out(1602.56MHz) 
   as0ds1_PLL_clk_obs_out(3205.13MHz) 
   as0ds1_PLL_refclk_obs_out(1602.56MHz) 
   as0_PLL_clk_obs_out(3205.13MHz) 
   as0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds0_PLL_clk_obs_out(3205.13MHz) 
   as1ds0_PLL_refclk_obs_out(1602.56MHz) 
   as1ds1_PLL_clk_obs_out(3205.13MHz) 
   as1ds1_PLL_refclk_obs_out(1602.56MHz) 
   as1_PLL_clk_obs_out(3205.13MHz) 
   as1_PLL_refclk_obs_out(1602.56MHz) 
   phy_apb_pclk_div(267.38MHz) 
   clk_phy_jtck(100MHz) 
   clk_uc_jtck(100MHz) 
   pll_div2_clk_aux(1602.56MHz) 
   pll_div2_clk(1602.56MHz) 
   phy_clk_src_ext_clk(3205.13MHz) 
   phy_clk_src_aux(3205.13MHz) 
   phy_clk_src(3205.13MHz) 
   div4_clk_ext_clk(400.641MHz) 
   div2_clk_ext_clk(1602.56MHz) 
   pll_div4_clk_aux(400.641MHz) 
   pll_div4_clk(400.641MHz) 
   phy_apb_pclk(534.759MHz) 
   phy_pll_refclk_src_ext_clk(1602.56MHz) 
   phy_pll_refclk_src_aux(1602.56MHz) 
   phy_pll_refclk_src(1602.56MHz) 
   phy_pclk_src_ext_clk(1602.56MHz) 
   phy_pclk_src_aux(1602.56MHz) 
   phy_pclk_src(1602.56MHz) 
   phy_pclk(1602.56MHz) 
   phy_pll_refclk(1602.56MHz) 
   clk_ctlr_ch0_apb(534.759MHz) 
   clk_ctlr_ch1_apb(534.759MHz) 
   as0ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds0_rst_exit_rdqs_clk(1602.56MHz) 
   as1ds1_rst_exit_rdqs_clk(1602.56MHz) 
   as0ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as0ds1_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds0_rst_exit_dsoe_clk(1602.56MHz) 
   as1ds1_rst_exit_dsoe_clk(1602.56MHz) 
   clk_ch0_dpg(1602.56MHz) 
   clk_ch1_dpg(1602.56MHz) 
   clk_ctlr_lp5_ch0(1602.56MHz) 
   clk_ctlr_ch0(1602.56MHz) 
   clk_ctlr_lp5_ch1(1602.56MHz) 
   clk_ctlr_ch1(1602.56MHz) 

  SPEF    : /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_cworst_CCworst_125c.spef.gz
    Name matched: 93189/93189
    Annotation coverage for this file      : 186278/5422933 (3.435%)


  SPEF    : /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_cworst_CCworst_125c.spef.gz
    Name matched: 121342/121342
    Annotation coverage for this file      : 121342/5422933 (2.23757%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_cworst_CCworst_125c.spef.gz
    Name matched: 239667/239667
    Annotation coverage for this file      : 238194/5422933 (4.39235%)


  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_cworst_CCworst_125c.spef.gz
    Name matched: 311967/311967
    Annotation coverage for this file      : 623842/5422933 (11.5038%)


  Timing Window Statistics:
    File name                                           : design.twf.gz
    Generator                                           : Voltus IC Power Integrity Solution
    Block of current design (read_twf -scope)           : ""
    Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
    Waveform definitions parsed                         : 65
    Clock roots assigned/parsed                         : 106/106 (100%)
    Constants assigned/parsed                           : 45617/45617 (100%)
    External loads assigned/parsed                      : 0/0 (0%)
    Slews assigned/parsed                               : 17419902/17419902 (100%)
    Nets with slew/Nets in design                       : 5422933/5422933 (100%)
    Slew range                                          : 1.25e-13s - 1.54838e-09s



Starting Levelizing
2025-Dec-12 09:04:01 (2025-Dec-12 03:34:01 GMT)

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_cworst_CCworst_125c.spef.gz
    Name matched: 457951/457951
    Annotation coverage for this file      : 1831632/5422933 (33.7757%)

2025-Dec-12 09:04:49 (2025-Dec-12 03:34:49 GMT): 10%
2025-Dec-12 09:04:53 (2025-Dec-12 03:34:53 GMT): 20%
2025-Dec-12 09:04:56 (2025-Dec-12 03:34:56 GMT): 30%

  SPEF    : /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_cworst_CCworst_125c.spef.gz
    Name matched: 1218675/1218675
    Annotation coverage for this file      : 2437104/5422933 (44.9407%)


  Total annotation coverage for all files of type SPEF: 5421158/5422933 = 99.9673%


2025-Dec-12 09:05:01 (2025-Dec-12 03:35:01 GMT): 40%
2025-Dec-12 09:05:06 (2025-Dec-12 03:35:06 GMT): 50%
2025-Dec-12 09:05:07 (2025-Dec-12 03:35:07 GMT): 60%
2025-Dec-12 09:05:08 (2025-Dec-12 03:35:08 GMT): 70%
2025-Dec-12 09:05:09 (2025-Dec-12 03:35:09 GMT): 80%
2025-Dec-12 09:05:10 (2025-Dec-12 03:35:10 GMT): 90%

Finished Levelizing
2025-Dec-12 09:05:14 (2025-Dec-12 03:35:14 GMT)
Ended Processing Timing Window Data for Power Calculation: (cpu=0:08:28, real=0:01:54, mem(process/total/peak)=18852.34MB/59929.59MB/53259.84MB)


Begin Processing VCD Vectors
Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18852.38MB/59929.59MB/53259.84MB)


Begin Processing FSDB Vectors
Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18852.38MB/59929.59MB/53259.84MB)


Begin Processing User Attributes
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18852.42MB/59929.59MB/53259.84MB)


Begin Processing Signal Activity

Starting Activity Propagation
2025-Dec-12 09:05:17 (2025-Dec-12 03:35:17 GMT)
2025-Dec-12 09:05:37 (2025-Dec-12 03:35:37 GMT): 10%
2025-Dec-12 09:05:46 (2025-Dec-12 03:35:46 GMT): 20%
2025-Dec-12 09:05:54 (2025-Dec-12 03:35:54 GMT): 30%
2025-Dec-12 09:06:16 (2025-Dec-12 03:36:16 GMT): 40%
2025-Dec-12 09:06:26 (2025-Dec-12 03:36:26 GMT): 50%
2025-Dec-12 09:06:35 (2025-Dec-12 03:36:35 GMT): 60%
2025-Dec-12 09:06:47 (2025-Dec-12 03:36:47 GMT): 70%
2025-Dec-12 09:06:56 (2025-Dec-12 03:36:56 GMT): 80%

Finished Activity Propagation
2025-Dec-12 09:06:57 (2025-Dec-12 03:36:57 GMT)
Ended Processing Signal Activity: (cpu=0:01:50, real=0:01:50, mem(process/total/peak)=19248.56MB/60441.60MB/53259.84MB)


Begin Power Analysis
  ----------------------------------------------------------
  # of cell(s) missing both power/leakage table: 5
  # of cell(s) missing power table: 83
  # of cell(s) missing leakage table: 50
  ----------------------------------------------------------
  CellName                                  Missing Table(s)
  ANTENNABWP210H6P51CNODSVT                 internal power, 
  BOUNDARYLEFTBWP210H6P51CNODSVT            internal power, leakage power, 
  BOUNDARYPCORNERBWP210H6P51CNODSVT         internal power, leakage power, 
  BOUNDARYPINCORNERBWP210H6P51CNODSVT       internal power, leakage power, 
  BOUNDARYPROW1BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW2BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW4BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROW8BWP210H6P51CNODSVT           internal power, leakage power, 
  BOUNDARYPROWLGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYPROWRGAPBWP210H6P51CNODSVT        internal power, leakage power, 
  BOUNDARYRIGHTBWP210H6P51CNODSVT           internal power, leakage power, 
  DCAP16XPBWP210H6P51CNODLVT                internal power, 
  DCAP16XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP16XPBWP210H6P51CNODSVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVT                internal power, 
  DCAP32XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP32XPBWP210H6P51CNODSVT                internal power, 
  DCAP4XPBWP210H6P51CNODLVT                 internal power, 
  DCAP4XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP4XPBWP210H6P51CNODSVT                 internal power, 
  DCAP64XPBWP210H6P51CNODLVT                internal power, 
  DCAP64XPBWP210H6P51CNODLVTLL              internal power, 
  DCAP64XPBWP210H6P51CNODSVT                internal power, 
  DCAP8XPBWP210H6P51CNODLVT                 internal power, 
  DCAP8XPBWP210H6P51CNODLVTLL               internal power, 
  DCAP8XPBWP210H6P51CNODSVT                 internal power, 
  ESD_PCLAMP_CORE_N1_H_M8                   power data, lib data, 
  ESD_PCLAMP_CORE_N1_V_M8                   power data, lib data, 
  ESD_PCLAMP_IO_P1_H_M8                     power data, lib data, 
  ESD_PCLAMP_IO_P1_V_M8                     power data, lib data, 
  FILL12BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL12BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL16BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL16BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL1BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL1BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL1BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL1BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODLVTLL            internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODSVT              internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVT             internal power, leakage power, 
  FILL1NOBCMBWP210H6P51CNODULVTLL           internal power, leakage power, 
  FILL2BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL2BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL2BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL2BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL32BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL32BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL3BWP210H6P51CNODLVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODLVTLL                 internal power, leakage power, 
  FILL3BWP210H6P51CNODSVT                   internal power, leakage power, 
  FILL3BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL3BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL4BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL4BWP210H6P51CNODULVTLL                internal power, leakage power, 
  FILL64BWP210H6P51CNODULVT                 internal power, leakage power, 
  FILL64BWP210H6P51CNODULVTLL               internal power, leakage power, 
  FILL8BWP210H6P51CNODULVT                  internal power, leakage power, 
  FILL8BWP210H6P51CNODULVTLL                internal power, leakage power, 
  PCORNER_V                                 internal power, leakage power, 
  PDCAP05600D_H                             internal power, leakage power, 
  PENDCAP_H                                 internal power, leakage power, 
  PLLTS5FFPLAFRACN                          internal power, leakage power, 
  PLLTS5FFPLJFRACR2                         internal power, leakage power, 
  PVDD1CDGM_H                               internal power, 
  PVDD2CDGM_H                               internal power, 
  TAPCELLBWP210H6P51CNODSVT                 internal power, leakage power, 
  TAPCELLVPPVSSBWP210H6P51CNODSVT           internal power, leakage power, 
  TIEHXPBWP210H6P51CNODLVTLL                internal power, 
  TIEHXPBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODLVTLL                internal power, 
  TIELXNBWP210H6P51CNODSVT                  internal power, 
  TIELXNBWP210H6P51CNODULVT                 internal power, 
  cdns_ddr1100_custom_caslice_h             internal power, 
  cdns_ddr1100_custom_cmnslice_h            internal power, 
  cdns_ddr1100_custom_dataslice_h           internal power, 
  cdns_ddr1100_custom_mimcap_h              lib data, 
  cdns_ddr_custom_decap_core_1x1            internal power, 
  cdns_ddr_custom_decap_core_2x2            internal power, 
  cdns_ddr_custom_decap_core_4x4            internal power, 
  cdns_ddr_custom_decap_core_gated_2x2      internal power, 
  cdns_ddr_custom_decap_core_gated_4x4      internal power, 
  cdns_ddr_custom_decap_io_4x4              internal power, 
  cdns_ddr_noisegen_v                       internal power, 
  cdns_lpddr6_testio                        internal power, leakage power, 
  

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_AO VDDG VDDQ VDDQXC VDDQXD not present in library of cell cdns_ddr1100_custom_cmnslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDDG VDDQ VDDQXD not present in library of cell cdns_ddr1100_custom_caslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLAFRACN.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PCORNER_V.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2POCM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQXD not present in library of cell cdns_ddr1100_custom_dataslice_h.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD not present in library of cell PVDD2CDGM_H.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDDQ VDDQXD not present in library of cell cdns_lpddr6_testio.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDHV VDDPOST VDDREF not present in library of cell PLLTS5FFPLJFRACR2.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDPST VDD not present in library of cell PDCAP05600D_H.


Starting Calculating power
2025-Dec-12 09:07:30 (2025-Dec-12 03:37:30 GMT)
** WARN:  (VOLTUS_POWR-3507): Inst: cdns_dragonfly_phy_top/inst_phy_mimcap0 Cell: cdns_ddr1100_custom_mimcap_h has no Liberty current and will not use the DDV current for static power calculation. Set rUseOnlyDDVCurrentFromPGV to 0 to use the DDV static current for static power calculation.

2025-Dec-12 09:07:39 (2025-Dec-12 03:37:39 GMT): 10%
2025-Dec-12 09:07:39 (2025-Dec-12 03:37:39 GMT): 20%
2025-Dec-12 09:07:41 (2025-Dec-12 03:37:41 GMT): 30%
2025-Dec-12 09:07:46 (2025-Dec-12 03:37:46 GMT): 40%
2025-Dec-12 09:07:48 (2025-Dec-12 03:37:48 GMT): 50%
2025-Dec-12 09:07:49 (2025-Dec-12 03:37:49 GMT): 60%
2025-Dec-12 09:07:50 (2025-Dec-12 03:37:50 GMT): 70%
2025-Dec-12 09:07:51 (2025-Dec-12 03:37:51 GMT): 80%
2025-Dec-12 09:07:52 (2025-Dec-12 03:37:52 GMT): 90%

Finished Calculating power
2025-Dec-12 09:07:59 (2025-Dec-12 03:37:59 GMT)
  # of MSMV cell(s) missing power_level: 3
** WARN:  (VOLTUS_POWR-1504): '3' cell(s) in the design have multiple power domains, but do not have low power constructs
in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
Check if dotlib has power tables characterized for different power pins of the MSMV cell.
The cells are:

  PDCAP05600D_H
  PLLTS5FFPLAFRACN
  PLLTS5FFPLJFRACR2
Begin Processing set_power
** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_0' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_1' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_2' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_3' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_4' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_5' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_6' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_7' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_8' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_9' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_10' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_11' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_12' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_13' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_14' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_15' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_16' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_17' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_18' specified with set_power command.

** WARN:  (VOLTUS_POWR-3067): No connection found for pin 'XI1/NG' of instance 'cdns_dragonfly_phy_top/DCAP_VDD_0_1_right_0_19' specified with set_power command.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Processing set_power: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=19606.21MB/60713.60MB/53259.84MB)
Begin Processing set_power stats

set_power Statistics (Applied/Total):

------------------------------------


    Type                Cell Based             Instance Based         Total Instance

----------------------------------------------------------------------------------------

Total Power            16/16 (100.000%)		0/0 (00.000%)		596/12164760 (0.005%)

Switching Power        0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Leakage Power          0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Internal Power         0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Scale Factor           0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Pwl Sticky             0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Dynamic Switch Pattern 0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)

Static Mode            0/0 (00.000%)		0/0 (00.000%)		0/12164760 (0.000%)


No Unassigned Attribute.

Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=19606.26MB/60713.60MB/53259.84MB)
Ended Power Analysis: (cpu=0:04:19, real=0:00:39, mem(process/total/peak)=19606.26MB/60713.60MB/53259.84MB)


Begin Writing Current Files
** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1BWP210H6P51CNODLVT has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2BWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Writing Current Files: (cpu=0:01:23, real=0:01:30, mem(process/total/peak)=20404.60MB/61453.60MB/53259.84MB)


Power Analysis Statistics:
  Warning messages: 85
  Error messages: 0


Begin Static Power Report Generation
** INFO:  (VOLTUS_POWR-3465): There are 6770300 decaps and 6770894 fillers in the design

Ended Static Power Report Generation: (cpu=0:01:23, real=0:01:24, mem(process/total/peak)=22662.77MB/64042.68MB/53259.84MB)


Finished Power Analysis at 09:11:04 12/12/2025 (cpu=0:29:21, real=0:10:25, peak mem=52566.01MB)
Current Voltus IC Power Integrity Solution resource usage: (total cpu=3:10:39, real=1:24:40, mem=52566.01MB)



Exit code 0.
Voltus Power Analysis exited successfully.
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VSS.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQ.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_ESD.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_POCCTRL.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPST.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQXD.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQXC.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDM_SRAM.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A0_AS.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A0_DS0.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A0_DS1.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A1_AS.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A1_DS0.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_A1_DS1.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQ2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQX2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD_PLL_DSHM.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC0.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC0.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC0.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC1.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC1.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC1.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC2.ptiavg
<CMD> set_power_data -format current -scale 1 ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_cdns_dragonfly_phy_top_VDDG.ptiavg
<CMD> set_pg_nets -net VDD -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDD2 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDPST -voltage 1.08 -threshold 1.0584
<CMD> set_pg_nets -net VDDQ -voltage 0.47 -threshold 0.46059999999999995
<CMD> set_pg_nets -net VDDQXC -voltage 1.01 -threshold 0.9898
<CMD> set_pg_nets -net VDDQ2 -voltage 0.47 -threshold 0.46059999999999995
<CMD> set_pg_nets -net VDDQX2 -voltage 1.01 -threshold 0.9898
<CMD> set_pg_nets -net VDDHVPLL_FRAC0 -voltage 1.2 -threshold 1.176
<CMD> set_pg_nets -net VDDPOSTPLL_FRAC0 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDREFPLL_FRAC0 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDHVPLL_FRAC1 -voltage 1.2 -threshold 1.176
<CMD> set_pg_nets -net VDDPOSTPLL_FRAC1 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDREFPLL_FRAC1 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDHVPLL_FRAC2 -voltage 1.2 -threshold 1.176
<CMD> set_pg_nets -net VDDPOSTPLL_FRAC2 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDREFPLL_FRAC2 -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VDDM_SRAM -voltage 0.675 -threshold 0.6615
<CMD> set_pg_nets -net VSS -voltage 0 -threshold 0.015
<CMD> set_rail_analysis_domain -name PD -pwrnets { VDD VDD2 VDDPST VDDQ VDDQXC VDDQ2 VDDQX2 VDDHVPLL_FRAC0 VDDPOSTPLL_FRAC0 VDDREFPLL_FRAC0 VDDHVPLL_FRAC1 VDDPOSTPLL_FRAC1 VDDREFPLL_FRAC1 VDDHVPLL_FRAC2 VDDPOSTPLL_FRAC2 VDDREFPLL_FRAC2 VDDM_SRAM } -gndnets VSS
<CMD> set_rail_analysis_mode -rdl_def_list {{/process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/pgv/def/cdns_ddr1100_h.def 0 207.48 N} {/projects/TC70_LPDDR6_N5P/libs/ddrio/cdns_ddr1100_custom_dataslice_h.def 2159.85 2343.992 S}} -method static -ignore_shorts true -temp_directory_name ./tmp -temperature 125 -em_temperature 105 -ict_em_models /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d2p1a/cln5_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem -extraction_tech_file /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/fs_v1d2p4a/rcworst/Tech/rcworst_CCworst_T/qrcTechFile -enable_2d_partition_extraction true -process_techgen_em_rules true -accuracy hd -vsrc_search_distance 50 -enable_rlrp_analysis true -report_via_current_direction false -power_grid_library {/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl /projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl /projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl /projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl /projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl}
**WARN: (VOLTUS-1007):	The distributed processing (DP) mode will be made obsolete in a future release and it is recommended to use the Extensively Parallel (XP) mode. The obsolete DP mode still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts to use the set_rail_analysis_mode -enable_xp true..
<CMD> set_power_pads -net VDD -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDD.vsrc
<CMD> set_power_pads -net VDD2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDD2.vsrc
<CMD> set_power_pads -net VDDPST -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPST.vsrc
<CMD> set_power_pads -net VDDQ -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQ.vsrc
<CMD> set_power_pads -net VDDQXC -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQXC.vsrc
<CMD> set_power_pads -net VDDQ2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQ2.vsrc
<CMD> set_power_pads -net VDDQX2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQX2.vsrc
<CMD> set_power_pads -net VDDHVPLL_FRAC0 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC0.vsrc
<CMD> set_power_pads -net VDDPOSTPLL_FRAC0 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC0.vsrc
<CMD> set_power_pads -net VDDREFPLL_FRAC0 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC0.vsrc
<CMD> set_power_pads -net VDDHVPLL_FRAC1 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC1.vsrc
<CMD> set_power_pads -net VDDPOSTPLL_FRAC1 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC1.vsrc
<CMD> set_power_pads -net VDDREFPLL_FRAC1 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC1.vsrc
<CMD> set_power_pads -net VDDHVPLL_FRAC2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC2.vsrc
<CMD> set_power_pads -net VDDPOSTPLL_FRAC2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC2.vsrc
<CMD> set_power_pads -net VDDREFPLL_FRAC2 -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC2.vsrc
<CMD> set_power_pads -net VDDM_SRAM -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDM_SRAM.vsrc
<CMD> set_power_pads -net VSS -format xy -file /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VSS.vsrc
<CMD> analyze_rail -type domain -results_directory ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static PD


Started Rail Analysis at 09:11:40 12/12/2025


Multi-CPU Configuration:
	#CPU: 16
	Mode: local
	Host: nfdpc322


Begin Processing Cell Libraries for Rail Analysis

Merging libraries:
/projects/TC70_LPDDR6_N5P/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sc-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pm-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/noisegen_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_noisegen_v.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/lvl-ssgnp_0p675v_125c_cworst_CCworst_T/tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_CORE_N1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_H_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_ESD_PCLAMP_IO_P1_V_M8.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL1_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/esd_ssgnp_0p675v_125c_cworst_CCworst_T/macros_LUP_GR_CELL_FB1_G_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDCAP05600D_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PDDWUW08SCDG_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD1CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2CDGM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PVDD2POCM_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PCORNER_V.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/gpio_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PENDCAP_H.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/sram_ssgnp_0p675v_125c_cworst_CCworst_T/macros_TS1N05MBLVTA16384X39M16QWBZHODCP.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLAFRACN.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/pll_ssgnp_0p675v_125c_cworst_CCworst_T/macros_PLLTS5FFPLJFRACR2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_1x1.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_2x2.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_io_4x4.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/testio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_lpddr6_testio.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_caslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_cmnslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/ddr1100_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_dataslice_h.cl
/projects/TC70_LPDDR6_N5P/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr1100_custom_mimcap_h.cl

Output library: ./work/lib_merged.cl

** WARN:  (VOLTUS_RAIL-4062): Library merging finished with warnings:
Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_1x1.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_1x1.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_2x2.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_2x2.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_4x4.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_4x4.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_1x1.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_gated_1x1.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_2x2.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_gated_2x2.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_4x4.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_core_gated_4x4.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_io_1x1.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_io_1x1.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_io_2x2.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_io_2x2.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_io_4x4.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 4 layers of rule DEFAULT differs between library cdns_ddr_custom_decap_io_4x4.cl and lib_merged.cl:
	VIA13
	M14
	VIA14
	M15

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_lpddr6_testio.cl:
	VD

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr1100_custom_caslice_h.cl:
	VD

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr1100_custom_cmnslice_h.cl:
	VD

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr1100_custom_dataslice_h.cl:
	VD

Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr1100_custom_mimcap_h.cl:
	VD

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_lvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_lvtlltt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_svttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_elvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_lvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_lvtlltt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_svttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_ulvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_base_ulvtlltt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_elvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_ulvttt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_pm_ulvtlltt_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_elvttt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_lvttt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_lvtlltt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_svttt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_ulvttt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The routing data (routing width, routing direction and wire extension) for following 12 layers of rule DEFAULT differs between library tcbn05_bwph210l6p51cnod_lvl_ulvtlltt_0p75v_0p75v_85c_typical.cl and lib_merged.cl:
	VIA0
	VIA1
	VIA2
	VIA3
	VIA4
	VIA5
	VIA11
	VIA12
	VIA13
	M14
	VIA14
	M15

The inconsistencies reported above were found among the technologies of the libraries being merged or linked together. The actual technology stored in the merged library is a subset of the data from the original libraries. This data has been written to the text file "technology.pick".
 If this library will be used to provide the technology data required to extract DEF files, it is the user's responsibility to inspect this file, and verify that the technology data is correct with respect to the DEF. If the data is not correct, try changing the order in which the input libraries are specified, or use the Libgen tool to manually merge the libraries.  See the Libgen documentation for more information on manually merging libraries.
 
Ended Processing Cell Libraries for Rail Analysis: (cpu=0:00:09, real=0:00:16, mem(process/total/peak)=2109.63MB/41769.84MB/53259.84MB)
Created merged cell library ./work/lib_merged.cl.


Running OCI  extraction for /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/voltus_run/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/dbs/tv_chip.innovusOUTwD0.def.gz ...

INFO: 2D extraction is turned on for TSMC N5 with Line End Extention technology.
INFO: load_optimized_views is turned off for TSMC N5 and below
Extraction option setup as:
setenv gray_data OBS
setenv enable_cluster_overhang_via true
setenv enable_dfm_mask_conflict_shape true
Begin Preparing Data for Parasitic Extraction
** WARN: (VOLTUS_SCHD-0098):	Design name in RDL DEF file is different with top level design name, use top level design name
** WARN: (VOLTUS_SCHD-0098):	Design name in RDL DEF file is different with top level design name, use top level design name
Number of cell instances that miss model definition from library (.cl): 5
Please see ./work/missingLibModelCell.out for model names. Those cells will be ignored in analysis.
Extracting following DFM effects:
MetalFill        : n/a
WEE Effects      : r_only
Erosion Effects  : none
T/B Enlargements : ON
R(w) Effects     : ON
R(w,s) Effects   : ON
R(sw,st) Effects : ON
TC(w) Effects    : ON
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
Ended Preparing Data for Parasitic Extraction: (cpu=0:14:21, real=0:02:10, mem(process/total/peak)=846.68MB/54652.53MB/53259.84MB)

Extraction option setup as:
setenv gray_data OBS
setenv enable_cluster_overhang_via true
setenv enable_dfm_mask_conflict_shape true
Begin Parasitic Extraction
Extracting Progress:
    0% at 09:14:28 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd2 -log_file ./work/ntx_extractor_2.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd28 -log_file ./work/ntx_extractor_28.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd3 -log_file ./work/ntx_extractor_3.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd9 -log_file ./work/ntx_extractor_9.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd16 -log_file ./work/ntx_extractor_16.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd15 -log_file ./work/ntx_extractor_15.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd10 -log_file ./work/ntx_extractor_10.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd1 -log_file ./work/ntx_extractor_1.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd7 -log_file ./work/ntx_extractor_7.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd4 -log_file ./work/ntx_extractor_4.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd8 -log_file ./work/ntx_extractor_8.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd21 -log_file ./work/ntx_extractor_21.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd19 -log_file ./work/ntx_extractor_19.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd20 -log_file ./work/ntx_extractor_20.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd14 -log_file ./work/ntx_extractor_14.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd13 -log_file ./work/ntx_extractor_13.log
    3% at 09:20:46 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd27 -log_file ./work/ntx_extractor_27.log
    6% at 09:21:46 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd26 -log_file ./work/ntx_extractor_26.log
   10% at 09:22:47 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd22 -log_file ./work/ntx_extractor_22.log
   13% at 09:23:39 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd0 -log_file ./work/ntx_extractor_0.log
   16% at 09:24:41 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd5 -log_file ./work/ntx_extractor_5.log
   20% at 09:25:21 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd6 -log_file ./work/ntx_extractor_6.log
   23% at 09:26:15 12/12/2025
   26% at 09:26:18 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd11 -log_file ./work/ntx_extractor_11.log
   30% at 09:26:19 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd12 -log_file ./work/ntx_extractor_12.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd17 -log_file ./work/ntx_extractor_17.log
   33% at 09:27:02 12/12/2025
   36% at 09:27:05 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd25 -log_file ./work/ntx_extractor_25.log
   40% at 09:27:08 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd29 -log_file ./work/ntx_extractor_29.log
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd24 -log_file ./work/ntx_extractor_24.log
   43% at 09:27:37 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd18 -log_file ./work/ntx_extractor_18.log
   46% at 09:28:08 12/12/2025
Invoking: /apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/extraction/bin/ntx -cmd ./work/ntx_config.cmd23 -log_file ./work/ntx_extractor_23.log
   50% at 09:28:12 12/12/2025
   53% at 09:28:19 12/12/2025
   56% at 09:28:24 12/12/2025
   60% at 09:28:41 12/12/2025
   63% at 09:29:13 12/12/2025
   66% at 09:31:00 12/12/2025
   70% at 09:31:06 12/12/2025
   73% at 09:33:29 12/12/2025
   76% at 09:36:11 12/12/2025
   80% at 09:39:36 12/12/2025
   83% at 09:39:57 12/12/2025
   86% at 09:45:25 12/12/2025
   90% at 09:55:57 12/12/2025
   93% at 09:58:58 12/12/2025
   96% at 10:05:42 12/12/2025
  100% at 10:10:33 12/12/2025
Ended Parasitic Extraction: (cpu=7:49:30, real=0:56:13, mem(process/total/peak)=17980.05MB/59328.18MB/53259.84MB)


Analyze Rail Settings:
	Temp directory: ./tmp
	Output directory: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static
	Run directory: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/


Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VSS.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VSS.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (11282490, 21640010) ~ (11282490, 21640010) {[part9:2641274 (11282490, 21640010)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (11282490, 21685010) ~ (11282490, 21685010) {[part9:2641276 (11282490, 21685010)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (11282490, 21707510) ~ (11282490, 21707510) {[part15:2462819 (11282490, 21707510)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (11282490, 21730010) ~ (11282490, 21730010) {[part9:2641277 (11282490, 21730010)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (11282490, 21775010) ~ (11282490, 21775010) {[part9:2641278 (11282490, 21775010)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (4439040, 28004800) ~ (4439040, 28004800) {[part5:703199 (4439040, 28004800)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (4433012, 28049800) ~ (4433012, 28049800) {[part4:2932981 (4433012, 28049800)]}
** WARN: (VOLTUS_RAIL_SMG-0085):	Failed to stitch nodes from NTX extraction, found one segment on layer AP does not match.
Segment: (4439040, 28049800) ~ (4439040, 28049800) {[part5:703187 (4439040, 28049800)]}
Grid Statistics of Net VSS:
- NODE
  Total node: 656981906
    Top Level grid node: 81011309
      Top level interface node: 19018395
    Missing interface node: 0
    Cell internal node: 575970597
- ELEM
  Total element: 860895157
    Top Level grid element: 97034552
    Cell internal element: 763860605
- INST
  Instance logically connected: 16395774
    Tech: 0
    StdCell: 16377389
    Macro:
      Early: 17449
      IR: 0
      EM: 936
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 73631003

Ended Merging power grid: (cpu=0:12:11, real=0:03:46, mem(process/total/peak)=10870.77MB/51093.60MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDD.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDD.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDD:
- NODE
  Total node: 145033037
    Top Level grid node: 16747949
      Top level interface node: 2695273
    Missing interface node: 0
    Cell internal node: 128285088
- ELEM
  Total element: 161473218
    Top Level grid element: 19730966
    Cell internal element: 141742252
- INST
  Instance logically connected: 8198508
    Tech: 0
    StdCell: 8180684
    Macro:
      Early: 17240
      IR: 0
      EM: 584
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 16365467

Ended Merging power grid: (cpu=0:04:13, real=0:01:18, mem(process/total/peak)=7673.77MB/47324.99MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.cdns_dragonfly_phy_top_VDDG.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.cdns_dragonfly_phy_top_VDDG.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net cdns_dragonfly_phy_top/VDDG:
- NODE
  Total node: 28937062
    Top Level grid node: 28890186
      Top level interface node: 6514073
    Missing interface node: 0
    Cell internal node: 46876
- ELEM
  Total element: 34614323
    Top Level grid element: 34535361
    Cell internal element: 78962
- INST
  Instance logically connected: 6489295
    Tech: 0
    StdCell: 6471999
    Macro:
      Early: 17238
      IR: 0
      EM: 58
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 6510245

Ended Merging power grid: (cpu=0:02:32, real=0:00:38, mem(process/total/peak)=7818.53MB/47465.39MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDD2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDD2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDD2:
- NODE
  Total node: 95339527
    Top Level grid node: 40723963
      Top level interface node: 8330070
    Missing interface node: 0
    Cell internal node: 54615564
- ELEM
  Total element: 109097641
    Top Level grid element: 48824475
    Cell internal element: 60273166
- INST
  Instance logically connected: 8272263
    Tech: 0
    StdCell: 8271910
    Macro:
      Early: 181
      IR: 0
      EM: 172
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 14208902

Ended Merging power grid: (cpu=0:02:51, real=0:00:48, mem(process/total/peak)=5072.18MB/45824.28MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPST.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPST.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDPST:
- NODE
  Total node: 960
    Top Level grid node: 960
      Top level interface node: 756
    Missing interface node: 0
    Cell internal node: 0
- ELEM
  Total element: 950
    Top Level grid element: 950
    Cell internal element: 0
- INST
  Instance logically connected: 180
    Tech: 0
    StdCell: 0
    Macro:
      Early: 180
      IR: 0
      EM: 0
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 756

Ended Merging power grid: (cpu=0:00:38, real=0:00:11, mem(process/total/peak)=4009.36MB/43682.32MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQ.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQ.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDQ:
- NODE
  Total node: 31531550
    Top Level grid node: 553233
      Top level interface node: 68673
    Missing interface node: 0
    Cell internal node: 30978317
- ELEM
  Total element: 33260461
    Top Level grid element: 707617
    Cell internal element: 32552844
- INST
  Instance logically connected: 99
    Tech: 0
    StdCell: 0
    Macro:
      Early: 1
      IR: 0
      EM: 98
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 4096594

Ended Merging power grid: (cpu=0:01:03, real=0:00:22, mem(process/total/peak)=3929.97MB/43571.35MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQXC.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQXC.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDQXC:
- NODE
  Total node: 5770
    Top Level grid node: 5769
      Top level interface node: 26
    Missing interface node: 0
    Cell internal node: 1
- ELEM
  Total element: 7746
    Top Level grid element: 7744
    Cell internal element: 2
- INST
  Instance logically connected: 2
    Tech: 0
    StdCell: 0
    Macro:
      Early: 1
      IR: 0
      EM: 1
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 25

Ended Merging power grid: (cpu=0:00:36, real=0:00:11, mem(process/total/peak)=3832.74MB/43476.78MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQ2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQ2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDQ2:
- NODE
  Total node: 14684761
    Top Level grid node: 401401
      Top level interface node: 29096
    Missing interface node: 0
    Cell internal node: 14283360
- ELEM
  Total element: 15879102
    Top Level grid element: 542675
    Cell internal element: 15336427
- INST
  Instance logically connected: 46
    Tech: 0
    StdCell: 0
    Macro:
      Early: 0
      IR: 0
      EM: 46
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 1751051

Ended Merging power grid: (cpu=0:00:59, real=0:00:20, mem(process/total/peak)=3972.16MB/43612.72MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQX2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDQX2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDQX2:
- NODE
  Total node: 5198731
    Top Level grid node: 199004
      Top level interface node: 12475
    Missing interface node: 0
    Cell internal node: 4999727
- ELEM
  Total element: 5667824
    Top Level grid element: 269830
    Cell internal element: 5397994
- INST
  Instance logically connected: 20
    Tech: 0
    StdCell: 0
    Macro:
      Early: 2
      IR: 0
      EM: 18
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 660662

Ended Merging power grid: (cpu=0:00:43, real=0:00:14, mem(process/total/peak)=3881.86MB/43522.47MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC0.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC0.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDHVPLL_FRAC0:
- NODE
  Total node: 3003776
    Top Level grid node: 210716
      Top level interface node: 7176
    Missing interface node: 0
    Cell internal node: 2793060
- ELEM
  Total element: 3299081
    Top Level grid element: 289364
    Cell internal element: 3009717
- INST
  Instance logically connected: 12
    Tech: 0
    StdCell: 0
    Macro:
      Early: 3
      IR: 0
      EM: 9
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 371154

Ended Merging power grid: (cpu=0:00:40, real=0:00:13, mem(process/total/peak)=3895.69MB/43568.25MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC0.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC0.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDPOSTPLL_FRAC0:
- NODE
  Total node: 426432
    Top Level grid node: 51107
      Top level interface node: 215
    Missing interface node: 0
    Cell internal node: 375325
- ELEM
  Total element: 481696
    Top Level grid element: 70844
    Cell internal element: 410852
- INST
  Instance logically connected: 5
    Tech: 0
    StdCell: 1
    Macro:
      Early: 3
      IR: 0
      EM: 1
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 40894

Ended Merging power grid: (cpu=0:00:38, real=0:00:14, mem(process/total/peak)=3942.98MB/43598.51MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC0.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC0.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDREFPLL_FRAC0:
- NODE
  Total node: 427591
    Top Level grid node: 52266
      Top level interface node: 343
    Missing interface node: 0
    Cell internal node: 375325
- ELEM
  Total element: 482255
    Top Level grid element: 71403
    Cell internal element: 410852
- INST
  Instance logically connected: 138
    Tech: 0
    StdCell: 134
    Macro:
      Early: 3
      IR: 0
      EM: 1
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 41022

Ended Merging power grid: (cpu=0:00:40, real=0:00:19, mem(process/total/peak)=3937.05MB/43577.45MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC1.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC1.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDHVPLL_FRAC1:
- NODE
  Total node: 2688578
    Top Level grid node: 205858
      Top level interface node: 6400
    Missing interface node: 0
    Cell internal node: 2482720
- ELEM
  Total element: 2958424
    Top Level grid element: 283120
    Cell internal element: 2675304
- INST
  Instance logically connected: 11
    Tech: 0
    StdCell: 0
    Macro:
      Early: 3
      IR: 0
      EM: 8
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 329936

Ended Merging power grid: (cpu=0:00:41, real=0:00:15, mem(process/total/peak)=3945.54MB/43620.63MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC1.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC1.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDPOSTPLL_FRAC1:
- NODE
  Total node: 425467
    Top Level grid node: 50142
      Top level interface node: 215
    Missing interface node: 0
    Cell internal node: 375325
- ELEM
  Total element: 480371
    Top Level grid element: 69519
    Cell internal element: 410852
- INST
  Instance logically connected: 5
    Tech: 0
    StdCell: 1
    Macro:
      Early: 3
      IR: 0
      EM: 1
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 40894

Ended Merging power grid: (cpu=0:00:37, real=0:00:12, mem(process/total/peak)=3786.58MB/43427.91MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC1.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC1.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDREFPLL_FRAC1:
- NODE
  Total node: 427670
    Top Level grid node: 52345
      Top level interface node: 331
    Missing interface node: 0
    Cell internal node: 375325
- ELEM
  Total element: 482483
    Top Level grid element: 71631
    Cell internal element: 410852
- INST
  Instance logically connected: 126
    Tech: 0
    StdCell: 122
    Macro:
      Early: 3
      IR: 0
      EM: 1
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 41010

Ended Merging power grid: (cpu=0:00:37, real=0:00:11, mem(process/total/peak)=3879.34MB/43519.93MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDHVPLL_FRAC2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDHVPLL_FRAC2:
- NODE
  Total node: 1854277
    Top Level grid node: 302577
      Top level interface node: 4307
    Missing interface node: 0
    Cell internal node: 1551700
- ELEM
  Total element: 2092732
    Top Level grid element: 420667
    Cell internal element: 1672065
- INST
  Instance logically connected: 8
    Tech: 0
    StdCell: 0
    Macro:
      Early: 3
      IR: 0
      EM: 5
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 206517

Ended Merging power grid: (cpu=0:00:38, real=0:00:11, mem(process/total/peak)=3877.31MB/43520.30MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDPOSTPLL_FRAC2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDPOSTPLL_FRAC2:
- NODE
  Total node: 1217975
    Top Level grid node: 92000
      Top level interface node: 555
    Missing interface node: 0
    Cell internal node: 1125975
- ELEM
  Total element: 1360393
    Top Level grid element: 127837
    Cell internal element: 1232556
- INST
  Instance logically connected: 7
    Tech: 0
    StdCell: 1
    Macro:
      Early: 3
      IR: 0
      EM: 3
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 122592

Ended Merging power grid: (cpu=0:00:38, real=0:00:12, mem(process/total/peak)=3776.13MB/43416.93MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC2.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDREFPLL_FRAC2.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDREFPLL_FRAC2:
- NODE
  Total node: 831007
    Top Level grid node: 80357
      Top level interface node: 487
    Missing interface node: 0
    Cell internal node: 750650
- ELEM
  Total element: 932774
    Top Level grid element: 111070
    Cell internal element: 821704
- INST
  Instance logically connected: 83
    Tech: 0
    StdCell: 78
    Macro:
      Early: 3
      IR: 0
      EM: 2
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 81845

Ended Merging power grid: (cpu=0:00:38, real=0:00:11, mem(process/total/peak)=3861.46MB/43517.49MB/53259.84MB)
Invoking: "/apps/ssg_tools/production/ssv/231/23.12-s092_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDM_SRAM.cmd -l ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/voltus_rail_smg.VDDM_SRAM.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 125

Grid Statistics of Net VDDM_SRAM:
- NODE
  Total node: 15507345
    Top Level grid node: 10000945
      Top level interface node: 3033138
    Missing interface node: 0
    Cell internal node: 5506400
- ELEM
  Total element: 21587699
    Top Level grid element: 12655027
    Cell internal element: 8932672
- INST
  Instance logically connected: 10
    Tech: 0
    StdCell: 0
    Macro:
      Early: 2
      IR: 0
      EM: 8
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 350674

Ended Merging power grid: (cpu=0:00:57, real=0:00:16, mem(process/total/peak)=4164.70MB/43804.58MB/53259.84MB)

Begin Mergenet
Ended Mergenet: (cpu=0:06:23, real=0:06:44, mem(process/total/peak)=3688.23MB/44031.87MB/53259.84MB)


Begin Preparing Data for Rail Analysis

Net VSS
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VSS.vsrc
  # Voltage Source Added/Total (%): 127/127 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VSS.ptiavg
  # Current Taps Matched/Total (%): 24311325/24311325 (100.00%)
  # Instances Matched: 24311325

Net VDD
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDD.vsrc
  # Voltage Source Added/Total (%): 27/27 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_cdns_dragonfly_phy_top_VDDG.ptiavg
  # Current Taps Matched/Total (%): 4755948/4755948 (100.00%)
  # Instances Matched: 4755948
  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD.ptiavg
  # Current Taps Matched/Total (%): 7143893/7143893 (100.00%)
  # Instances Matched: 7143893

Net VDD2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDD2.vsrc
  # Voltage Source Added/Total (%): 54/54 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDD2.ptiavg
  # Current Taps Matched/Total (%): 12429725/12429725 (100.00%)
  # Instances Matched: 12429725

Net VDDPST
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPST.vsrc
  # Voltage Source Added/Total (%): 5/5 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPST.ptiavg
  # Current Taps Matched/Total (%): 25/25 (100.00%)
  # Instances Matched: 25

Net VDDQ
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQ.vsrc
  # Voltage Source Added/Total (%): 18/18 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQ.ptiavg
  # Current Taps Matched/Total (%): 9/9 (100.00%)
  # Instances Matched: 9

Net VDDQXC
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQXC.vsrc
  # Voltage Source Added/Total (%): 3/3 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQXC.ptiavg
  # Current Taps Matched/Total (%): 2/2 (100.00%)
  # Instances Matched: 2

Net VDDQ2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQ2.vsrc
  # Voltage Source Added/Total (%): 4/4 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQ2.ptiavg
  # Current Taps Matched/Total (%): 2/2 (100.00%)
  # Instances Matched: 2

Net VDDQX2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDQX2.vsrc
  # Voltage Source Added/Total (%): 2/2 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDQX2.ptiavg
  # Current Taps Matched/Total (%): 2/2 (100.00%)
  # Instances Matched: 2

Net VDDHVPLL_FRAC0
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC0.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC0.ptiavg
  # Current Taps Matched/Total (%): 1/1 (100.00%)
  # Instances Matched: 1

Net VDDPOSTPLL_FRAC0
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC0.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC0.ptiavg
  # Current Taps Matched/Total (%): 3/3 (100.00%)
  # Instances Matched: 3

Net VDDREFPLL_FRAC0
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC0.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC0.ptiavg
  # Current Taps Matched/Total (%): 136/136 (100.00%)
  # Instances Matched: 136

Net VDDHVPLL_FRAC1
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC1.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC1.ptiavg
  # Current Taps Matched/Total (%): 1/1 (100.00%)
  # Instances Matched: 1

Net VDDPOSTPLL_FRAC1
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC1.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC1.ptiavg
  # Current Taps Matched/Total (%): 3/3 (100.00%)
  # Instances Matched: 3

Net VDDREFPLL_FRAC1
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC1.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC1.ptiavg
  # Current Taps Matched/Total (%): 124/124 (100.00%)
  # Instances Matched: 124

Net VDDHVPLL_FRAC2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDHVPLL_FRAC2.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDHVPLL_FRAC2.ptiavg
  # Current Taps Matched/Total (%): 1/1 (100.00%)
  # Instances Matched: 1

Net VDDPOSTPLL_FRAC2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDPOSTPLL_FRAC2.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDPOSTPLL_FRAC2.ptiavg
  # Current Taps Matched/Total (%): 5/5 (100.00%)
  # Instances Matched: 5

Net VDDREFPLL_FRAC2
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDREFPLL_FRAC2.vsrc
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDREFPLL_FRAC2.ptiavg
  # Current Taps Matched/Total (%): 81/81 (100.00%)
  # Instances Matched: 81

Net VDDM_SRAM
  Power Pin Location File: /projects/TC70_LPDDR6_N5P/common_scripts/FLOW/tvchipvsrc/VDDM_SRAM.vsrc
  # Voltage Source Added/Total (%): 8/8 (100.00%)

  Power Database: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/static_VDDM_SRAM.ptiavg
  # Current Taps Matched/Total (%): 8/8 (100.00%)
  # Instances Matched: 8

Begin PowerGrid Integrity Analysis

Begin Redistribute Disconnected Cap
Ended Redistribute Disconnected Cap: (cpu=0:00:46, real=0:00:47, mem(process/total/peak)=56477.70MB/111368.27MB/97587.94MB)

Ended PowerGrid Integrity Analysis: (cpu=0:53:53, real=0:54:31, mem(process/total/peak)=79953.76MB/202809.08MB/151135.78MB)

Ended Preparing Data for Rail Analysis: (cpu=1:05:55, real=1:03:49, mem(process/total/peak)=50529.78MB/202809.08MB/151135.78MB)


Begin Steady-State Analysis
Ended Steady-State Analysis: (cpu=1:28:50, real=0:33:36, mem(process/total/peak)=260762.95MB/306211.33MB/290811.42MB)


Begin Report Generation


Net VSS:


Begin Preparing Database for Report Generation

Circuit profile:
                                                      Current    Voltage
Layer Name                       Nodes   Resistors    Sources    Sources
----- --------------------  ----------  ----------  ---------  ---------
0     AP                         50607       57452         16        127
1     RV_TPC_RDL                     0        3486          0          0
2     RV                             0       26922          0          0
3     TPC                         7607       11931         45          0
4     BPC                         6059       12580         45          0
5     RV_MTOP_BPC                    0        3486          0          0
6     M15                       700126      695879        910          0
7     VIA14                          0      450100          0          0
8     M14                       723659      720327        108          0
9     VIA13                          0      101924          0          0
10    M13                      1649416     1646527         24          0
11    VIA12                          0     1375295          0          0
12    M12                      2514752     2511811         24          0
13    VIA11                          0     1077061          0          0
14    M11                      2079957     2076013         24          0
15    VIA10                          0      632709          0          0
16    M10                      1368533     1364690       1129          0
17    VIA9                           0      635961          0          0
18    M9                       2139033     2134041         79          0
19    VIA8                           0     5126556          0          0
20    M8                       3050453     3030673        375          0
21    VIA7                           0     2445293          0          0
22    M7                       3379648     3757587        120          0
23    VIA6                           0     1096058          0          0
24    M6                       2146881     2135428          0          0
25    VTIN_5                         0           6          0          0
26    VIA5                           0      682460          0          0
27    RH_TN_6                        6           4          2          0
28    M5                       2926337     2907264          0          0
29    VIA4                           0     2193565          0          0
30    M4                       7332188     7251833          0          0
31    VIA3                           0     4993168          0          0
32    M3                      11619262    11534242          0          0
33    VIA2                           0     5898763          0          0
34    M2                      21290252    17382381          0          0
35    VIA1                           0     7203179          0          0
36    M1                      28895469    22266175          0          0
37    VIA0                           0    20427532          0          0
38    M0                      98915198    95784129   19043447          0
39    VD                             0    61786523          0          0
40    VG                             0       64608          0          0
41    MD_OD_IO                21328639    19199910          0          0
42    odtap_io                       0    12803234          0          0
43    MD_OD                  287440960   258663578          0          0
44    odtap                          0   172446960          0          0
45    active                  80294785    27217572   53655875          0
46    poly                      501234      437436      52326          0
47    MD_STI                  68110843    68110843          0          0
48    MD_STI_IO                8510002     8510002          0          0
                            ----------  ----------  ---------  ---------
49    Circuit total          656981907   860895157   72754549        127

Note: 343 current sources are disconnected.
Ended Preparing Database for Report Generation: (cpu=0:05:17, real=0:05:24, mem(process/total/peak)=46034.78MB/329247.55MB/290811.42MB)

Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=46034.79MB/329247.55MB/290811.42MB)

Begin IR Drop (Linear) Report Generation
  Voltage: 0
  Threshold: 0.015
  Minimum, Average, Maximum IR Drop: 0.000V, 0.174mV, 9.052mV
    Range 1(   7.920mV  -     9.053mV ):       895 (  0.00%)
    Range 2(   6.789mV  -     7.920mV ):     15974 (  0.00%)
    Range 3(   5.657mV  -     6.789mV ):    227358 (  0.03%)
    Range 4(   4.526mV  -     5.657mV ):   1901779 (  0.29%)
    Range 5(   3.394mV  -     4.526mV ):   4423329 (  0.67%)
    Range 6(   2.263mV  -     3.394mV ):   4427469 (  0.67%)
    Range 7(   1.131mV  -     2.263mV ):   3842111 (  0.58%)
    Range 8(    0.000V  -     1.131mV ): 642141962 ( 97.74%)
*** Note : 1029 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  M0
      AP: 0.0015719 [0 - 0.0015719]
      TPC: 0.00051832 [1.6751e-06 - 0.00052]
      BPC: 0.00049293 [2.1695e-06 - 0.0004951]
      M15: 0.0021431 [0 - 0.0021431]
      M14: 0.0021549 [1.6447e-08 - 0.0021549]
      M13: 0.0022396 [1.4906e-07 - 0.0022398]
      M12: 0.0022652 [1.5421e-07 - 0.0022653]
      M11: 0.0023662 [1.5533e-07 - 0.0023663]
      M10: 0.0030044 [1.5661e-07 - 0.0030045]
      M9: 0.0035501 [1.6016e-07 - 0.0035503]
      M8: 0.0037841 [1.6466e-07 - 0.0037843]
      M7: 0.0040799 [1.6775e-07 - 0.0040801]
      M6: 0.0044215 [1.6918e-07 - 0.0044217]
      RH_TN_6: 2.2268e-05 [4.4715e-05 - 6.6983e-05]
      M5: 0.0048913 [1.7317e-07 - 0.0048915]
      M4: 0.005913 [1.7487e-07 - 0.0059132]
      M3: 0.0064635 [1.7764e-07 - 0.0064637]
      M2: 0.0073442 [1.8111e-07 - 0.0073444]
      M1: 0.0080236 [1.8321e-07 - 0.0080237]
      M0: 0.0090516 [1.8451e-07 - 0.0090518]
      MD_OD_IO: 0.00030459 [2.0712e-07 - 0.00030479]
      MD_OD: 0.00052611 [2.8987e-07 - 0.0005264]
      active: 0.00053793 [2.0702e-07 - 0.00053814]
      poly: 0.00049 [6.3562e-06 - 0.00049636]
      MD_STI: 0.00052611 [2.8987e-07 - 0.0005264]
      MD_STI_IO: 0.00030459 [2.0712e-07 - 0.00030479]
  IR Report: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/VSS.main.rpt
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/ir_linear.gif
Ended IR Drop (Linear) Report Generation: (cpu=0:07:58, real=0:08:01, mem(process/total/peak)=51118.74MB/329247.56MB/290811.42MB)


Begin IR Drop (Limit) Report Generation
  Voltage: 0
  Threshold: 0.015
  Minimum, Average, Maximum IR Drop: 0.000V, 0.174mV, 9.052mV
    Range 1(  15.000mV  -    15.002mV ):         0 (  0.00%)
    Range 2(  13.750mV  -    15.000mV ):         0 (  0.00%)
    Range 3(  12.500mV  -    13.750mV ):         0 (  0.00%)
    Range 4(  11.250mV  -    12.500mV ):         0 (  0.00%)
    Range 5(  10.000mV  -    11.250mV ):         0 (  0.00%)
    Range 6(   8.750mV  -    10.000mV ):        20 (  0.00%)
    Range 7(   7.500mV  -     8.750mV ):      2795 (  0.00%)
    Range 8(  -1.000uV  -     7.500mV ): 656978062 (100.00%)
*** Note : 1029 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  M0
      AP: 0.0015719 [0 - 0.0015719]
      TPC: 0.00051832 [1.6751e-06 - 0.00052]
      BPC: 0.00049293 [2.1695e-06 - 0.0004951]
      M15: 0.0021431 [0 - 0.0021431]
      M14: 0.0021549 [1.6447e-08 - 0.0021549]
      M13: 0.0022396 [1.4906e-07 - 0.0022398]
      M12: 0.0022652 [1.5421e-07 - 0.0022653]
      M11: 0.0023662 [1.5533e-07 - 0.0023663]
      M10: 0.0030044 [1.5661e-07 - 0.0030045]
      M9: 0.0035501 [1.6016e-07 - 0.0035503]
      M8: 0.0037841 [1.6466e-07 - 0.0037843]
      M7: 0.0040799 [1.6775e-07 - 0.0040801]
      M6: 0.0044215 [1.6918e-07 - 0.0044217]
      RH_TN_6: 2.2268e-05 [4.4715e-05 - 6.6983e-05]
      M5: 0.0048913 [1.7317e-07 - 0.0048915]
      M4: 0.005913 [1.7487e-07 - 0.0059132]
      M3: 0.0064635 [1.7764e-07 - 0.0064637]
      M2: 0.0073442 [1.8111e-07 - 0.0073444]
      M1: 0.0080236 [1.8321e-07 - 0.0080237]
      M0: 0.0090516 [1.8451e-07 - 0.0090518]
      MD_OD_IO: 0.00030459 [2.0712e-07 - 0.00030479]
      MD_OD: 0.00052611 [2.8987e-07 - 0.0005264]
      active: 0.00053793 [2.0702e-07 - 0.00053814]
      poly: 0.00049 [6.3562e-06 - 0.00049636]
      MD_STI: 0.00052611 [2.8987e-07 - 0.0005264]
      MD_STI_IO: 0.00030459 [2.0712e-07 - 0.00030479]
  IR Report: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/VSS.main.rpt
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/ir_limit.gif
Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=51121.09MB/329247.56MB/290811.42MB)


Begin Tap Current Report Generation
  Minimum, Average, Maximum Tap Current: -0.225A, -54.009nA, 0.000A
  Total Current: -3.891A
    Range 1(  -1.000GA  -    -1.000mA ):         8 (  0.00%)
    Range 2(  -1.000mA  -  -100.000uA ):       510 (  0.00%)
    Range 3(-100.000uA  -   -10.000uA ):     27899 (  0.04%)
    Range 4( -10.000uA  -    -1.000uA ):    695637 (  0.97%)
    Range 5(  -1.000uA  -  -100.000nA ):   1230123 (  1.71%)
    Range 6(-100.000nA  -   -10.000nA ):   1806279 (  2.51%)
    Range 7( -10.000nA  -    -1.000nA ):  39166735 ( 54.37%)
    Range 8(  -1.000nA  -      0.000A ):  29107998 ( 40.41%)
*** Note: 343 disconnected taps (0.000A) are excluded from the report.
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/tc.gif
Ended Tap Current Report Generation: (cpu=0:01:26, real=0:01:26, mem(process/total/peak)=51683.28MB/329247.56MB/290811.42MB)


Begin Instance Based IR Drop Report Generation
  Minimum, Average, Maximum Instance Based IR Drop: 0.185uV, 0.432mV, 9.052mV
    Range 1(  15.000mV  -    15.002mV ):         0 (  0.00%)
    Range 2(  13.750mV  -    15.000mV ):         0 (  0.00%)
    Range 3(  12.500mV  -    13.750mV ):         0 (  0.00%)
    Range 4(  11.250mV  -    12.500mV ):         0 (  0.00%)
    Range 5(  10.000mV  -    11.250mV ):         0 (  0.00%)
    Range 6(   8.750mV  -    10.000mV ):        20 (  0.00%)
    Range 7(   7.500mV  -     8.750mV ):      2548 (  0.00%)
    Range 8(  -1.000uV  -     7.500mV ):  72751638 (100.00%)
*** Note : 343 disconnected nodes are excluded from the report.
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/iv.gif
Ended Instance Based IR Drop Report Generation: (cpu=0:00:48, real=0:00:49, mem(process/total/peak)=54609.16MB/329247.56MB/290811.42MB)


Begin Effective Instance Voltage Report Generation
Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=54609.18MB/329247.56MB/290811.42MB)


Begin Voltage Source Current Report Generation
  Minimum, Average, Maximum Voltage Source Current: 7.488uA, 30.634mA, 0.165A
  Total Current: 3.891A
    Range 1(    0.144A  -      0.165A ):         3 (  2.36%)
    Range 2(    0.124A  -      0.144A ):         3 (  2.36%)
    Range 3(    0.103A  -      0.124A ):         2 (  1.57%)
    Range 4(  82.434mA  -      0.103A ):         5 (  3.94%)
    Range 5(  61.827mA  -    82.434mA ):         7 (  5.51%)
    Range 6(  41.221mA  -    61.827mA ):        13 ( 10.24%)
    Range 7(  20.614mA  -    41.221mA ):        30 ( 23.62%)
    Range 8(   7.487uA  -    20.614mA ):        64 ( 50.39%)
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/vc.gif
Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=54608.72MB/329247.56MB/290811.42MB)


Begin Resistor Current Report Generation
  Minimum, Average, Maximum Resistor Current: 0.000A, 0.233uA, 0.121A
    Range 1(   1.000mA  -     1.000GA ):     10438 (  0.00%)
    Range 2( 100.000uA  -     1.000mA ):    309088 (  0.04%)
    Range 3(  10.000uA  -   100.000uA ):   2035556 (  0.24%)
    Range 4(   1.000uA  -    10.000uA ):  12205272 (  1.42%)
    Range 5(   0.100uA  -     1.000uA ):  19728915 (  2.29%)
    Range 6(  10.000nA  -     0.100uA ):  37928035 (  4.41%)
    Range 7(   1.000nA  -    10.000nA ): 154490023 ( 17.95%)
    Range 8(    0.000A  -     1.000nA ): 634187144 ( 73.67%)
*** Note : 686 disconnected resistors are excluded from the report.
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/rc.gif
Ended Resistor Current Report Generation: (cpu=0:11:03, real=0:11:15, mem(process/total/peak)=61556.82MB/329247.56MB/290811.42MB)


Begin Resistor Voltage Report Generation
  Minimum, Average, Maximum Resistor Voltage: 0.000V, 1.045uV, 2.104mV
    Range 1(   1.841mV  -     2.104mV ):         1 (  0.00%)
    Range 2(   1.578mV  -     1.841mV ):         4 (  0.00%)
    Range 3(   1.315mV  -     1.578mV ):        28 (  0.00%)
    Range 4(   1.052mV  -     1.315mV ):       233 (  0.00%)
    Range 5(   0.789mV  -     1.052mV ):      1788 (  0.00%)
    Range 6(   0.526mV  -     0.789mV ):     20541 (  0.00%)
    Range 7(   0.263mV  -     0.526mV ):    411898 (  0.05%)
    Range 8(    0.000V  -     0.263mV ): 860459978 ( 99.95%)
*** Note : 686 disconnected resistors are excluded from the report.
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/rv.gif
Ended Resistor Voltage Report Generation: (cpu=0:11:34, real=0:11:36, mem(process/total/peak)=68094.06MB/329247.56MB/290811.42MB)


Begin Power Gate I/Idsat Report Generation
  No data found.
Ended Power Gate I/Idsat Report Generation: (cpu=0:00:29, real=0:00:29, mem(process/total/peak)=68094.09MB/329247.56MB/290811.42MB)


Begin Power Gate Voltage Report Generation
  No data found.
Ended Power Gate Voltage Report Generation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=68026.61MB/329247.56MB/290811.42MB)


Begin Resistance of the Least Resistive Path Report Generation
  Minimum, Average, Maximum Resistance of the Least Resistive Path: 1000.000nOhm, 294.320Ohm, 573.380Ohm
    Range 1(  501.707Ohm  -    573.437Ohm ):      2606 (  0.02%)
    Range 2(  430.035Ohm  -    501.707Ohm ):     17417 (  0.11%)
    Range 3(  358.362Ohm  -    430.035Ohm ):    289363 (  1.76%)
    Range 4(  286.690Ohm  -    358.362Ohm ):   9630010 ( 58.73%)
    Range 5(  215.017Ohm  -    286.690Ohm ):   6455330 ( 39.37%)
    Range 6(  143.345Ohm  -    215.017Ohm ):         9 (  0.00%)
    Range 7(   71.672Ohm  -    143.345Ohm ):         0 (  0.00%)
    Range 8( 999.900nOhm  -     71.672Ohm ):      1039 (  0.01%)
  GIF plot: ./dbs/ND1_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_hold_static/PD_125C_avg_1/Reports/VSS/rlrp.gif
**ERROR: (PRL-387):	"Rail Analysis" failed to finish successfully.
**ERROR: (VOLTUS-1055):	Rail analysis failed to finish successfully; Check voltus log file for more details.
<CMD> exit

--------------------------------------------------------------------------------
Exiting Voltus IC Power Integrity Solution on Fri Dec 12 13:20:59 2025
  Total CPU time:     17:23:53
  Total real time:    5:34:35
  Peak memory (main): 290811.42MB

