// Seed: 3017288713
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1 + id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd81,
    parameter id_9 = 32'd19
) (
    id_1,
    id_2,
    id_3[(id_9) : id_4],
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15[-1 : id_9]
);
  inout logic [7:0] id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout tri id_10;
  inout wire _id_9;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_7
  );
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = -1;
endmodule : SymbolIdentifier
