<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>early_late_bitsync</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bit_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bit_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BIT_CLK.FREQ_HZ">1000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">96968727 </spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>early_late_bitsync</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ede9b1cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>early_late_bitsync</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ede9b1cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_early_late</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64e2406</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6d945261</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bit_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SAMPLES_PER_BIT</spirit:name>
        <spirit:displayName>Samples Per Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SAMPLES_PER_BIT">250</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../Users/heera/early_late_bitsync/early_late_bitsync.srcs/sources_1/new/early_late_bitsync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ede9b1cb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../Users/heera/early_late_bitsync/early_late_bitsync.srcs/sources_1/new/early_late_bitsync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../Users/heera/early_late_bitsync/early_late_bitsync.srcs/sim_1/new/tb_early_late.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/early_late_bitsync_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6d945261</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>early_late_bitsync_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SAMPLES_PER_BIT</spirit:name>
      <spirit:displayName>Samples Per Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SAMPLES_PER_BIT">250</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">early_late_bitsync_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>early_late_bitsync_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2026-02-05T18:42:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1498ba61_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a566f6f_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abecf72_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550385d7_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26349d61_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ce850e_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f9a955_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ce67d7_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd75ce7_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5755a30c_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477340e6_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183db20_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db52a9c_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c97ee6e_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea96bc4_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b75b253_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c454d50_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aa8fc4_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281a1af_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fe4d92_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eecc23_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf320cb_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d49988_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73593422_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c341f7_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530b0215_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0ecef9_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5036755f_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190943c6_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d694c46_ARCHIVE_LOCATION">c:/users/heera/early_late_bitsync/early_late_bitsync.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="19ab4120"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e57886ff"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="710c2d9f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a16047c0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="be230f99"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
