// Seed: 4061714056
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input supply1 id_6
);
  assign id_0 = id_1 ? 1 : id_3;
  assign #(1) id_4 = -1'b0;
  assign id_4 = id_1;
endmodule
module module_0 (
    input tri1 id_0
    , id_16,
    output supply1 id_1,
    input wor id_2,
    output logic module_1,
    input wire id_4,
    output tri id_5,
    input wand id_6,
    input wor id_7,
    output wire id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri id_11,
    output tri1 id_12,
    input wor id_13,
    input uwire id_14
);
  final begin : LABEL_0
    assert (-1);
  end
  always @((-1) or posedge -1) id_3 <= "";
  wire id_17;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_13,
      id_0,
      id_1,
      id_4,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
