INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:26:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 buffer93/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer33/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.154ns (20.887%)  route 4.371ns (79.113%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2405, unset)         0.508     0.508    buffer93/clk
    SLICE_X15Y150        FDRE                                         r  buffer93/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer93/dataReg_reg[4]/Q
                         net (fo=4, routed)           0.454     1.178    buffer93/control/Q[4]
    SLICE_X16Y152        LUT3 (Prop_lut3_I0_O)        0.043     1.221 r  buffer93/control/Memory[0][4]_i_1__13/O
                         net (fo=12, routed)          0.339     1.560    buffer93/control/dataReg_reg[4]
    SLICE_X17Y152        LUT5 (Prop_lut5_I0_O)        0.043     1.603 r  buffer93/control/Memory[0][6]_i_2__3/O
                         net (fo=2, routed)           0.095     1.698    buffer93/control/Memory[0][6]_i_2__3_n_0
    SLICE_X17Y152        LUT6 (Prop_lut6_I5_O)        0.043     1.741 r  buffer93/control/Memory[0][7]_i_5/O
                         net (fo=3, routed)           0.259     2.000    buffer93/control/Memory[0][7]_i_5_n_0
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.043     2.043 f  buffer93/control/Memory[0][7]_i_2__7/O
                         net (fo=5, routed)           0.228     2.271    buffer261/fifo/ins[7]
    SLICE_X16Y155        LUT5 (Prop_lut5_I4_O)        0.043     2.314 r  buffer261/fifo/transmitValue_i_11__4/O
                         net (fo=1, routed)           0.000     2.314    cmpi1/S[2]
    SLICE_X16Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.487 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.487    cmpi1/transmitValue_reg_i_6_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.609 r  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=123, routed)         0.198     2.807    init92/control/result[0]
    SLICE_X19Y156        LUT3 (Prop_lut3_I2_O)        0.127     2.934 r  init92/control/Memory[0][0]_i_2__37/O
                         net (fo=43, routed)          0.437     3.371    buffer195/fifo/init92_outs
    SLICE_X18Y151        LUT6 (Prop_lut6_I5_O)        0.043     3.414 f  buffer195/fifo/fullReg_i_3/O
                         net (fo=38, routed)          0.439     3.853    fork14/control/generateBlocks[3].regblock/p_1_in
    SLICE_X20Y147        LUT6 (Prop_lut6_I2_O)        0.043     3.896 f  fork14/control/generateBlocks[3].regblock/transmitValue_i_2__35/O
                         net (fo=2, routed)           0.382     4.278    fork12/control/generateBlocks[0].regblock/transmitValue_i_5__6_0
    SLICE_X23Y147        LUT6 (Prop_lut6_I1_O)        0.043     4.321 f  fork12/control/generateBlocks[0].regblock/transmitValue_i_10__1/O
                         net (fo=1, routed)           0.549     4.870    fork12/control/generateBlocks[0].regblock/transmitValue_i_10__1_n_0
    SLICE_X23Y154        LUT6 (Prop_lut6_I0_O)        0.043     4.913 f  fork12/control/generateBlocks[0].regblock/transmitValue_i_5__6/O
                         net (fo=5, routed)           0.253     5.166    fork51/control/generateBlocks[19].regblock/transmitValue_reg_12
    SLICE_X22Y153        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  fork51/control/generateBlocks[19].regblock/transmitValue_i_4__24/O
                         net (fo=5, routed)           0.175     5.384    fork51/control/generateBlocks[19].regblock/transmitValue_reg_3
    SLICE_X23Y154        LUT6 (Prop_lut6_I0_O)        0.043     5.427 r  fork51/control/generateBlocks[19].regblock/dataReg[7]_i_2/O
                         net (fo=2, routed)           0.213     5.640    buffer33/control/dataReg_reg[0]_3
    SLICE_X23Y155        LUT6 (Prop_lut6_I4_O)        0.043     5.683 r  buffer33/control/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.349     6.033    buffer33/regEnable
    SLICE_X21Y155        FDRE                                         r  buffer33/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2405, unset)         0.483     5.683    buffer33/clk
    SLICE_X21Y155        FDRE                                         r  buffer33/dataReg_reg[3]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X21Y155        FDRE (Setup_fdre_C_CE)      -0.194     5.453    buffer33/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 -0.580    




