{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607823019335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607823019335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:30:19 2020 " "Processing started: Sun Dec 13 09:30:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607823019335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823019335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hitegg -c hitegg " "Command: quartus_map --read_settings_files=on --write_settings_files=off hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823019335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607823020239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607823020239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counttime.v 1 1 " "Found 1 design units, including 1 entities, in source file counttime.v" { { "Info" "ISGN_ENTITY_NAME" "1 counttime " "Found entity 1: counttime" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file countpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 countpoint " "Found entity 1: countpoint" {  } { { "countpoint.v" "" { Text "E:/hitegg/countpoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ledscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDscan " "Found entity 1: LEDscan" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberscan.v 1 1 " "Found 1 design units, including 1 entities, in source file numberscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberscan " "Found entity 1: numberscan" {  } { { "numberscan.v" "" { Text "E:/hitegg/numberscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file inputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputcontrol " "Found entity 1: inputcontrol" {  } { { "inputcontrol.v" "" { Text "E:/hitegg/inputcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "E:/hitegg/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputcontrol " "Found entity 1: outputcontrol" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hitegg.v 1 1 " "Found 1 design units, including 1 entities, in source file hitegg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hitegg " "Found entity 1: hitegg" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607823029137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_ld game.v(19) " "Verilog HDL Implicit Net warning at game.v(19): created implicit net for \"led_ld\"" {  } { { "game.v" "" { Text "E:/hitegg/game.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key outputcontrol.v(17) " "Verilog HDL Implicit Net warning at outputcontrol.v(17): created implicit net for \"key\"" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num_R outputcontrol.v(18) " "Verilog HDL Implicit Net warning at outputcontrol.v(18): created implicit net for \"num_R\"" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hitegg " "Elaborating entity \"hitegg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607823029186 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_ld hitegg.v(17) " "Output port \"led_ld\" at hitegg.v(17) has no driver" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607823029187 "|hitegg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputcontrol inputcontrol:inputcontrol0 " "Elaborating entity \"inputcontrol\" for hierarchy \"inputcontrol:inputcontrol0\"" {  } { { "hitegg.v" "inputcontrol0" { Text "E:/hitegg/hitegg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029187 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sw3 inputcontrol.v(5) " "Output port \"sw3\" at inputcontrol.v(5) has no driver" {  } { { "inputcontrol.v" "" { Text "E:/hitegg/inputcontrol.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607823029188 "|hitegg|inputcontrol:inputcontrol0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan inputcontrol:inputcontrol0\|keyscan:keyscan0 " "Elaborating entity \"keyscan\" for hierarchy \"inputcontrol:inputcontrol0\|keyscan:keyscan0\"" {  } { { "inputcontrol.v" "keyscan0" { Text "E:/hitegg/inputcontrol.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029189 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key keyscan.v(18) " "Verilog HDL Always Construct warning at keyscan.v(18): inferring latch(es) for variable \"key\", which holds its previous value in one or more paths through the always construct" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607823029189 "|hitegg|inputcontrol:inputcontrol0|keyscan:keyscan0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[0\] keyscan.v(18) " "Inferred latch for \"key\[0\]\" at keyscan.v(18)" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823029189 "|hitegg|inputcontrol:inputcontrol0|keyscan:keyscan0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:game0 " "Elaborating entity \"game\" for hierarchy \"game:game0\"" {  } { { "hitegg.v" "game0" { Text "E:/hitegg/hitegg.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random game:game0\|random:random0 " "Elaborating entity \"random\" for hierarchy \"game:game0\|random:random0\"" {  } { { "game.v" "random0" { Text "E:/hitegg/game.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029205 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.data_a 0 random.v(74) " "Net \"cnt4.data_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607823029212 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.waddr_a 0 random.v(74) " "Net \"cnt4.waddr_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607823029212 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.we_a 0 random.v(74) " "Net \"cnt4.we_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607823029212 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_ld random.v(72) " "Output port \"led_ld\" at random.v(72) has no driver" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607823029212 "|hitegg|game:game0|random:random0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countpoint game:game0\|countpoint:countpoint0 " "Elaborating entity \"countpoint\" for hierarchy \"game:game0\|countpoint:countpoint0\"" {  } { { "game.v" "countpoint0" { Text "E:/hitegg/game.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counttime game:game0\|counttime:counttime0 " "Elaborating entity \"counttime\" for hierarchy \"game:game0\|counttime:counttime0\"" {  } { { "game.v" "counttime0" { Text "E:/hitegg/game.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counttime.v(40) " "Verilog HDL assignment warning at counttime.v(40): truncated value with size 32 to match size of target (10)" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607823029244 "|hitegg|game:game0|counttime:counttime0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counttime.v(54) " "Verilog HDL assignment warning at counttime.v(54): truncated value with size 32 to match size of target (6)" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607823029244 "|hitegg|game:game0|counttime:counttime0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputcontrol outputcontrol:outputcontrol0 " "Elaborating entity \"outputcontrol\" for hierarchy \"outputcontrol:outputcontrol0\"" {  } { { "hitegg.v" "outputcontrol0" { Text "E:/hitegg/hitegg.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDscan outputcontrol:outputcontrol0\|LEDscan:LEDscan0 " "Elaborating entity \"LEDscan\" for hierarchy \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\"" {  } { { "outputcontrol.v" "LEDscan0" { Text "E:/hitegg/outputcontrol.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LEDscan.v(208) " "Verilog HDL assignment warning at LEDscan.v(208): truncated value with size 32 to match size of target (4)" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607823029257 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LEDscan.v(135) " "Verilog HDL Case Statement information at LEDscan.v(135): all case item expressions in this case statement are onehot" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607823029257 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LEDscan.v(260) " "Verilog HDL assignment warning at LEDscan.v(260): truncated value with size 32 to match size of target (10)" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607823029257 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numberscan outputcontrol:outputcontrol0\|numberscan:numberscan0 " "Elaborating entity \"numberscan\" for hierarchy \"outputcontrol:outputcontrol0\|numberscan:numberscan0\"" {  } { { "outputcontrol.v" "numberscan0" { Text "E:/hitegg/outputcontrol.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607823029258 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 E:/hitegg/db/hitegg.ram0_random_ed4ec6f4.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"E:/hitegg/db/hitegg.ram0_random_ed4ec6f4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1607823029464 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607823029876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num_Rcol\[7\] GND " "Pin \"num_Rcol\[7\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|num_Rcol[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[2\] VCC " "Pin \"num_row\[2\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|num_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[3\] VCC " "Pin \"num_row\[3\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|num_row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[4\] VCC " "Pin \"num_row\[4\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|num_row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[5\] VCC " "Pin \"num_row\[5\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|num_row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[0\] GND " "Pin \"led_ld\[0\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[1\] GND " "Pin \"led_ld\[1\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[2\] GND " "Pin \"led_ld\[2\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[3\] GND " "Pin \"led_ld\[3\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[4\] GND " "Pin \"led_ld\[4\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[5\] GND " "Pin \"led_ld\[5\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[6\] GND " "Pin \"led_ld\[6\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[7\] GND " "Pin \"led_ld\[7\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[8\] GND " "Pin \"led_ld\[8\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[9\] GND " "Pin \"led_ld\[9\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[10\] GND " "Pin \"led_ld\[10\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[11\] GND " "Pin \"led_ld\[11\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[12\] GND " "Pin \"led_ld\[12\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[13\] GND " "Pin \"led_ld\[13\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[14\] GND " "Pin \"led_ld\[14\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[15\] GND " "Pin \"led_ld\[15\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607823030172 "|hitegg|led_ld[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607823030172 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 59 -1 0 } } { "numberscan.v" "" { Text "E:/hitegg/numberscan.v" 52 -1 0 } } { "counttime.v" "" { Text "E:/hitegg/counttime.v" 53 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607823030178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607823030721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607823030743 "|hitegg|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sure " "No output dependent on input pin \"sure\"" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607823030743 "|hitegg|sure"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607823030743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607823030744 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607823030744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "395 " "Implemented 395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607823030744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607823030744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607823030843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:30:30 2020 " "Processing ended: Sun Dec 13 09:30:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607823030843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607823030843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607823030843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607823030843 ""}
