Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 17c1f14eed3e4a39a93c367d6e8da308 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_loop_back_behav xil_defaultlib.tb_uart_loop_back xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.baud_tick_default
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.tb_uart_loop_back
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_loop_back_behav
