# TCL File Generated by Component Editor 16.1
# Mon Mar 27 20:42:07 PDT 2017
# DO NOT MODIFY


# 
# Top "Top" v1.0
# Tian Zhao 2017.03.27.20:42:07
# Fringe Top
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Top
# 
set_module_property DESCRIPTION "Fringe Top"
set_module_property NAME Top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Top
set_module_property AUTHOR "Tian Zhao"
set_module_property DISPLAY_NAME Top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Top.v VERILOG PATH Top.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point altera_axi4lite_slave
# 
add_interface altera_axi4lite_slave axi4lite end
set_interface_property altera_axi4lite_slave associatedClock clock_sink
set_interface_property altera_axi4lite_slave associatedReset reset_sink
set_interface_property altera_axi4lite_slave readAcceptanceCapability 1
set_interface_property altera_axi4lite_slave writeAcceptanceCapability 1
set_interface_property altera_axi4lite_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4lite_slave readDataReorderingDepth 1
set_interface_property altera_axi4lite_slave bridgesToMaster ""
set_interface_property altera_axi4lite_slave ENABLED true
set_interface_property altera_axi4lite_slave EXPORT_OF ""
set_interface_property altera_axi4lite_slave PORT_NAME_MAP ""
set_interface_property altera_axi4lite_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4lite_slave io_S_AXI_ARADDR araddr Input 16
add_interface_port altera_axi4lite_slave io_S_AXI_ARPROT arprot Input 3
add_interface_port altera_axi4lite_slave io_S_AXI_ARREADY arready Output 1
add_interface_port altera_axi4lite_slave io_S_AXI_ARVALID arvalid Input 1
add_interface_port altera_axi4lite_slave io_S_AXI_AWADDR awaddr Input 16
add_interface_port altera_axi4lite_slave io_S_AXI_AWPROT awprot Input 3
add_interface_port altera_axi4lite_slave io_S_AXI_AWREADY awready Output 1
add_interface_port altera_axi4lite_slave io_S_AXI_AWVALID awvalid Input 1
add_interface_port altera_axi4lite_slave io_S_AXI_BREADY bready Input 1
add_interface_port altera_axi4lite_slave io_S_AXI_BRESP bresp Output 2
add_interface_port altera_axi4lite_slave io_S_AXI_BVALID bvalid Output 1
add_interface_port altera_axi4lite_slave io_S_AXI_RDATA rdata Output 32
add_interface_port altera_axi4lite_slave io_S_AXI_RRESP rresp Output 2
add_interface_port altera_axi4lite_slave io_S_AXI_RREADY rready Input 1
add_interface_port altera_axi4lite_slave io_S_AXI_RVALID rvalid Output 1
add_interface_port altera_axi4lite_slave io_S_AXI_WDATA wdata Input 32
add_interface_port altera_axi4lite_slave io_S_AXI_WREADY wready Output 1
add_interface_port altera_axi4lite_slave io_S_AXI_WSTRB wstrb Input 4
add_interface_port altera_axi4lite_slave io_S_AXI_WVALID wvalid Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset reset Input 1

