Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_modul.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_modul.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_modul"
Output Format                      : NGC
Target Device                      : xc3s500e-4-pq208

---- Source Options
Top Module Name                    : top_modul
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "usb_rezerv_test.v" in library work
Compiling verilog file "tst_rst_modul.v" in library work
Module <usb_test> compiled
Module <test_led> compiled
Compiling verilog file "tester_imp.v" in library work
Module <rst> compiled
Compiling verilog file "spi_modul.v" in library work
Module <tester_imp> compiled
Module <Block_upr_spi1> compiled
Compiling verilog file "reset_long.v" in library work
Module <Block_read_spi> compiled
Compiling verilog file "read_and_work.v" in library work
Module <reset_long> compiled
Compiling verilog file "modul_t5min.v" in library work
Module <form_imp_master> compiled
Compiling verilog file "m1.v" in library work
Module <modul_t5min> compiled
Compiling verilog file "dcm_clk.v" in library work
Module <tst_sg1> compiled
Compiling verilog file "dcm2.v" in library work
Module <dcm_clk> compiled
Compiling verilog file "IMP_delayer.v" in library work
Module <dcm2> compiled
Compiling verilog file "control_TNO_TNC.v" in library work
Module <IMP_delayer> compiled
Compiling verilog file "control_F5_F64.v" in library work
Module <control_TNO_TNC> compiled
Compiling verilog file "top_modul.v" in library work
Module <control_F5_F64> compiled
Module <top_modul> compiled
No errors in compilation
Analysis of file <"top_modul.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_modul> in library <work>.

Analyzing hierarchy for module <test_led> in library <work>.

Analyzing hierarchy for module <modul_t5min> in library <work>.

Analyzing hierarchy for module <control_F5_F64> in library <work>.

Analyzing hierarchy for module <dcm_clk> in library <work>.

Analyzing hierarchy for module <dcm2> in library <work>.

Analyzing hierarchy for module <rst> in library <work>.

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000001000"
	param_adr = "00000000000000000000000000000001"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000000010"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000001000"
	param_adr = "00000000000000000000000000000011"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000001000"
	param_adr = "00000000000000000000000000000100"

Analyzing hierarchy for module <form_imp_master> in library <work>.

Analyzing hierarchy for module <tst_sg1> in library <work>.

Analyzing hierarchy for module <control_TNO_TNC> in library <work>.

Analyzing hierarchy for module <IMP_delayer> in library <work> with parameters.
	delay = "00000000000000000000001100100000"

Analyzing hierarchy for module <tester_imp> in library <work> with parameters.
	min_delta_TNC = "00000000000000000000001111101000"
	min_delta_TNO = "00000000001111010000100100000000"

Analyzing hierarchy for module <usb_test> in library <work>.

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110010"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110011"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110100"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110101"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110110"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000110111"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000111000"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000111001"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000111010"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000111011"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000111100"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000111101"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000111110"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000111111"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000000"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000001"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000010"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000011"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000100"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000001000101"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000011000"
	param_adr = "00000000000000000000000001000110"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011110"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011111"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100000"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100001"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000100010"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100101"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100110"

Analyzing hierarchy for module <Block_read_spi> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100011"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000100100"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000001010"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000001011"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000001100"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000001101"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000001110"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000001111"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010000"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010001"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010010"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000010011"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010100"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010101"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010110"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000010111"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000011000"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000001000"
	param_adr = "00000000000000000000000000011001"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000010000"
	param_adr = "00000000000000000000000000011010"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011011"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011100"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011101"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000100000"
	param_adr = "00000000000000000000000000011110"

Analyzing hierarchy for module <Block_upr_spi1> in library <work> with parameters.
	Nbit = "00000000000000000000000000001000"
	param_adr = "00000000000000000000000001100011"

Analyzing hierarchy for module <reset_long> in library <work> with parameters.
	delay = "00000000000000110000110101000000"

Analyzing hierarchy for module <reset_long> in library <work> with parameters.
	delay = "00000000000000011101010011000000"

Analyzing hierarchy for module <reset_long> in library <work> with parameters.
	delay = "00000001010111101111001111000000"

Analyzing hierarchy for module <reset_long> in library <work> with parameters.
	delay = "00000000011110100001001000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_modul>.
WARNING:Xst:863 - "top_modul.v" line 603: Name conflict (<wTKI> and <wtki>, renaming wTKI as wtki_rnm0).
WARNING:Xst:863 - "top_modul.v" line 607: Name conflict (<wTKP> and <wtkp>, renaming wTKP as wtkp_rnm0).
WARNING:Xst:863 - "top_modul.v" line 601: Name conflict (<wTNI> and <wtni>, renaming wTNI as wtni_rnm0).
WARNING:Xst:863 - "top_modul.v" line 611: Name conflict (<wTNO> and <wtno>, renaming wTNO as wtno_rnm0).
WARNING:Xst:863 - "top_modul.v" line 606: Name conflict (<wTNP> and <wtnp>, renaming wTNP as wtnp_rnm0).
Module <top_modul> is correct for synthesis.
 
Analyzing module <test_led> in library <work>.
Module <test_led> is correct for synthesis.
 
Analyzing module <modul_t5min> in library <work>.
Module <modul_t5min> is correct for synthesis.
 
Analyzing module <control_F5_F64> in library <work>.
Module <control_F5_F64> is correct for synthesis.
 
Analyzing module <dcm_clk> in library <work>.
Module <dcm_clk> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm_clk>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm_clk>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm_clk>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm_clk>.
    Set user-defined property "CLKDV_DIVIDE =  4.000000" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLKIN_PERIOD =  50.000000" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm_clk>.
Analyzing module <dcm2> in library <work>.
Module <dcm2> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKFX_DIVIDE =  20" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKFX_MULTIPLY =  32" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKIN_PERIOD =  50.000000" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm2>.
Analyzing module <rst> in library <work>.
Module <rst> is correct for synthesis.
 
Analyzing module <Block_read_spi.1> in library <work>.
	Nbit = 32'sb00000000000000000000000000001000
	param_adr = 32'sb00000000000000000000000000000001
Module <Block_read_spi.1> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.1> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000000010
Module <Block_upr_spi1.1> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.2> in library <work>.
	Nbit = 32'sb00000000000000000000000000001000
	param_adr = 32'sb00000000000000000000000000000011
Module <Block_upr_spi1.2> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.3> in library <work>.
	Nbit = 32'sb00000000000000000000000000001000
	param_adr = 32'sb00000000000000000000000000000100
Module <Block_upr_spi1.3> is correct for synthesis.
 
Analyzing module <form_imp_master> in library <work>.
Module <form_imp_master> is correct for synthesis.
 
Analyzing module <tst_sg1> in library <work>.
Module <tst_sg1> is correct for synthesis.
 
Analyzing module <control_TNO_TNC> in library <work>.
Module <control_TNO_TNC> is correct for synthesis.
 
Analyzing module <IMP_delayer> in library <work>.
	delay = 32'sb00000000000000000000001100100000
Module <IMP_delayer> is correct for synthesis.
 
Analyzing module <tester_imp> in library <work>.
	min_delta_TNC = 32'sb00000000000000000000001111101000
	min_delta_TNO = 32'sb00000000001111010000100100000000
Module <tester_imp> is correct for synthesis.
 
Analyzing module <usb_test> in library <work>.
Module <usb_test> is correct for synthesis.
 
Analyzing module <Block_read_spi.2> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110010
Module <Block_read_spi.2> is correct for synthesis.
 
Analyzing module <Block_read_spi.3> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110011
Module <Block_read_spi.3> is correct for synthesis.
 
Analyzing module <Block_read_spi.4> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110100
Module <Block_read_spi.4> is correct for synthesis.
 
Analyzing module <Block_read_spi.5> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110101
Module <Block_read_spi.5> is correct for synthesis.
 
Analyzing module <Block_read_spi.6> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110110
Module <Block_read_spi.6> is correct for synthesis.
 
Analyzing module <Block_read_spi.7> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000110111
Module <Block_read_spi.7> is correct for synthesis.
 
Analyzing module <Block_read_spi.8> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000111000
Module <Block_read_spi.8> is correct for synthesis.
 
Analyzing module <Block_read_spi.9> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000111001
Module <Block_read_spi.9> is correct for synthesis.
 
Analyzing module <Block_read_spi.10> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000111010
Module <Block_read_spi.10> is correct for synthesis.
 
Analyzing module <Block_read_spi.11> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000111011
Module <Block_read_spi.11> is correct for synthesis.
 
Analyzing module <Block_read_spi.12> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000111100
Module <Block_read_spi.12> is correct for synthesis.
 
Analyzing module <Block_read_spi.13> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000111101
Module <Block_read_spi.13> is correct for synthesis.
 
Analyzing module <Block_read_spi.14> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000111110
Module <Block_read_spi.14> is correct for synthesis.
 
Analyzing module <Block_read_spi.15> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000111111
Module <Block_read_spi.15> is correct for synthesis.
 
Analyzing module <Block_read_spi.16> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000000
Module <Block_read_spi.16> is correct for synthesis.
 
Analyzing module <Block_read_spi.17> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000001
Module <Block_read_spi.17> is correct for synthesis.
 
Analyzing module <Block_read_spi.18> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000010
Module <Block_read_spi.18> is correct for synthesis.
 
Analyzing module <Block_read_spi.19> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000011
Module <Block_read_spi.19> is correct for synthesis.
 
Analyzing module <Block_read_spi.20> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000100
Module <Block_read_spi.20> is correct for synthesis.
 
Analyzing module <Block_read_spi.21> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000001000101
Module <Block_read_spi.21> is correct for synthesis.
 
Analyzing module <Block_read_spi.22> in library <work>.
	Nbit = 32'sb00000000000000000000000000011000
	param_adr = 32'sb00000000000000000000000001000110
Module <Block_read_spi.22> is correct for synthesis.
 
Analyzing module <Block_read_spi.23> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011110
Module <Block_read_spi.23> is correct for synthesis.
 
Analyzing module <Block_read_spi.24> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011111
Module <Block_read_spi.24> is correct for synthesis.
 
Analyzing module <Block_read_spi.25> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100000
Module <Block_read_spi.25> is correct for synthesis.
 
Analyzing module <Block_read_spi.26> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100001
Module <Block_read_spi.26> is correct for synthesis.
 
Analyzing module <Block_read_spi.27> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000100010
Module <Block_read_spi.27> is correct for synthesis.
 
Analyzing module <Block_read_spi.28> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100101
Module <Block_read_spi.28> is correct for synthesis.
 
Analyzing module <Block_read_spi.29> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100110
Module <Block_read_spi.29> is correct for synthesis.
 
Analyzing module <Block_read_spi.30> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100011
Module <Block_read_spi.30> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.4> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000100100
Module <Block_upr_spi1.4> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.5> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000001010
Module <Block_upr_spi1.5> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.6> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000001011
Module <Block_upr_spi1.6> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.7> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000001100
Module <Block_upr_spi1.7> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.8> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000001101
Module <Block_upr_spi1.8> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.9> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000001110
Module <Block_upr_spi1.9> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.10> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000001111
Module <Block_upr_spi1.10> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.11> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010000
Module <Block_upr_spi1.11> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.12> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010001
Module <Block_upr_spi1.12> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.13> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010010
Module <Block_upr_spi1.13> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.14> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000010011
Module <Block_upr_spi1.14> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.15> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010100
Module <Block_upr_spi1.15> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.16> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010101
Module <Block_upr_spi1.16> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.17> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010110
Module <Block_upr_spi1.17> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.18> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000010111
Module <Block_upr_spi1.18> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.19> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000011000
Module <Block_upr_spi1.19> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.20> in library <work>.
	Nbit = 32'sb00000000000000000000000000001000
	param_adr = 32'sb00000000000000000000000000011001
Module <Block_upr_spi1.20> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.21> in library <work>.
	Nbit = 32'sb00000000000000000000000000010000
	param_adr = 32'sb00000000000000000000000000011010
Module <Block_upr_spi1.21> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.22> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011011
Module <Block_upr_spi1.22> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.23> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011100
Module <Block_upr_spi1.23> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.24> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011101
Module <Block_upr_spi1.24> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.25> in library <work>.
	Nbit = 32'sb00000000000000000000000000100000
	param_adr = 32'sb00000000000000000000000000011110
Module <Block_upr_spi1.25> is correct for synthesis.
 
Analyzing module <Block_upr_spi1.26> in library <work>.
	Nbit = 32'sb00000000000000000000000000001000
	param_adr = 32'sb00000000000000000000000001100011
Module <Block_upr_spi1.26> is correct for synthesis.
 
Analyzing module <reset_long.1> in library <work>.
	delay = 32'sb00000000000000110000110101000000
Module <reset_long.1> is correct for synthesis.
 
Analyzing module <reset_long.2> in library <work>.
	delay = 32'sb00000000000000011101010011000000
Module <reset_long.2> is correct for synthesis.
 
Analyzing module <reset_long.3> in library <work>.
	delay = 32'sb00000001010111101111001111000000
Module <reset_long.3> is correct for synthesis.
 
Analyzing module <reset_long.4> in library <work>.
	delay = 32'sb00000000011110100001001000000000
Module <reset_long.4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <test_led>.
    Related source file is "tst_rst_modul.v".
    Found 32-bit up counter for signal <sch>.
    Summary:
	inferred   1 Counter(s).
Unit <test_led> synthesized.


Synthesizing Unit <modul_t5min>.
    Related source file is "modul_t5min.v".
    Found 1-bit register for signal <flag_t5min>.
    Found 3-bit register for signal <front_1us>.
    Found 32-bit up counter for signal <sch>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <modul_t5min> synthesized.


Synthesizing Unit <control_F5_F64>.
    Related source file is "control_F5_F64.v".
WARNING:Xst:646 - Signal <t1usREZ_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1us5_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sch_fout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FLAG_ERROR5>.
    Found 8-bit comparator greater for signal <FLAG_ERROR5$cmp_gt0000> created at line 81.
    Found 1-bit register for signal <FLAG_ERROR64>.
    Found 8-bit comparator greater for signal <FLAG_ERROR64$cmp_gt0000> created at line 82.
    Found 5-bit register for signal <front_5>.
    Found 5-bit register for signal <front_64>.
    Found 8-bit up counter for signal <sch5>.
    Found 8-bit up counter for signal <sch5_1us>.
    Found 8-bit up counter for signal <sch64>.
    Found 8-bit up counter for signal <sch_tst_5>.
    Found 8-bit up counter for signal <sch_tst_64>.
    Found 8-bit up counter for signal <sch_tst_Main>.
    Found 8-bit up counter for signal <schREZ_1us>.
    Summary:
	inferred   7 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <control_F5_F64> synthesized.


Synthesizing Unit <rst>.
    Related source file is "tst_rst_modul.v".
    Found 32-bit register for signal <a>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rst> synthesized.


Synthesizing Unit <Block_read_spi_1>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 9-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_1> synthesized.


Synthesizing Unit <Block_upr_spi1_1>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<15:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_1> synthesized.


Synthesizing Unit <Block_upr_spi1_2>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<8>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<7:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <data_in>.
    Found 8-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_2> synthesized.


Synthesizing Unit <Block_upr_spi1_3>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<8>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<7:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <data_in>.
    Found 8-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_3> synthesized.


Synthesizing Unit <form_imp_master>.
    Related source file is "read_and_work.v".
WARNING:Xst:647 - Input <clk5mhz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tobm_reg5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tobm_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tobm_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnp_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnp_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_x_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_x_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_reg5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno1_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tnc_reg5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki_end> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick_TNO<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick6<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick2<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tick1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t1hz_reg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1hz_reg5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <t1hz_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <t1hz_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sync_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_contol_TNO_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_dT_pomeha> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_dT_kalibrovka> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_DDS_delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <quantity_impuls_temp3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <quantity_impuls_temp2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_izl_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_get_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flg_trsp_control_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_reset_from_TNO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <flag_dop_interval> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <flag_RESET_time_OK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <flag_RESET_time> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <flag_NOT_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_1hz_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_t1hz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tizl_ZERO_flag2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tizl_ZERO_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TNO1_rg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PPI_fail_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <FLAG_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FLAG_CDC_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERROR_TKP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERROR_TKI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CRC_control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CMND_rg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <TOBM_rg> equivalent to <TKP_rg> has been removed
    Found finite state machine <FSM_0> for signal <flag_CALCULATION>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flag_CALCULATION$not0000  (positive)           |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <Alfa>.
    Found 1-bit register for signal <CRC_control_reg1>.
    Found 1-bit xor7 for signal <CRC_control_reg1$xor0000> created at line 572.
    Found 16-bit up counter for signal <delay_tki>.
    Found 16-bit up counter for signal <delay_tkp>.
    Found 16-bit up counter for signal <delay_tnc>.
    Found 16-bit up counter for signal <delay_tni>.
    Found 16-bit up counter for signal <delay_tno>.
    Found 16-bit register for signal <delay_tno1>.
    Found 16-bit adder for signal <delay_tno1$addsub0000> created at line 530.
    Found 16-bit comparator greatequal for signal <delay_tno1$cmp_ge0000> created at line 530.
    Found 16-bit up counter for signal <delay_tno_x>.
    Found 16-bit up counter for signal <delay_tnp>.
    Found 16-bit up counter for signal <delay_tobm>.
    Found 1-bit register for signal <ERROR_SUM_reg>.
    Found 1-bit register for signal <ERROR_TNI>.
    Found 1-bit register for signal <ERROR_TNP>.
    Found 8-bit comparator greatequal for signal <flag_CALCULATION$cmp_ge0000> created at line 324.
    Found 16-bit comparator lessequal for signal <flag_CALCULATION$cmp_le0000> created at line 331.
    Found 8-bit comparator less for signal <flag_CALCULATION$cmp_lt0000> created at line 324.
    Found 1-bit register for signal <FLAG_tobm_reg>.
    Found 16-bit register for signal <flg_control_reg>.
    Found 3-bit register for signal <front_1us>.
    Found 3-bit register for signal <front_TNC>.
    Found 3-bit register for signal <front_TOBM>.
    Found 1-bit register for signal <Interval_TI>.
    Found 1-bit register for signal <Interval_TP>.
    Found 16-bit register for signal <quantity_impuls_temp>.
    Found 16-bit subtractor for signal <quantity_impuls_temp$addsub0000> created at line 399.
    Found 8-bit register for signal <quantity_temps>.
    Found 8-bit adder for signal <quantity_temps$addsub0000> created at line 491.
    Found 32-bit register for signal <reg_Pii>.
    Found 32-bit register for signal <reg_Pii1>.
    Found 32-bit register for signal <reg_Pii2>.
    Found 32-bit register for signal <reg_Pii3>.
    Found 32-bit register for signal <reg_Pip>.
    Found 32-bit register for signal <reg_Pip1>.
    Found 32-bit register for signal <reg_Pip2>.
    Found 32-bit register for signal <reg_Pip3>.
    Found 32-bit register for signal <reg_Pni>.
    Found 32-bit register for signal <reg_Pni1>.
    Found 32-bit register for signal <reg_Pni2>.
    Found 32-bit register for signal <reg_Pni3>.
    Found 32-bit register for signal <reg_Pnp>.
    Found 32-bit register for signal <reg_Pnp1>.
    Found 32-bit register for signal <reg_Pnp2>.
    Found 32-bit register for signal <reg_Pnp3>.
    Found 16-bit register for signal <reg_QIT1>.
    Found 16-bit register for signal <reg_QIT2>.
    Found 16-bit register for signal <reg_QIT3>.
    Found 8-bit up counter for signal <reg_regim>.
    Found 8-bit up counter for signal <sch_sync_reg>.
    Found 8-bit comparator greatequal for signal <sch_sync_reg$cmp_ge0000> created at line 444.
    Found 4-bit register for signal <sync_reg>.
    Found 4-bit register for signal <tick2>.
    Found 4-bit register for signal <tick4>.
    Found 4-bit register for signal <tick6>.
    Found 4-bit register for signal <tick_TNO>.
    Found 32-bit up accumulator for signal <time_from_start>.
    Found 1-bit register for signal <time_rst_reg>.
    Found 8-bit comparator less for signal <time_rst_reg$cmp_lt0000> created at line 444.
    Found 8-bit register for signal <Time_step>.
    Found 1-bit register for signal <tki_reg>.
    Found 32-bit comparator equal for signal <tki_reg$cmp_eq0001> created at line 509.
    Found 16-bit comparator less for signal <tki_reg$cmp_lt0000> created at line 510.
    Found 32-bit comparator not equal for signal <tki_reg$cmp_ne0000> created at line 509.
    Found 1-bit register for signal <tki_reg5>.
    Found 1-bit register for signal <tki_reg6>.
    Found 32-bit register for signal <TKI_rg>.
    Found 32-bit adder for signal <TKI_rg$add0001> created at line 395.
    Found 1-bit register for signal <tkp_reg>.
    Found 32-bit comparator equal for signal <tkp_reg$cmp_eq0001> created at line 506.
    Found 16-bit comparator less for signal <tkp_reg$cmp_lt0000> created at line 507.
    Found 32-bit comparator not equal for signal <tkp_reg$cmp_ne0000> created at line 506.
    Found 1-bit register for signal <tkp_reg5>.
    Found 1-bit register for signal <tkp_reg6>.
    Found 32-bit register for signal <TKP_rg>.
    Found 32-bit adder for signal <TKP_rg$addsub0000> created at line 397.
    Found 32-bit adder for signal <TKP_rg$addsub0001> created at line 397.
    Found 32-bit adder for signal <TKP_rg$mux0000> created at line 379.
    Found 32-bit 4-to-1 multiplexer for signal <TKP_rg$mux0001> created at line 379.
    Found 1-bit register for signal <tnc_reg>.
    Found 32-bit comparator equal for signal <tnc_reg$cmp_eq0000> created at line 518.
    Found 16-bit comparator less for signal <tnc_reg$cmp_lt0000> created at line 519.
    Found 32-bit comparator not equal for signal <tnc_reg$cmp_ne0000> created at line 518.
    Found 32-bit register for signal <TNC_rg>.
    Found 32-bit comparator greater for signal <TNC_rg$cmp_gt0000> created at line 410.
    Found 1-bit register for signal <tni_reg>.
    Found 32-bit comparator equal for signal <tni_reg$cmp_eq0001> created at line 512.
    Found 16-bit comparator less for signal <tni_reg$cmp_lt0000> created at line 513.
    Found 32-bit comparator not equal for signal <tni_reg$cmp_ne0000> created at line 512.
    Found 1-bit register for signal <tni_reg5>.
    Found 1-bit register for signal <tni_reg6>.
    Found 32-bit register for signal <TNI_rg>.
    Found 32-bit adder for signal <TNI_rg$add0002> created at line 394.
    Found 1-bit register for signal <tno1_reg>.
    Found 16-bit comparator less for signal <tno1_reg$cmp_lt0000> created at line 530.
    Found 1-bit register for signal <tno_reg>.
    Found 32-bit comparator equal for signal <tno_reg$cmp_eq0000> created at line 521.
    Found 16-bit comparator less for signal <tno_reg$cmp_lt0000> created at line 522.
    Found 32-bit comparator not equal for signal <tno_reg$cmp_ne0001> created at line 521.
    Found 1-bit register for signal <tno_reg5>.
    Found 32-bit register for signal <TNO_rg>.
    Found 1-bit register for signal <tno_x_reg>.
    Found 16-bit comparator less for signal <tno_x_reg$cmp_lt0000> created at line 525.
    Found 1-bit register for signal <tno_x_reg5>.
    Found 1-bit register for signal <tnp_reg>.
    Found 32-bit comparator equal for signal <tnp_reg$cmp_eq0001> created at line 503.
    Found 16-bit comparator less for signal <tnp_reg$cmp_lt0000> created at line 504.
    Found 32-bit comparator not equal for signal <tnp_reg$cmp_ne0000> created at line 503.
    Found 1-bit register for signal <tnp_reg5>.
    Found 1-bit register for signal <tnp_reg6>.
    Found 32-bit register for signal <TNP_rg>.
    Found 32-bit adder for signal <TNP_rg$add0000> created at line 382.
    Found 32-bit adder for signal <TNP_rg$add0001> created at line 396.
    Found 32-bit adder for signal <TNP_rg$addsub0000> created at line 396.
    Found 32-bit 4-to-1 multiplexer for signal <TNP_rg$mux0000> created at line 379.
    Found 1-bit register for signal <tobm_reg>.
    Found 32-bit comparator equal for signal <tobm_reg$cmp_eq0001> created at line 515.
    Found 16-bit comparator less for signal <tobm_reg$cmp_lt0000> created at line 516.
    Found 32-bit comparator not equal for signal <tobm_reg$cmp_ne0000> created at line 515.
    Found 32-bit register for signal <var_TNC_rg>.
    Found 32-bit adder for signal <var_TNC_rg$add0000> created at line 400.
    Found 32-bit adder for signal <var_TNC_rg$addsub0000> created at line 400.
    Found 8-bit comparator not equal for signal <var_TNC_rg$cmp_ne0001> created at line 400.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 Counter(s).
	inferred   1 Accumulator(s).
	inferred 936 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred  31 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred   1 Xor(s).
Unit <form_imp_master> synthesized.


Synthesizing Unit <tst_sg1>.
    Related source file is "m1.v".
WARNING:Xst:1780 - Signal <sum_reg<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum_reg<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sch_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_sum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <out_reg1>.
    Found 1-bit register for signal <out_reg2>.
    Found 1-bit register for signal <sum_reg<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <tst_sg1> synthesized.


Synthesizing Unit <control_TNO_TNC>.
    Related source file is "control_TNO_TNC.v".
WARNING:Xst:1780 - Signal <tno_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <front_rst>.
    Found 4-bit register for signal <front_t1us>.
    Found 4-bit register for signal <front_tnc>.
    Found 4-bit register for signal <front_tno>.
    Found 32-bit up counter for signal <tnc_reg1>.
    Found 32-bit register for signal <tnc_reg2>.
    Found 32-bit comparator greatequal for signal <tnc_reg2$cmp_ge0000> created at line 124.
    Found 32-bit up counter for signal <tno_reg1>.
    Found 32-bit register for signal <tno_reg2>.
    Found 32-bit comparator greatequal for signal <tno_reg2$cmp_ge0000> created at line 125.
    Summary:
	inferred   2 Counter(s).
	inferred  80 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <control_TNO_TNC> synthesized.


Synthesizing Unit <IMP_delayer>.
    Related source file is "IMP_delayer.v".
    Found 1-bit register for signal <flag_dimp>.
    Found 1-bit register for signal <flag_imp>.
    Found 32-bit comparator greater for signal <flag_imp$cmp_gt0000> created at line 43.
    Found 3-bit register for signal <front1>.
    Found 3-bit register for signal <front2>.
    Found 32-bit up counter for signal <sch>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IMP_delayer> synthesized.


Synthesizing Unit <tester_imp>.
    Related source file is "tester_imp.v".
WARNING:Xst:1305 - Output <rezerv1> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <rezerv2> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <rezerv3> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <rezerv4> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <rezerv> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <tobm_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnp_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tno_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tni1_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tnc_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tkp1_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tki1_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t1_4_delta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_rezerv4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_rezerv3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_rezerv2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_rezerv1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag_rezerv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_interv_TNO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_interv_TNC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_imp_TKP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_imp_TKI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <tki>.
    Found 16-bit register for signal <tkp>.
    Found 16-bit register for signal <tnc>.
    Found 16-bit register for signal <tki1>.
    Found 16-bit register for signal <tni>.
    Found 16-bit register for signal <tno>.
    Found 16-bit register for signal <tnp>.
    Found 25-bit register for signal <control>.
    Found 16-bit register for signal <tkp1>.
    Found 16-bit register for signal <t1_4>.
    Found 32-bit register for signal <int_I>.
    Found 16-bit register for signal <tni1>.
    Found 32-bit register for signal <int_P>.
    Found 32-bit register for signal <int_TNC>.
    Found 16-bit register for signal <tobm>.
    Found 32-bit register for signal <int_TNO>.
    Found 1-bit register for signal <error_imp_TNC>.
    Found 32-bit comparator less for signal <error_imp_TNC$cmp_lt0000> created at line 276.
    Found 1-bit register for signal <error_imp_TNI>.
    Found 1-bit register for signal <error_imp_TNO>.
    Found 32-bit comparator less for signal <error_imp_TNO$cmp_lt0000> created at line 277.
    Found 1-bit register for signal <error_imp_TNP>.
    Found 1-bit register for signal <error_int_IP>.
    Found 1-bit register for signal <flag_interv_I>.
    Found 1-bit register for signal <flag_interv_P>.
    Found 1-bit register for signal <flag_rezerv1Z>.
    Found 1-bit register for signal <flag_rezerv2Z>.
    Found 1-bit register for signal <flag_rezerv3Z>.
    Found 1-bit register for signal <flag_rezerv4Z>.
    Found 1-bit register for signal <flag_rezervZ>.
    Found 1-bit register for signal <flag_t1_4>.
    Found 1-bit register for signal <flag_t1_4Z>.
    Found 1-bit register for signal <flag_tki>.
    Found 1-bit register for signal <flag_tki1>.
    Found 1-bit register for signal <flag_tki1Z>.
    Found 1-bit register for signal <flag_tkiZ>.
    Found 1-bit register for signal <flag_tkp>.
    Found 1-bit register for signal <flag_tkp1>.
    Found 1-bit register for signal <flag_tkp1Z>.
    Found 1-bit register for signal <flag_tkpZ>.
    Found 1-bit register for signal <flag_tnc>.
    Found 1-bit register for signal <flag_tncZ>.
    Found 1-bit register for signal <flag_tni>.
    Found 1-bit register for signal <flag_tni1>.
    Found 1-bit register for signal <flag_tni1Z>.
    Found 1-bit register for signal <flag_tniZ>.
    Found 1-bit register for signal <flag_tno>.
    Found 1-bit register for signal <flag_tnoZ>.
    Found 1-bit register for signal <flag_tnp>.
    Found 1-bit register for signal <flag_tnpZ>.
    Found 1-bit register for signal <flag_tobm>.
    Found 1-bit register for signal <flag_tobmZ>.
    Found 1-bit register for signal <flag_us>.
    Found 3-bit register for signal <front0>.
    Found 3-bit register for signal <front1>.
    Found 3-bit register for signal <front2>.
    Found 3-bit register for signal <front3>.
    Found 3-bit register for signal <front4>.
    Found 3-bit register for signal <front5>.
    Found 3-bit register for signal <front6>.
    Found 3-bit register for signal <front7>.
    Found 3-bit register for signal <front8>.
    Found 3-bit register for signal <front9>.
    Found 3-bit register for signal <front_us>.
    Found 3-bit register for signal <frontA>.
    Found 3-bit register for signal <frontB>.
    Found 3-bit register for signal <frontC>.
    Found 3-bit register for signal <frontD>.
    Found 3-bit register for signal <frontE>.
    Found 3-bit register for signal <frontF>.
    Found 32-bit up counter for signal <interv_TNC>.
    Found 32-bit up counter for signal <interv_TNO>.
    Found 32-bit up counter for signal <reg_interv_I>.
    Found 32-bit up counter for signal <reg_interv_P>.
    Found 16-bit up counter for signal <t1_4_imp>.
    Found 16-bit comparator less for signal <t1_4_imp$cmp_lt0000> created at line 210.
    Found 16-bit up counter for signal <tki1_imp>.
    Found 16-bit comparator less for signal <tki1_imp$cmp_lt0000> created at line 211.
    Found 16-bit up counter for signal <tki_imp>.
    Found 16-bit comparator less for signal <tki_imp$cmp_lt0000> created at line 209.
    Found 16-bit up counter for signal <tkp1_imp>.
    Found 16-bit comparator less for signal <tkp1_imp$cmp_lt0000> created at line 214.
    Found 16-bit up counter for signal <tkp_imp>.
    Found 16-bit comparator less for signal <tkp_imp$cmp_lt0000> created at line 213.
    Found 16-bit up counter for signal <tnc_imp>.
    Found 16-bit comparator less for signal <tnc_imp$cmp_lt0000> created at line 216.
    Found 16-bit up counter for signal <tni1_imp>.
    Found 16-bit comparator less for signal <tni1_imp$cmp_lt0000> created at line 208.
    Found 16-bit up counter for signal <tni_imp>.
    Found 16-bit comparator less for signal <tni_imp$cmp_lt0000> created at line 207.
    Found 16-bit up counter for signal <tno_imp>.
    Found 16-bit comparator less for signal <tno_imp$cmp_lt0000> created at line 217.
    Found 16-bit up counter for signal <tnp_imp>.
    Found 16-bit comparator less for signal <tnp_imp$cmp_lt0000> created at line 212.
    Found 16-bit up counter for signal <tobm_imp>.
    Found 16-bit comparator less for signal <tobm_imp$cmp_lt0000> created at line 215.
    Summary:
	inferred  15 Counter(s).
	inferred 415 D-type flip-flop(s).
	inferred  13 Comparator(s).
Unit <tester_imp> synthesized.


Synthesizing Unit <usb_test>.
    Related source file is "usb_rezerv_test.v".
    Found 32-bit up counter for signal <accum>.
    Summary:
	inferred   1 Counter(s).
Unit <usb_test> synthesized.


Synthesizing Unit <Block_read_spi_2>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_2> synthesized.


Synthesizing Unit <Block_read_spi_3>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_3> synthesized.


Synthesizing Unit <Block_read_spi_4>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_4> synthesized.


Synthesizing Unit <Block_read_spi_5>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_5> synthesized.


Synthesizing Unit <Block_read_spi_6>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_6> synthesized.


Synthesizing Unit <Block_read_spi_7>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_7> synthesized.


Synthesizing Unit <Block_read_spi_8>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_8> synthesized.


Synthesizing Unit <Block_read_spi_9>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_9> synthesized.


Synthesizing Unit <Block_read_spi_10>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_10> synthesized.


Synthesizing Unit <Block_read_spi_11>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_11> synthesized.


Synthesizing Unit <Block_read_spi_12>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_12> synthesized.


Synthesizing Unit <Block_read_spi_13>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_13> synthesized.


Synthesizing Unit <Block_read_spi_14>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_14> synthesized.


Synthesizing Unit <Block_read_spi_15>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_15> synthesized.


Synthesizing Unit <Block_read_spi_16>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_16> synthesized.


Synthesizing Unit <Block_read_spi_17>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_17> synthesized.


Synthesizing Unit <Block_read_spi_18>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_18> synthesized.


Synthesizing Unit <Block_read_spi_19>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_19> synthesized.


Synthesizing Unit <Block_read_spi_20>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_20> synthesized.


Synthesizing Unit <Block_read_spi_21>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_21> synthesized.


Synthesizing Unit <Block_read_spi_22>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 24-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 25-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_22> synthesized.


Synthesizing Unit <Block_read_spi_23>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_23> synthesized.


Synthesizing Unit <Block_read_spi_24>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_24> synthesized.


Synthesizing Unit <Block_read_spi_25>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_25> synthesized.


Synthesizing Unit <Block_read_spi_26>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_26> synthesized.


Synthesizing Unit <Block_read_spi_27>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 17-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_27> synthesized.


Synthesizing Unit <Block_read_spi_28>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_28> synthesized.


Synthesizing Unit <Block_read_spi_29>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_29> synthesized.


Synthesizing Unit <Block_read_spi_30>.
    Related source file is "spi_modul.v".
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_port> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 1-bit register for signal <reg_o>.
    Found 33-bit register for signal <reg_out>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_read_spi_30> synthesized.


Synthesizing Unit <Block_upr_spi1_4>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_4> synthesized.


Synthesizing Unit <Block_upr_spi1_5>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_5> synthesized.


Synthesizing Unit <Block_upr_spi1_6>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_6> synthesized.


Synthesizing Unit <Block_upr_spi1_7>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_7> synthesized.


Synthesizing Unit <Block_upr_spi1_8>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_8> synthesized.


Synthesizing Unit <Block_upr_spi1_9>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<15:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_9> synthesized.


Synthesizing Unit <Block_upr_spi1_10>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_10> synthesized.


Synthesizing Unit <Block_upr_spi1_11>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_11> synthesized.


Synthesizing Unit <Block_upr_spi1_12>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_12> synthesized.


Synthesizing Unit <Block_upr_spi1_13>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_13> synthesized.


Synthesizing Unit <Block_upr_spi1_14>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<15:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_14> synthesized.


Synthesizing Unit <Block_upr_spi1_15>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_15> synthesized.


Synthesizing Unit <Block_upr_spi1_16>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_16> synthesized.


Synthesizing Unit <Block_upr_spi1_17>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_17> synthesized.


Synthesizing Unit <Block_upr_spi1_18>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_18> synthesized.


Synthesizing Unit <Block_upr_spi1_19>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<15:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_19> synthesized.


Synthesizing Unit <Block_upr_spi1_20>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<8>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<7:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <data_in>.
    Found 8-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_20> synthesized.


Synthesizing Unit <Block_upr_spi1_21>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<15:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit register for signal <data_in>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_21> synthesized.


Synthesizing Unit <Block_upr_spi1_22>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_22> synthesized.


Synthesizing Unit <Block_upr_spi1_23>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_23> synthesized.


Synthesizing Unit <Block_upr_spi1_24>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_24> synthesized.


Synthesizing Unit <Block_upr_spi1_25>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<31:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit register for signal <data_in>.
    Found 32-bit 8-to-1 multiplexer for signal <data_in$mux0000>.
    Found 32-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Block_upr_spi1_25> synthesized.


Synthesizing Unit <Block_upr_spi1_26>.
    Related source file is "spi_modul.v".
WARNING:Xst:653 - Signal <reg_out<8>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <reg_out<7:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_cs_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <front_clk_spi<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <flag>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <flag> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <flag> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <data_in>.
    Found 8-bit register for signal <data_out>.
    Found 2-bit register for signal <flag>.
    Found 4-bit register for signal <front_clk_spi>.
    Found 4-bit register for signal <front_cs_spi>.
    Found 1-bit register for signal <r_w>.
    Found 8-bit register for signal <sch>.
    Found 8-bit adder for signal <sch$share0000>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Block_upr_spi1_26> synthesized.


Synthesizing Unit <reset_long_1>.
    Related source file is "reset_long.v".
    Found 1-bit register for signal <rst_reg>.
    Found 32-bit comparator greatequal for signal <rst_reg$cmp_ge0000> created at line 45.
    Found 32-bit up counter for signal <sch>.
    Found 32-bit comparator less for signal <sch$cmp_lt0000> created at line 45.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <reset_long_1> synthesized.


Synthesizing Unit <reset_long_2>.
    Related source file is "reset_long.v".
    Found 1-bit register for signal <rst_reg>.
    Found 32-bit comparator greatequal for signal <rst_reg$cmp_ge0000> created at line 45.
    Found 32-bit up counter for signal <sch>.
    Found 32-bit comparator less for signal <sch$cmp_lt0000> created at line 45.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <reset_long_2> synthesized.


Synthesizing Unit <reset_long_3>.
    Related source file is "reset_long.v".
    Found 1-bit register for signal <rst_reg>.
    Found 32-bit comparator greatequal for signal <rst_reg$cmp_ge0000> created at line 45.
    Found 32-bit up counter for signal <sch>.
    Found 32-bit comparator less for signal <sch$cmp_lt0000> created at line 45.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <reset_long_3> synthesized.


Synthesizing Unit <reset_long_4>.
    Related source file is "reset_long.v".
    Found 1-bit register for signal <rst_reg>.
    Found 32-bit up counter for signal <sch>.
    Found 32-bit comparator less for signal <sch$cmp_lt0000> created at line 45.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <reset_long_4> synthesized.


Synthesizing Unit <dcm_clk>.
    Related source file is "dcm_clk.v".
Unit <dcm_clk> synthesized.


Synthesizing Unit <dcm2>.
    Related source file is "dcm2.v".
Unit <dcm2> synthesized.


Synthesizing Unit <top_modul>.
    Related source file is "top_modul.v".
WARNING:Xst:647 - Input <RX_485_MG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TXD_FTDI_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <USART3_TX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_PD11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_PD12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_PD13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_PD14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_PD15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_50MHZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xMISO_W5100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xMISO_MK1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xMISO_MK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wTST2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wTOBM_plis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wRESTART> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_MISO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm_locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ERROR64Mhz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ERROR5Mhz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <accum>.
    Found 1-bit register for signal <reg_Avariya>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_modul> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 69
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 10
 8-bit adder                                           : 57
# Counters                                             : 46
 16-bit up counter                                     : 19
 32-bit up counter                                     : 18
 8-bit up counter                                      : 9
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 593
 1-bit register                                        : 163
 16-bit register                                       : 39
 17-bit register                                       : 12
 2-bit register                                        : 56
 24-bit register                                       : 1
 25-bit register                                       : 2
 3-bit register                                        : 25
 32-bit register                                       : 84
 33-bit register                                       : 16
 4-bit register                                        : 125
 5-bit register                                        : 2
 8-bit register                                        : 67
 9-bit register                                        : 1
# Comparators                                          : 59
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 20
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 7
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 6
 32-bit comparator not equal                           : 7
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 19
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 17
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MFI/flag_CALCULATION/FSM> on signal <flag_CALCULATION[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 00000001 | 01
 00000010 | 10
----------------------
INFO:Xst:2261 - The FF/Latch <Time_step_1> in Unit <MFI> is equivalent to the following 8 FFs/Latches, which will be removed : <Time_step_2> <Time_step_3> <Time_step_4> <Time_step_5> <Time_step_6> <Time_step_7> <flg_control_reg_8> <flg_control_reg_9> 
INFO:Xst:2261 - The FF/Latch <front_1us_0> in Unit <MFI> is equivalent to the following FF/Latch, which will be removed : <tick2_0> 
INFO:Xst:2261 - The FF/Latch <front_1us_1> in Unit <MFI> is equivalent to the following FF/Latch, which will be removed : <tick2_1> 
WARNING:Xst:1426 - The value init of the FF/Latch a_31 hinder the constant cleaning in the block reset1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch a_31 hinder the constant cleaning in the block reset2.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sync_reg_0> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Time_step_1> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_0> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_1> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_2> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_3> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_4> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_5> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_6> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <front_rst_0> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <front_rst_0> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_21> (without init value) has a constant value of 0 in block <tester1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_22> (without init value) has a constant value of 0 in block <tester1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_23> (without init value) has a constant value of 0 in block <tester1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_1> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_1> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_1> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_2> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_2> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_2> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_3> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_3> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_3> has a constant value of 0 in block <MFI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_control1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_control1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_upr1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_upr1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_upr2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_upr2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_upr3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_upr3>.
WARNING:Xst:2677 - Node <tick2_3> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_7> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_10> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_11> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_12> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_13> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_14> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <flg_control_reg_15> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <tick_TNO_3> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <control_24> of sequential type is unconnected in block <tester1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp0>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp4>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp5>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp6>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp7>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp8>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp9>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp10>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp11>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp12>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp13>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp14>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp15>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp16>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp17>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp18>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_imp19>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_imp20>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_test>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_Time_TNO>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_Time_TNC>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_tst32>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_flg_control>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_TNO24>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_rd_TNC24>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <spi_TEST_rd>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_TEST_wr>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_TEST_wr>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pni1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pni1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pii1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pii1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pnp1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pnp1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pip1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pip1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_QIT1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_QIT1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pni2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pni2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pii2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pii2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pnp2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pnp2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pip2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pip2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_QIT2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_QIT2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pni3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pni3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pii3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pii3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pnp3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pnp3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_Pip3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_Pip3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_QIT3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_QIT3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_N_temp>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_N_temp>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_DDS_delay>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_DDS_delay>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_dT_kalibrovka>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_dT_kalibrovka>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_dT_pomeha>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_dT_pomeha>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_TNO>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_TNO>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_0> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_1> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_2> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_3> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_4> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_5> is unconnected in block <spi_CMND>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_out_6> is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_1>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_1>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_3>.
WARNING:Xst:2677 - Node <tick2_3> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_7> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_10> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_11> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_12> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_13> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_14> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <flg_control_reg_15> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <tick_TNO_3> of sequential type is unconnected in block <form_imp_master>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_2>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_3>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_4>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_5>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_6>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_7>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_8>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_9>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_10>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_11>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_12>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_13>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_14>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_15>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_16>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_17>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_18>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_19>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_20>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_21>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_22>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_23>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_24>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_25>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_26>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_27>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_28>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_29>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_8> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_9> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_10> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_11> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_12> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_16> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_17> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_18> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_20> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_21> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_22> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_23> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_24> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_25> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_26> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_27> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_28> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_29> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_30> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <data_in_31> of sequential type is unconnected in block <Block_read_spi_30>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_4>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_4>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_5>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_5>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_6>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_6>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_7>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_7>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_8>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_8>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_9>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_9>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_10>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_10>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_11>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_11>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_12>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_12>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_13>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_13>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_14>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_14>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_15>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_15>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_16>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_16>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_17>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_17>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_18>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_18>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_19>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_19>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_20>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_20>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_21>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_21>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_22>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_22>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_23>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_23>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_24>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_24>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_25>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_25>.
WARNING:Xst:2677 - Node <front_clk_spi_3> of sequential type is unconnected in block <Block_upr_spi1_26>.
WARNING:Xst:2677 - Node <front_cs_spi_3> of sequential type is unconnected in block <Block_upr_spi1_26>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 69
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 10
 8-bit adder                                           : 57
# Counters                                             : 44
 16-bit up counter                                     : 19
 32-bit up counter                                     : 18
 8-bit up counter                                      : 7
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 4902
 Flip-Flops                                            : 4902
# Comparators                                          : 59
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 20
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 7
 32-bit comparator greatequal                          : 7
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 6
 32-bit comparator not equal                           : 7
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 19
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 17
# Xors                                                 : 1
 1-bit xor7                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch a_31 hinder the constant cleaning in the block rst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <flg_control_reg_9> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_8> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_6> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_5> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_4> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_3> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_2> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_1> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flg_control_reg_0> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_7> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_6> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_5> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_4> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_3> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_2> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time_step_1> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_0> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_1> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_2> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_reg_3> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_21> (without init value) has a constant value of 0 in block <tester_imp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_22> (without init value) has a constant value of 0 in block <tester_imp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_23> (without init value) has a constant value of 0 in block <tester_imp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_24> (without init value) has a constant value of 0 in block <tester_imp>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <front_1us_0> in Unit <form_imp_master> is equivalent to the following FF/Latch, which will be removed : <tick2_0> 
INFO:Xst:2261 - The FF/Latch <front_1us_1> in Unit <form_imp_master> is equivalent to the following FF/Latch, which will be removed : <tick2_1> 
INFO:Xst:2261 - The FF/Latch <front_1us_2> in Unit <form_imp_master> is equivalent to the following FF/Latch, which will be removed : <tick2_2> 
WARNING:Xst:2677 - Node <sch_28> of sequential type is unconnected in block <test_led>.
WARNING:Xst:2677 - Node <sch_29> of sequential type is unconnected in block <test_led>.
WARNING:Xst:2677 - Node <sch_30> of sequential type is unconnected in block <test_led>.
WARNING:Xst:2677 - Node <sch_31> of sequential type is unconnected in block <test_led>.
WARNING:Xst:2677 - Node <sch64_4> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch64_5> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch64_6> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch64_7> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_1> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_2> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_3> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_4> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_5> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_6> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:2677 - Node <sch5_7> of sequential type is unconnected in block <control_F5_F64>.
WARNING:Xst:1293 - FF/Latch <CRC_control_reg1> has a constant value of 0 in block <form_imp_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <accum_6> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_7> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_8> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_9> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_10> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_11> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_12> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_13> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_14> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_15> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_16> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_17> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_18> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_19> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_20> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_21> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_22> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_23> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_24> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_25> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_26> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_27> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_28> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_29> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_30> of sequential type is unconnected in block <usb_test>.
WARNING:Xst:2677 - Node <accum_31> of sequential type is unconnected in block <usb_test>.

Optimizing unit <top_modul> ...

Optimizing unit <test_led> ...

Optimizing unit <modul_t5min> ...

Optimizing unit <control_F5_F64> ...

Optimizing unit <rst> ...

Optimizing unit <Block_read_spi_1> ...

Optimizing unit <Block_upr_spi1_1> ...

Optimizing unit <Block_upr_spi1_2> ...

Optimizing unit <Block_upr_spi1_3> ...

Optimizing unit <form_imp_master> ...

Optimizing unit <tst_sg1> ...

Optimizing unit <control_TNO_TNC> ...

Optimizing unit <IMP_delayer> ...

Optimizing unit <tester_imp> ...

Optimizing unit <usb_test> ...

Optimizing unit <Block_read_spi_2> ...

Optimizing unit <Block_read_spi_3> ...

Optimizing unit <Block_read_spi_4> ...

Optimizing unit <Block_read_spi_5> ...

Optimizing unit <Block_read_spi_6> ...

Optimizing unit <Block_read_spi_7> ...

Optimizing unit <Block_read_spi_8> ...

Optimizing unit <Block_read_spi_9> ...

Optimizing unit <Block_read_spi_10> ...

Optimizing unit <Block_read_spi_11> ...

Optimizing unit <Block_read_spi_12> ...

Optimizing unit <Block_read_spi_13> ...

Optimizing unit <Block_read_spi_14> ...

Optimizing unit <Block_read_spi_15> ...

Optimizing unit <Block_read_spi_16> ...

Optimizing unit <Block_read_spi_17> ...

Optimizing unit <Block_read_spi_18> ...

Optimizing unit <Block_read_spi_19> ...

Optimizing unit <Block_read_spi_20> ...

Optimizing unit <Block_read_spi_21> ...

Optimizing unit <Block_read_spi_22> ...

Optimizing unit <Block_read_spi_23> ...

Optimizing unit <Block_read_spi_24> ...

Optimizing unit <Block_read_spi_25> ...

Optimizing unit <Block_read_spi_26> ...

Optimizing unit <Block_read_spi_27> ...

Optimizing unit <Block_read_spi_28> ...

Optimizing unit <Block_read_spi_29> ...

Optimizing unit <Block_read_spi_30> ...

Optimizing unit <Block_upr_spi1_4> ...

Optimizing unit <Block_upr_spi1_5> ...

Optimizing unit <Block_upr_spi1_6> ...

Optimizing unit <Block_upr_spi1_7> ...

Optimizing unit <Block_upr_spi1_8> ...

Optimizing unit <Block_upr_spi1_9> ...

Optimizing unit <Block_upr_spi1_10> ...

Optimizing unit <Block_upr_spi1_11> ...

Optimizing unit <Block_upr_spi1_12> ...

Optimizing unit <Block_upr_spi1_13> ...

Optimizing unit <Block_upr_spi1_14> ...

Optimizing unit <Block_upr_spi1_15> ...

Optimizing unit <Block_upr_spi1_16> ...

Optimizing unit <Block_upr_spi1_17> ...

Optimizing unit <Block_upr_spi1_18> ...

Optimizing unit <Block_upr_spi1_19> ...

Optimizing unit <Block_upr_spi1_20> ...

Optimizing unit <Block_upr_spi1_21> ...

Optimizing unit <Block_upr_spi1_22> ...

Optimizing unit <Block_upr_spi1_23> ...

Optimizing unit <Block_upr_spi1_24> ...

Optimizing unit <Block_upr_spi1_25> ...

Optimizing unit <Block_upr_spi1_26> ...

Optimizing unit <reset_long_1> ...

Optimizing unit <reset_long_2> ...

Optimizing unit <reset_long_3> ...

Optimizing unit <reset_long_4> ...

Optimizing unit <dcm_clk> ...

Optimizing unit <dcm2> ...
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_flg_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <front_rst_0> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <front_rst_0> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_32> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_0> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_1> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_2> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_3> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_4> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_5> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_6> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_7> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_8> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_9> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_10> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_11> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_12> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_13> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_14> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_15> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_16> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_17> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_18> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_19> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_31> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_30> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_29> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_28> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_27> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_26> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_25> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_24> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_23> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_22> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_21> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_out_20> has a constant value of 0 in block <spi_rd_imp12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_1> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_1> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_2> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_2> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_3> has a constant value of 0 in block <MCI_TNC_TNO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <front_rst_3> has a constant value of 0 in block <MCI_TNC24_TNO24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FLAG_ERROR5> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <FLAG_ERROR64> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_5_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_5_1> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_5_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_5_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_5_4> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_64_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_64_1> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_64_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_64_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <front_64_4> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_1> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_4> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_5> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_6> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_Main_7> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch64_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch64_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch5_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_1> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_4> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_5> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_6> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_5_7> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_0> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_1> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_2> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_3> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_4> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_5> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_6> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <sch_tst_64_7> of sequential type is unconnected in block <MF1US_controlCLK>.
WARNING:Xst:2677 - Node <ERROR_TNI> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <ERROR_TNP> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <FLAG_tobm_reg> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <ERROR_SUM_reg> of sequential type is unconnected in block <MFI>.
WARNING:Xst:2677 - Node <out_reg2> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <spi_CMND>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <spi_USB1>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <spi_USB1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_modul, actual ratio is 102.
Optimizing block <top_modul> to meet ratio 100 (+ 5) of 4656 slices :
Area constraint is met for block <top_modul>, final ratio is 102.

Final Macro Processing ...

Processing Unit <MCI_TNC24_TNO24> :
	Found 2-bit shift register for signal <front_tnc_1>.
	Found 2-bit shift register for signal <front_t1us_1>.
	Found 2-bit shift register for signal <front_tno_1>.
Unit <MCI_TNC24_TNO24> processed.

Processing Unit <MCI_TNC_TNO> :
	Found 2-bit shift register for signal <front_tnc_1>.
	Found 2-bit shift register for signal <front_t1us_1>.
	Found 2-bit shift register for signal <front_tno_1>.
Unit <MCI_TNC_TNO> processed.

Processing Unit <MFI> :
	Found 2-bit shift register for signal <tick4_1>.
	Found 2-bit shift register for signal <tkp_reg6>.
Unit <MFI> processed.

Processing Unit <reset1> :
	Found 32-bit shift register for signal <a_0>.
Unit <reset1> processed.

Processing Unit <reset2> :
	Found 32-bit shift register for signal <a_0>.
Unit <reset2> processed.

Processing Unit <spi_CMND> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_CMND> processed.

Processing Unit <spi_DDS_delay> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_DDS_delay> processed.

Processing Unit <spi_N_temp> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_N_temp> processed.

Processing Unit <spi_Pii1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pii1> processed.

Processing Unit <spi_Pii2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pii2> processed.

Processing Unit <spi_Pii3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pii3> processed.

Processing Unit <spi_Pip1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pip1> processed.

Processing Unit <spi_Pip2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pip2> processed.

Processing Unit <spi_Pip3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pip3> processed.

Processing Unit <spi_Pni1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pni1> processed.

Processing Unit <spi_Pni2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pni2> processed.

Processing Unit <spi_Pni3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pni3> processed.

Processing Unit <spi_Pnp1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pnp1> processed.

Processing Unit <spi_Pnp2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pnp2> processed.

Processing Unit <spi_Pnp3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Pnp3> processed.

Processing Unit <spi_QIT1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_QIT1> processed.

Processing Unit <spi_QIT2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_QIT2> processed.

Processing Unit <spi_QIT3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_QIT3> processed.

Processing Unit <spi_TEST_rd> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_TEST_rd> processed.

Processing Unit <spi_TEST_wr> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_TEST_wr> processed.

Processing Unit <spi_TNO> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_TNO> processed.

Processing Unit <spi_Time_TNC> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Time_TNC> processed.

Processing Unit <spi_Time_TNO> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_Time_TNO> processed.

Processing Unit <spi_USB1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_USB1> processed.

Processing Unit <spi_control1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_control1> processed.

Processing Unit <spi_dT_kalibrovka> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_dT_kalibrovka> processed.

Processing Unit <spi_dT_pomeha> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_dT_pomeha> processed.

Processing Unit <spi_flg_control> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_flg_control> processed.

Processing Unit <spi_rd_TNC24> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_TNC24> processed.

Processing Unit <spi_rd_TNO24> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_TNO24> processed.

Processing Unit <spi_rd_imp0> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp0> processed.

Processing Unit <spi_rd_imp1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp1> processed.

Processing Unit <spi_rd_imp10> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp10> processed.

Processing Unit <spi_rd_imp11> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp11> processed.

Processing Unit <spi_rd_imp12> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp12> processed.

Processing Unit <spi_rd_imp13> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp13> processed.

Processing Unit <spi_rd_imp14> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp14> processed.

Processing Unit <spi_rd_imp15> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp15> processed.

Processing Unit <spi_rd_imp16> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp16> processed.

Processing Unit <spi_rd_imp17> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp17> processed.

Processing Unit <spi_rd_imp18> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp18> processed.

Processing Unit <spi_rd_imp19> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp19> processed.

Processing Unit <spi_rd_imp2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp2> processed.

Processing Unit <spi_rd_imp20> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp20> processed.

Processing Unit <spi_rd_imp3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp3> processed.

Processing Unit <spi_rd_imp4> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp4> processed.

Processing Unit <spi_rd_imp5> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp5> processed.

Processing Unit <spi_rd_imp6> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp6> processed.

Processing Unit <spi_rd_imp7> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp7> processed.

Processing Unit <spi_rd_imp8> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp8> processed.

Processing Unit <spi_rd_imp9> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_rd_imp9> processed.

Processing Unit <spi_test> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_test> processed.

Processing Unit <spi_tst32> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_tst32> processed.

Processing Unit <spi_upr1> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_upr1> processed.

Processing Unit <spi_upr2> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_upr2> processed.

Processing Unit <spi_upr3> :
	Found 2-bit shift register for signal <front_clk_spi_1>.
	Found 2-bit shift register for signal <front_cs_spi_1>.
Unit <spi_upr3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5242
 Flip-Flops                                            : 5242
# Shift Registers                                      : 122
 2-bit shift register                                  : 120
 32-bit shift register                                 : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_modul.ngr
Top Level Output File Name         : top_modul
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 133

Cell Usage :
# BELS                             : 9607
#      BUF                         : 3
#      GND                         : 75
#      INV                         : 166
#      LUT1                        : 898
#      LUT2                        : 700
#      LUT2_D                      : 16
#      LUT3                        : 1166
#      LUT3_D                      : 3
#      LUT3_L                      : 25
#      LUT4                        : 2888
#      LUT4_D                      : 68
#      LUT4_L                      : 641
#      MULT_AND                    : 28
#      MUXCY                       : 1558
#      MUXF5                       : 198
#      VCC                         : 18
#      XORCY                       : 1156
# FlipFlops/Latches                : 5364
#      FD                          : 415
#      FDE                         : 2081
#      FDR                         : 9
#      FDRE                        : 2082
#      FDRS                        : 21
#      FDRSE                       : 25
#      FDS                         : 5
#      FDS_1                       : 30
#      FDSE                        : 696
# Shift Registers                  : 124
#      SRL16                       : 121
#      SRL16E                      : 1
#      SRLC16                      : 2
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 124
#      IBUF                        : 37
#      IBUFG                       : 4
#      OBUF                        : 83
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                     4642  out of   4656    99%  
 Number of Slice Flip Flops:           5364  out of   9312    57%  
 Number of 4 input LUTs:               6695  out of   9312    71%  
    Number used as logic:              6571
    Number used as Shift registers:     124
 Number of IOs:                         133
 Number of bonded IOBs:                 123  out of    158    77%  
 Number of GCLKs:                         9  out of     24    37%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 232   |
clk                                | DCM_SP_INST:CLKFX      | 5     |
clk                                | DCM_SP_INST:CLKFX      | 5251  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 38.333ns (Maximum Frequency: 26.087MHz)
   Minimum input arrival time before clock: 9.107ns
   Maximum output required time after clock: 9.212ns
   Maximum combinational path delay: 10.393ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 38.333ns (frequency: 26.087MHz)
  Total number of paths / destination ports: 1823884 / 12403
-------------------------------------------------------------------------
Delay:               11.979ns (Levels of Logic = 37)
  Source:            MFI/Alfa_0 (FF)
  Destination:       MFI/var_TNC_rg_31 (FF)
  Source Clock:      clk rising 3.2X
  Destination Clock: clk rising 3.2X

  Data Path: MFI/Alfa_0 to MFI/var_TNC_rg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  Alfa_0 (Alfa_0)
     LUT2:I0->O            1   0.704   0.000  Madd_TNI_rg_add0002_lut<0> (Madd_TNI_rg_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_TNI_rg_add0002_cy<0> (Madd_TNI_rg_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_TNI_rg_add0002_cy<1> (Madd_TNI_rg_add0002_cy<1>)
     XORCY:CI->O           6   0.804   0.704  Madd_TNI_rg_add0002_xor<2> (TNI_rg_add0002<2>)
     LUT3:I2->O            2   0.704   0.451  Madd_TKP_rg_addsub0001R11 (Madd_TKP_rg_addsub0001R1)
     LUT4:I3->O            1   0.704   0.000  Madd_TNP_rg_add0001_Madd_lut<2> (Madd_TNP_rg_add0001_Madd_lut<2>)
     MUXCY:S->O            1   0.464   0.000  Madd_TNP_rg_add0001_Madd_cy<2> (Madd_TNP_rg_add0001_Madd_cy<2>)
     XORCY:CI->O           4   0.804   0.666  Madd_TNP_rg_add0001_Madd_xor<3> (TNP_rg_add0001<3>)
     LUT2:I1->O            0   0.704   0.000  Madd_var_TNC_rg_add0000C21 (Madd_var_TNC_rg_add0000C2)
     MUXCY:DI->O           1   0.888   0.000  Madd_var_TNC_rg_add0000_Madd_cy<4> (Madd_var_TNC_rg_add0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<5> (Madd_var_TNC_rg_add0000_Madd_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<6> (Madd_var_TNC_rg_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<7> (Madd_var_TNC_rg_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<8> (Madd_var_TNC_rg_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<9> (Madd_var_TNC_rg_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<10> (Madd_var_TNC_rg_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<11> (Madd_var_TNC_rg_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<12> (Madd_var_TNC_rg_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<13> (Madd_var_TNC_rg_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<14> (Madd_var_TNC_rg_add0000_Madd_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<15> (Madd_var_TNC_rg_add0000_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<16> (Madd_var_TNC_rg_add0000_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<17> (Madd_var_TNC_rg_add0000_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<18> (Madd_var_TNC_rg_add0000_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<19> (Madd_var_TNC_rg_add0000_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<20> (Madd_var_TNC_rg_add0000_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<21> (Madd_var_TNC_rg_add0000_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<22> (Madd_var_TNC_rg_add0000_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<23> (Madd_var_TNC_rg_add0000_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<24> (Madd_var_TNC_rg_add0000_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<25> (Madd_var_TNC_rg_add0000_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<26> (Madd_var_TNC_rg_add0000_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<27> (Madd_var_TNC_rg_add0000_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<28> (Madd_var_TNC_rg_add0000_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<29> (Madd_var_TNC_rg_add0000_Madd_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_var_TNC_rg_add0000_Madd_cy<30> (Madd_var_TNC_rg_add0000_Madd_cy<30>)
     XORCY:CI->O           1   0.804   0.000  Madd_var_TNC_rg_add0000_Madd_xor<31> (var_TNC_rg_add0000<31>)
     FDE:D                     0.308          var_TNC_rg_31
    ----------------------------------------
    Total                     11.979ns (9.536ns logic, 2.443ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3016 / 3016
-------------------------------------------------------------------------
Offset:              9.107ns (Levels of Logic = 5)
  Source:            CS_FPGA_MK (PAD)
  Destination:       spi_upr1/flag_0 (FF)
  Destination Clock: clk rising 3.2X

  Data Path: CS_FPGA_MK to spi_upr1/flag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.420  CS_FPGA_MK_IBUFG (CS_FPGA_MK_IBUFG)
     BUFG:I->O           303   1.457   1.523  U2 (xCS_FPGA_MK)
     begin scope: 'spi_upr1'
     LUT4:I0->O            2   0.704   0.622  flag_not00011 (N131)
     LUT4:I0->O            2   0.704   0.447  flag_not000146 (flag_not0001)
     FDSE:CE                   0.555          flag_0
    ----------------------------------------
    Total                      9.107ns (6.095ns logic, 3.012ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 53
-------------------------------------------------------------------------
Offset:              9.212ns (Levels of Logic = 6)
  Source:            spi_rd_TNO24/reg_o (FF)
  Destination:       MISO_MK (PAD)
  Source Clock:      clk falling 3.2X

  Data Path: spi_rd_TNO24/reg_o to MISO_MK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            1   0.591   0.595  reg_o (reg_o)
     end scope: 'spi_rd_TNO24'
     LUT4:I0->O            1   0.704   0.595  MISO_MK49 (MISO_MK49)
     LUT4:I0->O            1   0.704   0.424  MISO_MK81 (MISO_MK81)
     LUT4:I3->O            1   0.704   0.499  MISO_MK102_SW0 (N0)
     LUT4:I1->O            1   0.704   0.420  MISO_MK102 (MISO_MK_OBUF)
     OBUF:I->O                 3.272          MISO_MK_OBUF (MISO_MK)
    ----------------------------------------
    Total                      9.212ns (6.679ns logic, 2.533ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 12
-------------------------------------------------------------------------
Delay:               10.393ns (Levels of Logic = 4)
  Source:            MOSI_MK (PAD)
  Destination:       MOSI_W5100 (PAD)

  Data Path: MOSI_MK to MOSI_W5100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.420  MOSI_MK_IBUFG (MOSI_MK_IBUFG)
     BUFG:I->O            57   1.457   1.445  U1 (xMOSI_MK)
     LUT2:I0->O            1   0.704   0.420  MOSI_W51001 (MOSI_W5100_OBUF)
     OBUF:I->O                 3.272          MOSI_W5100_OBUF (MOSI_W5100)
    ----------------------------------------
    Total                     10.393ns (8.108ns logic, 2.285ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 72.15 secs
 
--> 

Total memory usage is 458440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2143 (   0 filtered)
Number of infos    :  119 (   0 filtered)

