{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 09:12:54 2017 " "Info: Processing started: Mon Nov 13 09:12:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SR_latch -c SR_latch --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SR_latch -c SR_latch --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sr_latch_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR_latch_block " "Info: Found entity 1: SR_latch_block" {  } { { "SR_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/SR_latch_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_clocked_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sr_latch_clocked_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR_latch_clocked_block " "Info: Found entity 1: SR_latch_clocked_block" {  } { { "SR_latch_clocked_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/SR_latch_clocked_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_latch_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch_block " "Info: Found entity 1: D_latch_block" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_ms_d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file positive_ms_d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Positive_MS_D_latch " "Info: Found entity 1: Positive_MS_D_latch" {  } { { "Positive_MS_D_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/Positive_MS_D_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_ms_d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file negative_ms_d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Negative_MS_D_latch " "Info: Found entity 1: Negative_MS_D_latch" {  } { { "Negative_MS_D_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/Negative_MS_D_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file jk_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JK_ff " "Info: Found entity 1: JK_ff" {  } { { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "T_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/T_ff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparison_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_block " "Info: Found entity 1: comparison_block" {  } { { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "comparison_block " "Info: Elaborating entity \"comparison_block\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch_block D_latch_block:inst " "Info: Elaborating entity \"D_latch_block\" for hierarchy \"D_latch_block:inst\"" {  } { { "comparison_block.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 48 448 544 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_MS_D_latch Positive_MS_D_latch:inst2 " "Info: Elaborating entity \"Positive_MS_D_latch\" for hierarchy \"Positive_MS_D_latch:inst2\"" {  } { { "comparison_block.bdf" "inst2" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 256 448 544 352 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negative_MS_D_latch Negative_MS_D_latch:inst1 " "Info: Elaborating entity \"Negative_MS_D_latch\" for hierarchy \"Negative_MS_D_latch:inst1\"" {  } { { "comparison_block.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 152 448 544 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 09:12:54 2017 " "Info: Processing ended: Mon Nov 13 09:12:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
