// Seed: 4039368716
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    output tri id_15,
    input tri1 id_16,
    output uwire id_17,
    output uwire id_18,
    input wire id_19
);
  assign id_9 = 1;
  assign id_0 = 1;
  wire id_21;
  assign module_1.type_0 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  wand  id_2
    , id_4
);
  wire id_5;
  wire id_6;
  always begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
