0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1596058152,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1602435290,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,XBar2,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v,1597603247,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,aFIFO,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v,1604173479,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,ConvolutionAccelerator,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1603159845,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v,1600035629,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,ConvolutionController,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1595183786,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Image_Convolution.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplyComputePynq,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Image_Convolution.v,1604504930,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Image_Convolution,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v,1602776136,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,convolve3x3int_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1602775276,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,,,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../../Sources;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/6b56/hdl;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/8b3d;../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
