begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for xc16x.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"xc16x-desc.h"
end_include

begin_include
include|#
directive|include
file|"xc16x-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"xc16x"
block|,
name|MACH_XC16X
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"xc16x"
block|,
name|ISA_XC16X
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|PIPE_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"NONE"
block|,
name|PIPE_NONE
block|}
block|,
block|{
literal|"OS"
block|,
name|PIPE_OS
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xc16x_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELOC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xc16x_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xc16x_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELOC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"HASH-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DOT-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"POF-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PAG-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SOF-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEG-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xc16x_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PIPE"
block|,
operator|&
name|PIPE_attr
index|[
literal|0
index|]
block|,
operator|&
name|PIPE_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|xc16x_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"xc16x"
block|,
literal|16
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|xc16x_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"xc16x"
block|,
literal|"xc16x"
block|,
name|MACH_XC16X
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_gr_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_ext_names_entries
index|[]
init|=
block|{
block|{
literal|"0x1"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x2"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x3"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x4"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"1"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"2"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"3"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"4"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_ext_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_ext_names_entries
index|[
literal|0
index|]
block|,
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_psw_names_entries
index|[]
init|=
block|{
block|{
literal|"IEN"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r0.11"
block|,
literal|240
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1.11"
block|,
literal|241
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2.11"
block|,
literal|242
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3.11"
block|,
literal|243
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4.11"
block|,
literal|244
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5.11"
block|,
literal|245
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6.11"
block|,
literal|246
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7.11"
block|,
literal|247
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8.11"
block|,
literal|248
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9.11"
block|,
literal|249
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10.11"
block|,
literal|250
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11.11"
block|,
literal|251
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12.11"
block|,
literal|252
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13.11"
block|,
literal|253
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14.11"
block|,
literal|254
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15.11"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_psw_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_psw_names_entries
index|[
literal|0
index|]
block|,
literal|17
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_grb_names_entries
index|[]
init|=
block|{
block|{
literal|"rl0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh0"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl1"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh1"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl2"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh2"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl3"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh3"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl4"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh4"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl5"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh5"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl6"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh6"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl7"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh7"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_grb_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_grb_names_entries
index|[
literal|0
index|]
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_conditioncode_names_entries
index|[]
init|=
block|{
block|{
literal|"cc_UC"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NET"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_Z"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_EQ"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NZ"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NE"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_V"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NV"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_N"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NN"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_ULT"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_UGE"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_C"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NC"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SGT"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SLE"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SLT"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SGE"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_UGT"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_ULE"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_conditioncode_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_conditioncode_names_entries
index|[
literal|0
index|]
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_extconditioncode_names_entries
index|[]
init|=
block|{
block|{
literal|"cc_UC"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NET"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_Z"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_EQ"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NZ"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NE"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_V"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NV"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_N"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NN"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_ULT"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_UGE"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_C"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_NC"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SGT"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SLE"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SLT"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_SGE"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_UGT"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_ULE"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_nusr0"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_nusr1"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_usr0"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc_usr1"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_extconditioncode_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_extconditioncode_names_entries
index|[
literal|0
index|]
block|,
literal|24
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_grb8_names_entries
index|[]
init|=
block|{
block|{
literal|"dpp0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cp"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdc"
block|,
literal|135
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"csp"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"vecseg"
block|,
literal|137
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkov"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkun"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon1"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon2"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"zeros"
block|,
literal|142
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ones"
block|,
literal|143
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spseg"
block|,
literal|134
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tfr"
block|,
literal|214
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl0"
block|,
literal|240
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh0"
block|,
literal|241
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl1"
block|,
literal|242
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh1"
block|,
literal|243
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl2"
block|,
literal|244
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh2"
block|,
literal|245
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl3"
block|,
literal|246
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh3"
block|,
literal|247
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl4"
block|,
literal|248
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh4"
block|,
literal|249
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl5"
block|,
literal|250
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh5"
block|,
literal|251
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl6"
block|,
literal|252
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh6"
block|,
literal|253
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl7"
block|,
literal|254
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh7"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_grb8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_grb8_names_entries
index|[
literal|0
index|]
block|,
literal|36
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_r8_names_entries
index|[]
init|=
block|{
block|{
literal|"dpp0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cp"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdc"
block|,
literal|135
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"csp"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"vecseg"
block|,
literal|137
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkov"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkun"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon1"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon2"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"zeros"
block|,
literal|142
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ones"
block|,
literal|143
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spseg"
block|,
literal|134
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tfr"
block|,
literal|214
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r0"
block|,
literal|240
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|241
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|242
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|243
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|244
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|245
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|246
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|247
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|248
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|249
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|250
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|251
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|252
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|253
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|254
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_r8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_r8_names_entries
index|[
literal|0
index|]
block|,
literal|36
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_regmem8_names_entries
index|[]
init|=
block|{
block|{
literal|"dpp0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cp"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdc"
block|,
literal|135
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"csp"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"vecseg"
block|,
literal|137
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkov"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkun"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon1"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon2"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"zeros"
block|,
literal|142
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ones"
block|,
literal|143
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spseg"
block|,
literal|134
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tfr"
block|,
literal|214
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r0"
block|,
literal|240
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|241
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|242
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|243
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|244
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|245
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|246
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|247
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|248
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|249
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|250
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|251
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|252
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|253
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|254
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_regmem8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_regmem8_names_entries
index|[
literal|0
index|]
block|,
literal|36
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_regdiv8_names_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|68
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|85
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|102
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|119
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|153
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|170
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|187
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|204
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|221
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|238
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_regdiv8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_regdiv8_names_entries
index|[
literal|0
index|]
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_reg0_name_entries
index|[]
init|=
block|{
block|{
literal|"0x1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xa"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xb"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xc"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xd"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xe"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0xf"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_reg0_name
init|=
block|{
operator|&
name|xc16x_cgen_opval_reg0_name_entries
index|[
literal|0
index|]
block|,
literal|30
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_reg0_name1_entries
index|[]
init|=
block|{
block|{
literal|"0x1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"0x7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_reg0_name1
init|=
block|{
operator|&
name|xc16x_cgen_opval_reg0_name1_entries
index|[
literal|0
index|]
block|,
literal|14
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_regbmem8_names_entries
index|[]
init|=
block|{
block|{
literal|"dpp0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|136
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cp"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdc"
block|,
literal|135
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"csp"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"vecseg"
block|,
literal|137
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkov"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkun"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon1"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon2"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"zeros"
block|,
literal|142
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ones"
block|,
literal|143
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spseg"
block|,
literal|134
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tfr"
block|,
literal|214
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl0"
block|,
literal|240
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh0"
block|,
literal|241
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl1"
block|,
literal|242
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh1"
block|,
literal|243
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl2"
block|,
literal|244
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh2"
block|,
literal|245
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl3"
block|,
literal|246
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh3"
block|,
literal|247
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl4"
block|,
literal|248
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh4"
block|,
literal|249
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl5"
block|,
literal|250
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh5"
block|,
literal|251
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl6"
block|,
literal|252
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh6"
block|,
literal|253
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rl7"
block|,
literal|254
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rh7"
block|,
literal|255
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_regbmem8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_regbmem8_names_entries
index|[
literal|0
index|]
block|,
literal|36
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xc16x_cgen_opval_memgr8_names_entries
index|[]
init|=
block|{
block|{
literal|"dpp0"
block|,
literal|65024
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp1"
block|,
literal|65026
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp2"
block|,
literal|65028
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpp3"
block|,
literal|65030
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|65296
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cp"
block|,
literal|65040
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|65038
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|65036
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdc"
block|,
literal|65294
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|65042
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"csp"
block|,
literal|65032
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"vecseg"
block|,
literal|65298
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkov"
block|,
literal|65044
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stkun"
block|,
literal|65046
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon1"
block|,
literal|65048
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpucon2"
block|,
literal|65050
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"zeros"
block|,
literal|65308
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ones"
block|,
literal|65310
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spseg"
block|,
literal|65292
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tfr"
block|,
literal|65452
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xc16x_cgen_opval_memgr8_names
init|=
block|{
operator|&
name|xc16x_cgen_opval_memgr8_names_entries
index|[
literal|0
index|]
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|xc16x_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ext"
block|,
name|HW_H_EXT
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_ext_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-psw"
block|,
name|HW_H_PSW
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_psw_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-grb"
block|,
name|HW_H_GRB
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_grb_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cc"
block|,
name|HW_H_CC
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_conditioncode_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ecc"
block|,
name|HW_H_ECC
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_extconditioncode_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-grb8"
block|,
name|HW_H_GRB8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_grb8_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r8"
block|,
name|HW_H_R8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_r8_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-regmem8"
block|,
name|HW_H_REGMEM8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_regmem8_names
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-regdiv8"
block|,
name|HW_H_REGDIV8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_regdiv8_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r0"
block|,
name|HW_H_R0
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_reg0_name
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r01"
block|,
name|HW_H_R01
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_reg0_name1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-regbmem8"
block|,
name|HW_H_REGBMEM8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_regbmem8_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-memgr8"
block|,
name|HW_H_MEMGR8
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xc16x_cgen_opval_memgr8_names
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cond"
block|,
name|HW_H_COND
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cbit"
block|,
name|HW_H_CBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sgtdis"
block|,
name|HW_H_SGTDIS
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|xc16x_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|XC16X_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP1
block|,
literal|"f-op1"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP2
block|,
literal|"f-op2"
block|,
literal|0
block|,
literal|32
block|,
literal|3
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_CONDCODE
block|,
literal|"f-condcode"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_ICONDCODE
block|,
literal|"f-icondcode"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_RCOND
block|,
literal|"f-rcond"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_QCOND
block|,
literal|"f-qcond"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_EXTCCODE
block|,
literal|"f-extccode"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_R0
block|,
literal|"f-r0"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_R1
block|,
literal|"f-r1"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_R2
block|,
literal|"f-r2"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_R3
block|,
literal|"f-r3"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_R4
block|,
literal|"f-r4"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM2
block|,
literal|"f-uimm2"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM3
block|,
literal|"f-uimm3"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM4
block|,
literal|"f-uimm4"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM7
block|,
literal|"f-uimm7"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|7
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM8
block|,
literal|"f-uimm8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_UIMM16
block|,
literal|"f-uimm16"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_MEMORY
block|,
literal|"f-memory"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_MEMGR8
block|,
literal|"f-memgr8"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REL8
block|,
literal|"f-rel8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_RELHI8
block|,
literal|"f-relhi8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REG8
block|,
literal|"f-reg8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REGMEM8
block|,
literal|"f-regmem8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REGOFF8
block|,
literal|"f-regoff8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REGHI8
block|,
literal|"f-reghi8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_REGB8
block|,
literal|"f-regb8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_SEG8
block|,
literal|"f-seg8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_SEGNUM8
block|,
literal|"f-segnum8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_MASK8
block|,
literal|"f-mask8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_PAGENUM
block|,
literal|"f-pagenum"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_DATAHI8
block|,
literal|"f-datahi8"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_DATA8
block|,
literal|"f-data8"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OFFSET16
block|,
literal|"f-offset16"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT1
block|,
literal|"f-op-bit1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT2
block|,
literal|"f-op-bit2"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT4
block|,
literal|"f-op-bit4"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT3
block|,
literal|"f-op-bit3"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_2BIT
block|,
literal|"f-op-2bit"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BITONE
block|,
literal|"f-op-bitone"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_ONEBIT
block|,
literal|"f-op-onebit"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_1BIT
block|,
literal|"f-op-1bit"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_LBIT4
block|,
literal|"f-op-lbit4"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_LBIT2
block|,
literal|"f-op-lbit2"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT8
block|,
literal|"f-op-bit8"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_OP_BIT16
block|,
literal|"f-op-bit16"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_QBIT
block|,
literal|"f-qbit"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_QLOBIT
block|,
literal|"f-qlobit"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_QHIBIT
block|,
literal|"f-qhibit"
block|,
literal|0
block|,
literal|32
block|,
literal|27
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_QLOBIT2
block|,
literal|"f-qlobit2"
block|,
literal|0
block|,
literal|32
block|,
literal|27
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|XC16X_F_POF
block|,
literal|"f-pof"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XC16X_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XC16X_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|xc16x_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|XC16X_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sr: source register */
block|{
literal|"sr"
block|,
name|XC16X_OPERAND_SR
block|,
name|HW_H_GR
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dr: destination register */
block|{
literal|"dr"
block|,
name|XC16X_OPERAND_DR
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dri: destination register */
block|{
literal|"dri"
block|,
name|XC16X_OPERAND_DRI
block|,
name|HW_H_GR
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srb: source register */
block|{
literal|"srb"
block|,
name|XC16X_OPERAND_SRB
block|,
name|HW_H_GRB
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* drb: destination register */
block|{
literal|"drb"
block|,
name|XC16X_OPERAND_DRB
block|,
name|HW_H_GRB
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sr2: 2 bit source register */
block|{
literal|"sr2"
block|,
name|XC16X_OPERAND_SR2
block|,
name|HW_H_GR
block|,
literal|9
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R0
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* src1: source register 1 */
block|{
literal|"src1"
block|,
name|XC16X_OPERAND_SRC1
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* src2: source register 2 */
block|{
literal|"src2"
block|,
name|XC16X_OPERAND_SRC2
block|,
name|HW_H_GR
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srdiv: source register 2 */
block|{
literal|"srdiv"
block|,
name|XC16X_OPERAND_SRDIV
block|,
name|HW_H_REGDIV8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REG8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* RegNam: PSW bits */
block|{
literal|"RegNam"
block|,
name|XC16X_OPERAND_REGNAM
block|,
name|HW_H_PSW
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REG8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm2: 2 bit unsigned number */
block|{
literal|"uimm2"
block|,
name|XC16X_OPERAND_UIMM2
block|,
name|HW_H_EXT
block|,
literal|13
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm3: 3 bit unsigned number */
block|{
literal|"uimm3"
block|,
name|XC16X_OPERAND_UIMM3
block|,
name|HW_H_R01
block|,
literal|10
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM3
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm4: 4 bit unsigned number */
block|{
literal|"uimm4"
block|,
name|XC16X_OPERAND_UIMM4
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM4
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm7: 7 bit trap number */
block|{
literal|"uimm7"
block|,
name|XC16X_OPERAND_UIMM7
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM7
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm8: 8 bit unsigned immediate */
block|{
literal|"uimm8"
block|,
name|XC16X_OPERAND_UIMM8
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm16: 16 bit unsigned immediate */
block|{
literal|"uimm16"
block|,
name|XC16X_OPERAND_UIMM16
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* upof16: 16 bit unsigned immediate */
block|{
literal|"upof16"
block|,
name|XC16X_OPERAND_UPOF16
block|,
name|HW_H_ADDR
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_MEMORY
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|POF_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reg8: 8 bit word register number */
block|{
literal|"reg8"
block|,
name|XC16X_OPERAND_REG8
block|,
name|HW_H_R8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REG8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* regmem8: 8 bit word register number */
block|{
literal|"regmem8"
block|,
name|XC16X_OPERAND_REGMEM8
block|,
name|HW_H_REGMEM8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGMEM8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* regbmem8: 8 bit byte register number */
block|{
literal|"regbmem8"
block|,
name|XC16X_OPERAND_REGBMEM8
block|,
name|HW_H_REGBMEM8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGMEM8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* regoff8: 8 bit word register number */
block|{
literal|"regoff8"
block|,
name|XC16X_OPERAND_REGOFF8
block|,
name|HW_H_R8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGOFF8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reghi8: 8 bit word register number */
block|{
literal|"reghi8"
block|,
name|XC16X_OPERAND_REGHI8
block|,
name|HW_H_R8
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGHI8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* regb8: 8 bit byte register number */
block|{
literal|"regb8"
block|,
name|XC16X_OPERAND_REGB8
block|,
name|HW_H_GRB8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGB8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* genreg: 8 bit word register number */
block|{
literal|"genreg"
block|,
name|XC16X_OPERAND_GENREG
block|,
name|HW_H_R8
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REGB8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* seg: 8 bit segment number */
block|{
literal|"seg"
block|,
name|XC16X_OPERAND_SEG
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_SEG8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* seghi8: 8 bit hi segment number */
block|{
literal|"seghi8"
block|,
name|XC16X_OPERAND_SEGHI8
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_SEGNUM8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* caddr: 16 bit address offset */
block|{
literal|"caddr"
block|,
name|XC16X_OPERAND_CADDR
block|,
name|HW_H_ADDR
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OFFSET16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rel: 8 bit signed relative offset */
block|{
literal|"rel"
block|,
name|XC16X_OPERAND_REL
block|,
name|HW_H_SINT
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_REL8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* relhi: hi 8 bit signed relative offset */
block|{
literal|"relhi"
block|,
name|XC16X_OPERAND_RELHI
block|,
name|HW_H_SINT
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_RELHI8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* condbit: condition bit */
block|{
literal|"condbit"
block|,
name|XC16X_OPERAND_CONDBIT
block|,
name|HW_H_COND
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bit1: gap of 1 bit */
block|{
literal|"bit1"
block|,
name|XC16X_OPERAND_BIT1
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_BIT1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bit2: gap of 2 bits */
block|{
literal|"bit2"
block|,
name|XC16X_OPERAND_BIT2
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_BIT2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bit4: gap of 4 bits */
block|{
literal|"bit4"
block|,
name|XC16X_OPERAND_BIT4
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_BIT4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbit4: gap of 4 bits */
block|{
literal|"lbit4"
block|,
name|XC16X_OPERAND_LBIT4
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_LBIT4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbit2: gap of 2 bits */
block|{
literal|"lbit2"
block|,
name|XC16X_OPERAND_LBIT2
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_LBIT2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bit8: gap of 8 bits */
block|{
literal|"bit8"
block|,
name|XC16X_OPERAND_BIT8
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_BIT8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* u4: gap of 4 bits */
block|{
literal|"u4"
block|,
name|XC16X_OPERAND_U4
block|,
name|HW_H_R0
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bitone: field of 1 bit */
block|{
literal|"bitone"
block|,
name|XC16X_OPERAND_BITONE
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_ONEBIT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bit01: field of 1 bit */
block|{
literal|"bit01"
block|,
name|XC16X_OPERAND_BIT01
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OP_1BIT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cond: condition code */
block|{
literal|"cond"
block|,
name|XC16X_OPERAND_COND
block|,
name|HW_H_CC
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_CONDCODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* icond: indirect condition code */
block|{
literal|"icond"
block|,
name|XC16X_OPERAND_ICOND
block|,
name|HW_H_CC
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_ICONDCODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extcond: extended condition code */
block|{
literal|"extcond"
block|,
name|XC16X_OPERAND_EXTCOND
block|,
name|HW_H_ECC
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_EXTCCODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* memory: 16 bit memory */
block|{
literal|"memory"
block|,
name|XC16X_OPERAND_MEMORY
block|,
name|HW_H_ADDR
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_MEMORY
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* memgr8: 16 bit memory */
block|{
literal|"memgr8"
block|,
name|XC16X_OPERAND_MEMGR8
block|,
name|HW_H_MEMGR8
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_MEMGR8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbit: carry bit */
block|{
literal|"cbit"
block|,
name|XC16X_OPERAND_CBIT
block|,
name|HW_H_CBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* qbit: bit addr */
block|{
literal|"qbit"
block|,
name|XC16X_OPERAND_QBIT
block|,
name|HW_H_UINT
block|,
literal|7
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_QBIT
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DOT_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* qlobit: bit addr */
block|{
literal|"qlobit"
block|,
name|XC16X_OPERAND_QLOBIT
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_QLOBIT
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DOT_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* qhibit: bit addr */
block|{
literal|"qhibit"
block|,
name|XC16X_OPERAND_QHIBIT
block|,
name|HW_H_UINT
block|,
literal|27
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_QHIBIT
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DOT_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mask8: 8 bit mask */
block|{
literal|"mask8"
block|,
name|XC16X_OPERAND_MASK8
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_MASK8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* masklo8: 8 bit mask */
block|{
literal|"masklo8"
block|,
name|XC16X_OPERAND_MASKLO8
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_DATAHI8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pagenum: 10 bit page number */
block|{
literal|"pagenum"
block|,
name|XC16X_OPERAND_PAGENUM
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_PAGENUM
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* data8: 8 bit data */
block|{
literal|"data8"
block|,
name|XC16X_OPERAND_DATA8
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_DATA8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* datahi8: 8 bit data */
block|{
literal|"datahi8"
block|,
name|XC16X_OPERAND_DATAHI8
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_DATAHI8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sgtdisbit: segmentation enable bit */
block|{
literal|"sgtdisbit"
block|,
name|XC16X_OPERAND_SGTDISBIT
block|,
name|HW_H_SGTDIS
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* upag16: 16 bit unsigned immediate */
block|{
literal|"upag16"
block|,
name|XC16X_OPERAND_UPAG16
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_UIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PAG_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* useg8: 8 bit segment  */
block|{
literal|"useg8"
block|,
name|XC16X_OPERAND_USEG8
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_SEG8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEG_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* useg16: 16 bit address offset */
block|{
literal|"useg16"
block|,
name|XC16X_OPERAND_USEG16
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OFFSET16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEG_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* usof16: 16 bit address offset */
block|{
literal|"usof16"
block|,
name|XC16X_OPERAND_USOF16
block|,
name|HW_H_UINT
block|,
literal|31
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xc16x_cgen_ifld_table
index|[
name|XC16X_F_OFFSET16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SOF_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* hash: # prefix */
block|{
literal|"hash"
block|,
name|XC16X_OPERAND_HASH
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dot: . prefix */
block|{
literal|"dot"
block|,
name|XC16X_OPERAND_DOT
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pof: pof: prefix */
block|{
literal|"pof"
block|,
name|XC16X_OPERAND_POF
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pag: pag: prefix */
block|{
literal|"pag"
block|,
name|XC16X_OPERAND_PAG
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sof: sof: prefix */
block|{
literal|"sof"
block|,
name|XC16X_OPERAND_SOF
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* segm: seg: prefix */
block|{
literal|"segm"
block|,
name|XC16X_OPERAND_SEGM
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|xc16x_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_ADDRPOF
block|,
literal|"addrpof"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_SUBRPOF
block|,
literal|"subrpof"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_ADDBRPOF
block|,
literal|"addbrpof"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_SUBBRPOF
block|,
literal|"subbrpof"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$pag$upag16 */
block|{
name|XC16X_INSN_ADDRPAG
block|,
literal|"addrpag"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$pag$upag16 */
block|{
name|XC16X_INSN_SUBRPAG
block|,
literal|"subrpag"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$pag$upag16 */
block|{
name|XC16X_INSN_ADDBRPAG
block|,
literal|"addbrpag"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$pag$upag16 */
block|{
name|XC16X_INSN_SUBBRPAG
block|,
literal|"subbrpag"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_ADDCRPOF
block|,
literal|"addcrpof"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_SUBCRPOF
block|,
literal|"subcrpof"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_ADDCBRPOF
block|,
literal|"addcbrpof"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_SUBCBRPOF
block|,
literal|"subcbrpof"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$pag$upag16 */
block|{
name|XC16X_INSN_ADDCRPAG
block|,
literal|"addcrpag"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$pag$upag16 */
block|{
name|XC16X_INSN_SUBCRPAG
block|,
literal|"subcrpag"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$pag$upag16 */
block|{
name|XC16X_INSN_ADDCBRPAG
block|,
literal|"addcbrpag"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$pag$upag16 */
block|{
name|XC16X_INSN_SUBCBRPAG
block|,
literal|"subcbrpag"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_ADDRPOFR
block|,
literal|"addrpofr"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_SUBRPOFR
block|,
literal|"subrpofr"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_ADDBRPOFR
block|,
literal|"addbrpofr"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_SUBBRPOFR
block|,
literal|"subbrpofr"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_ADDCRPOFR
block|,
literal|"addcrpofr"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_SUBCRPOFR
block|,
literal|"subcrpofr"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_ADDCBRPOFR
block|,
literal|"addcbrpofr"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_SUBCBRPOFR
block|,
literal|"subcbrpofr"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$hash$pof$uimm16 */
block|{
name|XC16X_INSN_ADDRHPOF
block|,
literal|"addrhpof"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$hash$pof$uimm16 */
block|{
name|XC16X_INSN_SUBRHPOF
block|,
literal|"subrhpof"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$hash$pag$uimm16 */
block|{
name|XC16X_INSN_ADDBRHPOF
block|,
literal|"addbrhpof"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$hash$pag$uimm16 */
block|{
name|XC16X_INSN_SUBBRHPOF
block|,
literal|"subbrhpof"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_ADDRHPOF3
block|,
literal|"addrhpof3"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_SUBRHPOF3
block|,
literal|"subrhpof3"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_ADDBRHPAG3
block|,
literal|"addbrhpag3"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_SUBBRHPAG3
block|,
literal|"subbrhpag3"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_ADDRHPAG3
block|,
literal|"addrhpag3"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_SUBRHPAG3
block|,
literal|"subrhpag3"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_ADDBRHPOF3
block|,
literal|"addbrhpof3"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_SUBBRHPOF3
block|,
literal|"subbrhpof3"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$hash$pof$uimm8 */
block|{
name|XC16X_INSN_ADDRBHPOF
block|,
literal|"addrbhpof"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$hash$pof$uimm8 */
block|{
name|XC16X_INSN_SUBRBHPOF
block|,
literal|"subrbhpof"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$hash$pag$uimm8 */
block|{
name|XC16X_INSN_ADDBRHPAG
block|,
literal|"addbrhpag"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$hash$pag$uimm8 */
block|{
name|XC16X_INSN_SUBBRHPAG
block|,
literal|"subbrhpag"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$hash$pof$uimm16 */
block|{
name|XC16X_INSN_ADDCRHPOF
block|,
literal|"addcrhpof"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$hash$pof$uimm16 */
block|{
name|XC16X_INSN_SUBCRHPOF
block|,
literal|"subcrhpof"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$hash$pag$uimm16 */
block|{
name|XC16X_INSN_ADDCBRHPOF
block|,
literal|"addcbrhpof"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$hash$pag$uimm16 */
block|{
name|XC16X_INSN_SUBCBRHPOF
block|,
literal|"subcbrhpof"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_ADDCRHPOF3
block|,
literal|"addcrhpof3"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_SUBCRHPOF3
block|,
literal|"subcrhpof3"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_ADDCBRHPAG3
block|,
literal|"addcbrhpag3"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_SUBCBRHPAG3
block|,
literal|"subcbrhpag3"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_ADDCRHPAG3
block|,
literal|"addcrhpag3"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,$hash$pag$uimm3 */
block|{
name|XC16X_INSN_SUBCRHPAG3
block|,
literal|"subcrhpag3"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_ADDCBRHPOF3
block|,
literal|"addcbrhpof3"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,$hash$pof$uimm3 */
block|{
name|XC16X_INSN_SUBCBRHPOF3
block|,
literal|"subcbrhpof3"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$hash$pof$uimm8 */
block|{
name|XC16X_INSN_ADDCRBHPOF
block|,
literal|"addcrbhpof"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$hash$pof$uimm8 */
block|{
name|XC16X_INSN_SUBCRBHPOF
block|,
literal|"subcrbhpof"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$hash$pag$uimm8 */
block|{
name|XC16X_INSN_ADDCBRHPAG
block|,
literal|"addcbrhpag"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$hash$pag$uimm8 */
block|{
name|XC16X_INSN_SUBCBRHPAG
block|,
literal|"subcbrhpag"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_ADDRI
block|,
literal|"addri"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_SUBRI
block|,
literal|"subri"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_ADDBRI
block|,
literal|"addbri"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_SUBBRI
block|,
literal|"subbri"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_ADDRIM
block|,
literal|"addrim"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_SUBRIM
block|,
literal|"subrim"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_ADDBRIM
block|,
literal|"addbrim"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_SUBBRIM
block|,
literal|"subbrim"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_ADDCRI
block|,
literal|"addcri"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_SUBCRI
block|,
literal|"subcri"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_ADDCBRI
block|,
literal|"addcbri"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_SUBCBRI
block|,
literal|"subcbri"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_ADDCRIM
block|,
literal|"addcrim"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_SUBCRIM
block|,
literal|"subcrim"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_ADDCBRIM
block|,
literal|"addcbrim"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_SUBCBRIM
block|,
literal|"subcbrim"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,$sr */
block|{
name|XC16X_INSN_ADDR
block|,
literal|"addr"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,$sr */
block|{
name|XC16X_INSN_SUBR
block|,
literal|"subr"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,$srb */
block|{
name|XC16X_INSN_ADDBR
block|,
literal|"addbr"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,$srb */
block|{
name|XC16X_INSN_SUBBR
block|,
literal|"subbr"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,[$sr2] */
block|{
name|XC16X_INSN_ADD2
block|,
literal|"add2"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,[$sr2] */
block|{
name|XC16X_INSN_SUB2
block|,
literal|"sub2"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,[$sr2] */
block|{
name|XC16X_INSN_ADDB2
block|,
literal|"addb2"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,[$sr2] */
block|{
name|XC16X_INSN_SUBB2
block|,
literal|"subb2"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $dr,[$sr2+] */
block|{
name|XC16X_INSN_ADD2I
block|,
literal|"add2i"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $dr,[$sr2+] */
block|{
name|XC16X_INSN_SUB2I
block|,
literal|"sub2i"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $drb,[$sr2+] */
block|{
name|XC16X_INSN_ADDB2I
block|,
literal|"addb2i"
block|,
literal|"addb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $drb,[$sr2+] */
block|{
name|XC16X_INSN_SUBB2I
block|,
literal|"subb2i"
block|,
literal|"subb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,$sr */
block|{
name|XC16X_INSN_ADDCR
block|,
literal|"addcr"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,$sr */
block|{
name|XC16X_INSN_SUBCR
block|,
literal|"subcr"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,$srb */
block|{
name|XC16X_INSN_ADDBCR
block|,
literal|"addbcr"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,$srb */
block|{
name|XC16X_INSN_SUBBCR
block|,
literal|"subbcr"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,[$sr2] */
block|{
name|XC16X_INSN_ADDCR2
block|,
literal|"addcr2"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,[$sr2] */
block|{
name|XC16X_INSN_SUBCR2
block|,
literal|"subcr2"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,[$sr2] */
block|{
name|XC16X_INSN_ADDBCR2
block|,
literal|"addbcr2"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,[$sr2] */
block|{
name|XC16X_INSN_SUBBCR2
block|,
literal|"subbcr2"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $dr,[$sr2+] */
block|{
name|XC16X_INSN_ADDCR2I
block|,
literal|"addcr2i"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $dr,[$sr2+] */
block|{
name|XC16X_INSN_SUBCR2I
block|,
literal|"subcr2i"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $drb,[$sr2+] */
block|{
name|XC16X_INSN_ADDBCR2I
block|,
literal|"addbcr2i"
block|,
literal|"addcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $drb,[$sr2+] */
block|{
name|XC16X_INSN_SUBBCR2I
block|,
literal|"subbcr2i"
block|,
literal|"subcb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $regmem8,$memgr8 */
block|{
name|XC16X_INSN_ADDRM2
block|,
literal|"addrm2"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $memgr8,$regmem8 */
block|{
name|XC16X_INSN_ADDRM3
block|,
literal|"addrm3"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $reg8,$memory */
block|{
name|XC16X_INSN_ADDRM
block|,
literal|"addrm"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $memory,$reg8 */
block|{
name|XC16X_INSN_ADDRM1
block|,
literal|"addrm1"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $regmem8,$memgr8 */
block|{
name|XC16X_INSN_SUBRM3
block|,
literal|"subrm3"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $memgr8,$regmem8 */
block|{
name|XC16X_INSN_SUBRM2
block|,
literal|"subrm2"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $reg8,$memory */
block|{
name|XC16X_INSN_SUBRM1
block|,
literal|"subrm1"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $memory,$reg8 */
block|{
name|XC16X_INSN_SUBRM
block|,
literal|"subrm"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_ADDBRM2
block|,
literal|"addbrm2"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_ADDBRM3
block|,
literal|"addbrm3"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $regb8,$memory */
block|{
name|XC16X_INSN_ADDBRM
block|,
literal|"addbrm"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addb $memory,$regb8 */
block|{
name|XC16X_INSN_ADDBRM1
block|,
literal|"addbrm1"
block|,
literal|"addb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_SUBBRM3
block|,
literal|"subbrm3"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_SUBBRM2
block|,
literal|"subbrm2"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $regb8,$memory */
block|{
name|XC16X_INSN_SUBBRM1
block|,
literal|"subbrm1"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subb $memory,$regb8 */
block|{
name|XC16X_INSN_SUBBRM
block|,
literal|"subbrm"
block|,
literal|"subb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $regmem8,$memgr8 */
block|{
name|XC16X_INSN_ADDCRM2
block|,
literal|"addcrm2"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $memgr8,$regmem8 */
block|{
name|XC16X_INSN_ADDCRM3
block|,
literal|"addcrm3"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $reg8,$memory */
block|{
name|XC16X_INSN_ADDCRM
block|,
literal|"addcrm"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $memory,$reg8 */
block|{
name|XC16X_INSN_ADDCRM1
block|,
literal|"addcrm1"
block|,
literal|"addc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $regmem8,$memgr8 */
block|{
name|XC16X_INSN_SUBCRM3
block|,
literal|"subcrm3"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $memgr8,$regmem8 */
block|{
name|XC16X_INSN_SUBCRM2
block|,
literal|"subcrm2"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $reg8,$memory */
block|{
name|XC16X_INSN_SUBCRM1
block|,
literal|"subcrm1"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $memory,$reg8 */
block|{
name|XC16X_INSN_SUBCRM
block|,
literal|"subcrm"
block|,
literal|"subc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_ADDCBRM2
block|,
literal|"addcbrm2"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_ADDCBRM3
block|,
literal|"addcbrm3"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $regb8,$memory */
block|{
name|XC16X_INSN_ADDCBRM
block|,
literal|"addcbrm"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addcb $memory,$regb8 */
block|{
name|XC16X_INSN_ADDCBRM1
block|,
literal|"addcbrm1"
block|,
literal|"addcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_SUBCBRM3
block|,
literal|"subcbrm3"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_SUBCBRM2
block|,
literal|"subcbrm2"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $regb8,$memory */
block|{
name|XC16X_INSN_SUBCBRM1
block|,
literal|"subcbrm1"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subcb $memory,$regb8 */
block|{
name|XC16X_INSN_SUBCBRM
block|,
literal|"subcbrm"
block|,
literal|"subcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mul $src1,$src2 */
block|{
name|XC16X_INSN_MULS
block|,
literal|"muls"
block|,
literal|"mul"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulu $src1,$src2 */
block|{
name|XC16X_INSN_MULU
block|,
literal|"mulu"
block|,
literal|"mulu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div $srdiv */
block|{
name|XC16X_INSN_DIV
block|,
literal|"div"
block|,
literal|"div"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* divl $srdiv */
block|{
name|XC16X_INSN_DIVL
block|,
literal|"divl"
block|,
literal|"divl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* divlu $srdiv */
block|{
name|XC16X_INSN_DIVLU
block|,
literal|"divlu"
block|,
literal|"divlu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* divu $srdiv */
block|{
name|XC16X_INSN_DIVU
block|,
literal|"divu"
block|,
literal|"divu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cpl $dr */
block|{
name|XC16X_INSN_CPL
block|,
literal|"cpl"
block|,
literal|"cpl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cplb $drb */
block|{
name|XC16X_INSN_CPLB
block|,
literal|"cplb"
block|,
literal|"cplb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* neg $dr */
block|{
name|XC16X_INSN_NEG
block|,
literal|"neg"
block|,
literal|"neg"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* negb $drb */
block|{
name|XC16X_INSN_NEGB
block|,
literal|"negb"
block|,
literal|"negb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $dr,$sr */
block|{
name|XC16X_INSN_ANDR
block|,
literal|"andr"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $dr,$sr */
block|{
name|XC16X_INSN_ORR
block|,
literal|"orr"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $dr,$sr */
block|{
name|XC16X_INSN_XORR
block|,
literal|"xorr"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $drb,$srb */
block|{
name|XC16X_INSN_ANDBR
block|,
literal|"andbr"
block|,
literal|"andb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $drb,$srb */
block|{
name|XC16X_INSN_ORBR
block|,
literal|"orbr"
block|,
literal|"orb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $drb,$srb */
block|{
name|XC16X_INSN_XORBR
block|,
literal|"xorbr"
block|,
literal|"xorb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_ANDRI
block|,
literal|"andri"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_ORRI
block|,
literal|"orri"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $dr,$hash$uimm3 */
block|{
name|XC16X_INSN_XORRI
block|,
literal|"xorri"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_ANDBRI
block|,
literal|"andbri"
block|,
literal|"andb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_ORBRI
block|,
literal|"orbri"
block|,
literal|"orb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_XORBRI
block|,
literal|"xorbri"
block|,
literal|"xorb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_ANDRIM
block|,
literal|"andrim"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_ORRIM
block|,
literal|"orrim"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_XORRIM
block|,
literal|"xorrim"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_ANDBRIM
block|,
literal|"andbrim"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_ORBRIM
block|,
literal|"orbrim"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_XORBRIM
block|,
literal|"xorbrim"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $dr,[$sr2] */
block|{
name|XC16X_INSN_AND2
block|,
literal|"and2"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $dr,[$sr2] */
block|{
name|XC16X_INSN_OR2
block|,
literal|"or2"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $dr,[$sr2] */
block|{
name|XC16X_INSN_XOR2
block|,
literal|"xor2"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $drb,[$sr2] */
block|{
name|XC16X_INSN_ANDB2
block|,
literal|"andb2"
block|,
literal|"andb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $drb,[$sr2] */
block|{
name|XC16X_INSN_ORB2
block|,
literal|"orb2"
block|,
literal|"orb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $drb,[$sr2] */
block|{
name|XC16X_INSN_XORB2
block|,
literal|"xorb2"
block|,
literal|"xorb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $dr,[$sr2+] */
block|{
name|XC16X_INSN_AND2I
block|,
literal|"and2i"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $dr,[$sr2+] */
block|{
name|XC16X_INSN_OR2I
block|,
literal|"or2i"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $dr,[$sr2+] */
block|{
name|XC16X_INSN_XOR2I
block|,
literal|"xor2i"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $drb,[$sr2+] */
block|{
name|XC16X_INSN_ANDB2I
block|,
literal|"andb2i"
block|,
literal|"andb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $drb,[$sr2+] */
block|{
name|XC16X_INSN_ORB2I
block|,
literal|"orb2i"
block|,
literal|"orb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $drb,[$sr2+] */
block|{
name|XC16X_INSN_XORB2I
block|,
literal|"xorb2i"
block|,
literal|"xorb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $pof$reg8,$upof16 */
block|{
name|XC16X_INSN_ANDPOFR
block|,
literal|"andpofr"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $pof$reg8,$upof16 */
block|{
name|XC16X_INSN_ORPOFR
block|,
literal|"orpofr"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $pof$reg8,$upof16 */
block|{
name|XC16X_INSN_XORPOFR
block|,
literal|"xorpofr"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $pof$regb8,$upof16 */
block|{
name|XC16X_INSN_ANDBPOFR
block|,
literal|"andbpofr"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $pof$regb8,$upof16 */
block|{
name|XC16X_INSN_ORBPOFR
block|,
literal|"orbpofr"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $pof$regb8,$upof16 */
block|{
name|XC16X_INSN_XORBPOFR
block|,
literal|"xorbpofr"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_ANDRPOFR
block|,
literal|"andrpofr"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_ORRPOFR
block|,
literal|"orrpofr"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $pof$upof16,$reg8 */
block|{
name|XC16X_INSN_XORRPOFR
block|,
literal|"xorrpofr"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_ANDBRPOFR
block|,
literal|"andbrpofr"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_ORBRPOFR
block|,
literal|"orbrpofr"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_XORBRPOFR
block|,
literal|"xorbrpofr"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $regmem8,$memgr8 */
block|{
name|XC16X_INSN_ANDRM2
block|,
literal|"andrm2"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $memgr8,$regmem8 */
block|{
name|XC16X_INSN_ANDRM3
block|,
literal|"andrm3"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $reg8,$memory */
block|{
name|XC16X_INSN_ANDRM
block|,
literal|"andrm"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $memory,$reg8 */
block|{
name|XC16X_INSN_ANDRM1
block|,
literal|"andrm1"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $regmem8,$memgr8 */
block|{
name|XC16X_INSN_ORRM3
block|,
literal|"orrm3"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $memgr8,$regmem8 */
block|{
name|XC16X_INSN_ORRM2
block|,
literal|"orrm2"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $reg8,$memory */
block|{
name|XC16X_INSN_ORRM1
block|,
literal|"orrm1"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $memory,$reg8 */
block|{
name|XC16X_INSN_ORRM
block|,
literal|"orrm"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $regmem8,$memgr8 */
block|{
name|XC16X_INSN_XORRM3
block|,
literal|"xorrm3"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $memgr8,$regmem8 */
block|{
name|XC16X_INSN_XORRM2
block|,
literal|"xorrm2"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $reg8,$memory */
block|{
name|XC16X_INSN_XORRM1
block|,
literal|"xorrm1"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $memory,$reg8 */
block|{
name|XC16X_INSN_XORRM
block|,
literal|"xorrm"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_ANDBRM2
block|,
literal|"andbrm2"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_ANDBRM3
block|,
literal|"andbrm3"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $regb8,$memory */
block|{
name|XC16X_INSN_ANDBRM
block|,
literal|"andbrm"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $memory,$regb8 */
block|{
name|XC16X_INSN_ANDBRM1
block|,
literal|"andbrm1"
block|,
literal|"andb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_ORBRM3
block|,
literal|"orbrm3"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_ORBRM2
block|,
literal|"orbrm2"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $regb8,$memory */
block|{
name|XC16X_INSN_ORBRM1
block|,
literal|"orbrm1"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $memory,$regb8 */
block|{
name|XC16X_INSN_ORBRM
block|,
literal|"orbrm"
block|,
literal|"orb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_XORBRM3
block|,
literal|"xorbrm3"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_XORBRM2
block|,
literal|"xorbrm2"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $regb8,$memory */
block|{
name|XC16X_INSN_XORBRM1
block|,
literal|"xorbrm1"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xorb $memory,$regb8 */
block|{
name|XC16X_INSN_XORBRM
block|,
literal|"xorbrm"
block|,
literal|"xorb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dr,$sr */
block|{
name|XC16X_INSN_MOVR
block|,
literal|"movr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $drb,$srb */
block|{
name|XC16X_INSN_MOVRB
block|,
literal|"movrb"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dri,$hash$u4 */
block|{
name|XC16X_INSN_MOVRI
block|,
literal|"movri"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $srb,$hash$u4 */
block|{
name|XC16X_INSN_MOVBRI
block|,
literal|"movbri"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_MOVI
block|,
literal|"movi"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_MOVBI
block|,
literal|"movbi"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dr,[$sr] */
block|{
name|XC16X_INSN_MOVR2
block|,
literal|"movr2"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $drb,[$sr] */
block|{
name|XC16X_INSN_MOVBR2
block|,
literal|"movbr2"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$sr],$dr */
block|{
name|XC16X_INSN_MOVRI2
block|,
literal|"movri2"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$sr],$drb */
block|{
name|XC16X_INSN_MOVBRI2
block|,
literal|"movbri2"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [-$sr],$dr */
block|{
name|XC16X_INSN_MOVRI3
block|,
literal|"movri3"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [-$sr],$drb */
block|{
name|XC16X_INSN_MOVBRI3
block|,
literal|"movbri3"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dr,[$sr+] */
block|{
name|XC16X_INSN_MOV2I
block|,
literal|"mov2i"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $drb,[$sr+] */
block|{
name|XC16X_INSN_MOVB2I
block|,
literal|"movb2i"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$dr],[$sr] */
block|{
name|XC16X_INSN_MOV6I
block|,
literal|"mov6i"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$dr],[$sr] */
block|{
name|XC16X_INSN_MOVB6I
block|,
literal|"movb6i"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$dr+],[$sr] */
block|{
name|XC16X_INSN_MOV7I
block|,
literal|"mov7i"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$dr+],[$sr] */
block|{
name|XC16X_INSN_MOVB7I
block|,
literal|"movb7i"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$dr],[$sr+] */
block|{
name|XC16X_INSN_MOV8I
block|,
literal|"mov8i"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$dr],[$sr+] */
block|{
name|XC16X_INSN_MOVB8I
block|,
literal|"movb8i"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dr,[$sr+$hash$uimm16] */
block|{
name|XC16X_INSN_MOV9I
block|,
literal|"mov9i"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $drb,[$sr+$hash$uimm16] */
block|{
name|XC16X_INSN_MOVB9I
block|,
literal|"movb9i"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$sr+$hash$uimm16],$dr */
block|{
name|XC16X_INSN_MOV10I
block|,
literal|"mov10i"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$sr+$hash$uimm16],$drb */
block|{
name|XC16X_INSN_MOVB10I
block|,
literal|"movb10i"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov [$src2],$memory */
block|{
name|XC16X_INSN_MOVRI11
block|,
literal|"movri11"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb [$src2],$memory */
block|{
name|XC16X_INSN_MOVBRI11
block|,
literal|"movbri11"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $memory,[$src2] */
block|{
name|XC16X_INSN_MOVRI12
block|,
literal|"movri12"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $memory,[$src2] */
block|{
name|XC16X_INSN_MOVBRI12
block|,
literal|"movbri12"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$hash$pof$upof16 */
block|{
name|XC16X_INSN_MOVEHM5
block|,
literal|"movehm5"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$hash$pag$upag16 */
block|{
name|XC16X_INSN_MOVEHM6
block|,
literal|"movehm6"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$hash$segm$useg16 */
block|{
name|XC16X_INSN_MOVEHM7
block|,
literal|"movehm7"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$hash$sof$usof16 */
block|{
name|XC16X_INSN_MOVEHM8
block|,
literal|"movehm8"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regb8,$hash$pof$uimm8 */
block|{
name|XC16X_INSN_MOVEHM9
block|,
literal|"movehm9"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regoff8,$hash$pag$uimm8 */
block|{
name|XC16X_INSN_MOVEHM10
block|,
literal|"movehm10"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$pof$upof16 */
block|{
name|XC16X_INSN_MOVRMP
block|,
literal|"movrmp"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_MOVRMP1
block|,
literal|"movrmp1"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regoff8,$pag$upag16 */
block|{
name|XC16X_INSN_MOVRMP2
block|,
literal|"movrmp2"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regb8,$pag$upag16 */
block|{
name|XC16X_INSN_MOVRMP3
block|,
literal|"movrmp3"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $pof$upof16,$regoff8 */
block|{
name|XC16X_INSN_MOVRMP4
block|,
literal|"movrmp4"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_MOVRMP5
block|,
literal|"movrmp5"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dri,$hash$pof$u4 */
block|{
name|XC16X_INSN_MOVEHM1
block|,
literal|"movehm1"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $srb,$hash$pof$u4 */
block|{
name|XC16X_INSN_MOVEHM2
block|,
literal|"movehm2"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $dri,$hash$pag$u4 */
block|{
name|XC16X_INSN_MOVEHM3
block|,
literal|"movehm3"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $srb,$hash$pag$u4 */
block|{
name|XC16X_INSN_MOVEHM4
block|,
literal|"movehm4"
block|,
literal|"movb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $regmem8,$memgr8 */
block|{
name|XC16X_INSN_MVE12
block|,
literal|"mve12"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $memgr8,$regmem8 */
block|{
name|XC16X_INSN_MVE13
block|,
literal|"mve13"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $reg8,$memory */
block|{
name|XC16X_INSN_MOVER12
block|,
literal|"mover12"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $memory,$reg8 */
block|{
name|XC16X_INSN_MVR13
block|,
literal|"mvr13"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_MVER12
block|,
literal|"mver12"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_MVER13
block|,
literal|"mver13"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $regb8,$memory */
block|{
name|XC16X_INSN_MOVR12
block|,
literal|"movr12"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movb $memory,$regb8 */
block|{
name|XC16X_INSN_MOVR13
block|,
literal|"movr13"
block|,
literal|"movb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $sr,$drb */
block|{
name|XC16X_INSN_MOVBSRR
block|,
literal|"movbsrr"
block|,
literal|"movbs"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $sr,$drb */
block|{
name|XC16X_INSN_MOVBZRR
block|,
literal|"movbzrr"
block|,
literal|"movbz"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $regmem8,$pof$upof16 */
block|{
name|XC16X_INSN_MOVBSRPOFM
block|,
literal|"movbsrpofm"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $pof$upof16,$regbmem8 */
block|{
name|XC16X_INSN_MOVBSPOFMR
block|,
literal|"movbspofmr"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_MOVBZRPOFM
block|,
literal|"movbzrpofm"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $pof$upof16,$regb8 */
block|{
name|XC16X_INSN_MOVBZPOFMR
block|,
literal|"movbzpofmr"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $regmem8,$memgr8 */
block|{
name|XC16X_INSN_MOVEBS14
block|,
literal|"movebs14"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_MOVEBS15
block|,
literal|"movebs15"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $reg8,$memory */
block|{
name|XC16X_INSN_MOVERBS14
block|,
literal|"moverbs14"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $memory,$regb8 */
block|{
name|XC16X_INSN_MOVRBS15
block|,
literal|"movrbs15"
block|,
literal|"movbs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $regmem8,$memgr8 */
block|{
name|XC16X_INSN_MOVEBZ14
block|,
literal|"movebz14"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $memgr8,$regbmem8 */
block|{
name|XC16X_INSN_MOVEBZ15
block|,
literal|"movebz15"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $reg8,$memory */
block|{
name|XC16X_INSN_MOVERBZ14
block|,
literal|"moverbz14"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $memory,$regb8 */
block|{
name|XC16X_INSN_MOVRBZ15
block|,
literal|"movrbz15"
block|,
literal|"movbz"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbs $sr,$drb */
block|{
name|XC16X_INSN_MOVRBS
block|,
literal|"movrbs"
block|,
literal|"movbs"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movbz $sr,$drb */
block|{
name|XC16X_INSN_MOVRBZ
block|,
literal|"movrbz"
block|,
literal|"movbz"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpa+ $extcond,$caddr */
block|{
name|XC16X_INSN_JMPA0
block|,
literal|"jmpa0"
block|,
literal|"jmpa+"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpa $extcond,$caddr */
block|{
name|XC16X_INSN_JMPA1
block|,
literal|"jmpa1"
block|,
literal|"jmpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpa- $extcond,$caddr */
block|{
name|XC16X_INSN_JMPA_
block|,
literal|"jmpa-"
block|,
literal|"jmpa-"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpi $icond,[$sr] */
block|{
name|XC16X_INSN_JMPI
block|,
literal|"jmpi"
block|,
literal|"jmpi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NENZ
block|,
literal|"jmpr_nenz"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_SGT
block|,
literal|"jmpr_sgt"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_Z
block|,
literal|"jmpr_z"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_V
block|,
literal|"jmpr_v"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NV
block|,
literal|"jmpr_nv"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_N
block|,
literal|"jmpr_n"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NN
block|,
literal|"jmpr_nn"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_C
block|,
literal|"jmpr_c"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NC
block|,
literal|"jmpr_nc"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_EQ
block|,
literal|"jmpr_eq"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NE
block|,
literal|"jmpr_ne"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_ULT
block|,
literal|"jmpr_ult"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_ULE
block|,
literal|"jmpr_ule"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_UGE
block|,
literal|"jmpr_uge"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_UGT
block|,
literal|"jmpr_ugt"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_SLE
block|,
literal|"jmpr_sle"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_SGE
block|,
literal|"jmpr_sge"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_NET
block|,
literal|"jmpr_net"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_UC
block|,
literal|"jmpr_uc"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmpr $cond,$rel */
block|{
name|XC16X_INSN_JMPR_SLT
block|,
literal|"jmpr_slt"
block|,
literal|"jmpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmps $hash$segm$useg8,$hash$sof$usof16 */
block|{
name|XC16X_INSN_JMPSEG
block|,
literal|"jmpseg"
block|,
literal|"jmps"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmps $seg,$caddr */
block|{
name|XC16X_INSN_JMPS
block|,
literal|"jmps"
block|,
literal|"jmps"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jb $genreg$dot$qlobit,$relhi */
block|{
name|XC16X_INSN_JB
block|,
literal|"jb"
block|,
literal|"jb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jbc $genreg$dot$qlobit,$relhi */
block|{
name|XC16X_INSN_JBC
block|,
literal|"jbc"
block|,
literal|"jbc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jnb $genreg$dot$qlobit,$relhi */
block|{
name|XC16X_INSN_JNB
block|,
literal|"jnb"
block|,
literal|"jnb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jnbs $genreg$dot$qlobit,$relhi */
block|{
name|XC16X_INSN_JNBS
block|,
literal|"jnbs"
block|,
literal|"jnbs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calla+ $extcond,$caddr */
block|{
name|XC16X_INSN_CALLA0
block|,
literal|"calla0"
block|,
literal|"calla+"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calla $extcond,$caddr */
block|{
name|XC16X_INSN_CALLA1
block|,
literal|"calla1"
block|,
literal|"calla"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calla- $extcond,$caddr */
block|{
name|XC16X_INSN_CALLA_
block|,
literal|"calla-"
block|,
literal|"calla-"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calli $icond,[$sr] */
block|{
name|XC16X_INSN_CALLI
block|,
literal|"calli"
block|,
literal|"calli"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* callr $rel */
block|{
name|XC16X_INSN_CALLR
block|,
literal|"callr"
block|,
literal|"callr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calls $hash$segm$useg8,$hash$sof$usof16 */
block|{
name|XC16X_INSN_CALLSEG
block|,
literal|"callseg"
block|,
literal|"calls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* calls $seg,$caddr */
block|{
name|XC16X_INSN_CALLS
block|,
literal|"calls"
block|,
literal|"calls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcall $reg8,$caddr */
block|{
name|XC16X_INSN_PCALL
block|,
literal|"pcall"
block|,
literal|"pcall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* trap $hash$uimm7 */
block|{
name|XC16X_INSN_TRAP
block|,
literal|"trap"
block|,
literal|"trap"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ret */
block|{
name|XC16X_INSN_RET
block|,
literal|"ret"
block|,
literal|"ret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rets */
block|{
name|XC16X_INSN_RETS
block|,
literal|"rets"
block|,
literal|"rets"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* retp $reg8 */
block|{
name|XC16X_INSN_RETP
block|,
literal|"retp"
block|,
literal|"retp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reti */
block|{
name|XC16X_INSN_RETI
block|,
literal|"reti"
block|,
literal|"reti"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pop $reg8 */
block|{
name|XC16X_INSN_POP
block|,
literal|"pop"
block|,
literal|"pop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* push $reg8 */
block|{
name|XC16X_INSN_PUSH
block|,
literal|"push"
block|,
literal|"push"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* scxt $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_SCXTI
block|,
literal|"scxti"
block|,
literal|"scxt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* scxt $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_SCXTRPOFM
block|,
literal|"scxtrpofm"
block|,
literal|"scxt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* scxt $regmem8,$memgr8 */
block|{
name|XC16X_INSN_SCXTMG
block|,
literal|"scxtmg"
block|,
literal|"scxt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* scxt $reg8,$memory */
block|{
name|XC16X_INSN_SCXTM
block|,
literal|"scxtm"
block|,
literal|"scxt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nop */
block|{
name|XC16X_INSN_NOP
block|,
literal|"nop"
block|,
literal|"nop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srst */
block|{
name|XC16X_INSN_SRSTM
block|,
literal|"srstm"
block|,
literal|"srst"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* idle */
block|{
name|XC16X_INSN_IDLEM
block|,
literal|"idlem"
block|,
literal|"idle"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pwrdn */
block|{
name|XC16X_INSN_PWRDNM
block|,
literal|"pwrdnm"
block|,
literal|"pwrdn"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* diswdt */
block|{
name|XC16X_INSN_DISWDTM
block|,
literal|"diswdtm"
block|,
literal|"diswdt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* enwdt */
block|{
name|XC16X_INSN_ENWDTM
block|,
literal|"enwdtm"
block|,
literal|"enwdt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* einit */
block|{
name|XC16X_INSN_EINITM
block|,
literal|"einitm"
block|,
literal|"einit"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srvwdt */
block|{
name|XC16X_INSN_SRVWDTM
block|,
literal|"srvwdtm"
block|,
literal|"srvwdt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbrk */
block|{
name|XC16X_INSN_SBRK
block|,
literal|"sbrk"
block|,
literal|"sbrk"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* atomic $hash$uimm2 */
block|{
name|XC16X_INSN_ATOMIC
block|,
literal|"atomic"
block|,
literal|"atomic"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extr $hash$uimm2 */
block|{
name|XC16X_INSN_EXTR
block|,
literal|"extr"
block|,
literal|"extr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extp $sr,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTP
block|,
literal|"extp"
block|,
literal|"extp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extp $hash$pagenum,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTP1
block|,
literal|"extp1"
block|,
literal|"extp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extp $hash$pag$upag16,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTPG1
block|,
literal|"extpg1"
block|,
literal|"extp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extpr $sr,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTPR
block|,
literal|"extpr"
block|,
literal|"extpr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extpr $hash$pagenum,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTPR1
block|,
literal|"extpr1"
block|,
literal|"extpr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* exts $sr,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTS
block|,
literal|"exts"
block|,
literal|"exts"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* exts $hash$seghi8,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTS1
block|,
literal|"exts1"
block|,
literal|"exts"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extsr $sr,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTSR
block|,
literal|"extsr"
block|,
literal|"extsr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extsr $hash$seghi8,$hash$uimm2 */
block|{
name|XC16X_INSN_EXTSR1
block|,
literal|"extsr1"
block|,
literal|"extsr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* prior $dr,$sr */
block|{
name|XC16X_INSN_PRIOR
block|,
literal|"prior"
block|,
literal|"prior"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $RegNam */
block|{
name|XC16X_INSN_BCLR18
block|,
literal|"bclr18"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR0
block|,
literal|"bclr0"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR1
block|,
literal|"bclr1"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR2
block|,
literal|"bclr2"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR3
block|,
literal|"bclr3"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR4
block|,
literal|"bclr4"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR5
block|,
literal|"bclr5"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR6
block|,
literal|"bclr6"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR7
block|,
literal|"bclr7"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR8
block|,
literal|"bclr8"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR9
block|,
literal|"bclr9"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR10
block|,
literal|"bclr10"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR11
block|,
literal|"bclr11"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR12
block|,
literal|"bclr12"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR13
block|,
literal|"bclr13"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR14
block|,
literal|"bclr14"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclr $reg8$dot$qbit */
block|{
name|XC16X_INSN_BCLR15
block|,
literal|"bclr15"
block|,
literal|"bclr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $RegNam */
block|{
name|XC16X_INSN_BSET19
block|,
literal|"bset19"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET0
block|,
literal|"bset0"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET1
block|,
literal|"bset1"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET2
block|,
literal|"bset2"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET3
block|,
literal|"bset3"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET4
block|,
literal|"bset4"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET5
block|,
literal|"bset5"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET6
block|,
literal|"bset6"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET7
block|,
literal|"bset7"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET8
block|,
literal|"bset8"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET9
block|,
literal|"bset9"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET10
block|,
literal|"bset10"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET11
block|,
literal|"bset11"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET12
block|,
literal|"bset12"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET13
block|,
literal|"bset13"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET14
block|,
literal|"bset14"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bset $reg8$dot$qbit */
block|{
name|XC16X_INSN_BSET15
block|,
literal|"bset15"
block|,
literal|"bset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmov $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BMOV
block|,
literal|"bmov"
block|,
literal|"bmov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmovn $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BMOVN
block|,
literal|"bmovn"
block|,
literal|"bmovn"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* band $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BAND
block|,
literal|"band"
block|,
literal|"band"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bor $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BOR
block|,
literal|"bor"
block|,
literal|"bor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bxor $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BXOR
block|,
literal|"bxor"
block|,
literal|"bxor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bcmp $reghi8$dot$qhibit,$reg8$dot$qlobit */
block|{
name|XC16X_INSN_BCMP
block|,
literal|"bcmp"
block|,
literal|"bcmp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bfldl $reg8,$hash$mask8,$hash$datahi8 */
block|{
name|XC16X_INSN_BFLDL
block|,
literal|"bfldl"
block|,
literal|"bfldl"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bfldh $reg8,$hash$masklo8,$hash$data8 */
block|{
name|XC16X_INSN_BFLDH
block|,
literal|"bfldh"
block|,
literal|"bfldh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $src1,$src2 */
block|{
name|XC16X_INSN_CMPR
block|,
literal|"cmpr"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $drb,$srb */
block|{
name|XC16X_INSN_CMPBR
block|,
literal|"cmpbr"
block|,
literal|"cmpb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $src1,$hash$uimm3 */
block|{
name|XC16X_INSN_CMPRI
block|,
literal|"cmpri"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $drb,$hash$uimm3 */
block|{
name|XC16X_INSN_CMPBRI
block|,
literal|"cmpbri"
block|,
literal|"cmpb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_CMPI
block|,
literal|"cmpi"
block|,
literal|"cmp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $regb8,$hash$uimm8 */
block|{
name|XC16X_INSN_CMPBI
block|,
literal|"cmpbi"
block|,
literal|"cmpb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $dr,[$sr2] */
block|{
name|XC16X_INSN_CMPR2
block|,
literal|"cmpr2"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $drb,[$sr2] */
block|{
name|XC16X_INSN_CMPBR2
block|,
literal|"cmpbr2"
block|,
literal|"cmpb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $dr,[$sr2+] */
block|{
name|XC16X_INSN_CMP2I
block|,
literal|"cmp2i"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $drb,[$sr2+] */
block|{
name|XC16X_INSN_CMPB2I
block|,
literal|"cmpb2i"
block|,
literal|"cmpb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_CMP04
block|,
literal|"cmp04"
block|,
literal|"cmp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $regb8,$pof$upof16 */
block|{
name|XC16X_INSN_CMPB4
block|,
literal|"cmpb4"
block|,
literal|"cmpb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $regmem8,$memgr8 */
block|{
name|XC16X_INSN_CMP004
block|,
literal|"cmp004"
block|,
literal|"cmp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $reg8,$memory */
block|{
name|XC16X_INSN_CMP0004
block|,
literal|"cmp0004"
block|,
literal|"cmp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $regbmem8,$memgr8 */
block|{
name|XC16X_INSN_CMPB04
block|,
literal|"cmpb04"
block|,
literal|"cmpb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpb $regb8,$memory */
block|{
name|XC16X_INSN_CMPB004
block|,
literal|"cmpb004"
block|,
literal|"cmpb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd1 $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_CMPD1RI
block|,
literal|"cmpd1ri"
block|,
literal|"cmpd1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd2 $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_CMPD2RI
block|,
literal|"cmpd2ri"
block|,
literal|"cmpd2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi1 $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_CMPI1RI
block|,
literal|"cmpi1ri"
block|,
literal|"cmpi1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi2 $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_CMPI2RI
block|,
literal|"cmpi2ri"
block|,
literal|"cmpi2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd1 $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_CMPD1RIM
block|,
literal|"cmpd1rim"
block|,
literal|"cmpd1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd2 $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_CMPD2RIM
block|,
literal|"cmpd2rim"
block|,
literal|"cmpd2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi1 $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_CMPI1RIM
block|,
literal|"cmpi1rim"
block|,
literal|"cmpi1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi2 $reg8,$hash$uimm16 */
block|{
name|XC16X_INSN_CMPI2RIM
block|,
literal|"cmpi2rim"
block|,
literal|"cmpi2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd1 $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_CMPD1RP
block|,
literal|"cmpd1rp"
block|,
literal|"cmpd1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd2 $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_CMPD2RP
block|,
literal|"cmpd2rp"
block|,
literal|"cmpd2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi1 $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_CMPI1RP
block|,
literal|"cmpi1rp"
block|,
literal|"cmpi1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi2 $reg8,$pof$upof16 */
block|{
name|XC16X_INSN_CMPI2RP
block|,
literal|"cmpi2rp"
block|,
literal|"cmpi2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd1 $regmem8,$memgr8 */
block|{
name|XC16X_INSN_CMPD1RM
block|,
literal|"cmpd1rm"
block|,
literal|"cmpd1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd2 $regmem8,$memgr8 */
block|{
name|XC16X_INSN_CMPD2RM
block|,
literal|"cmpd2rm"
block|,
literal|"cmpd2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi1 $regmem8,$memgr8 */
block|{
name|XC16X_INSN_CMPI1RM
block|,
literal|"cmpi1rm"
block|,
literal|"cmpi1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi2 $regmem8,$memgr8 */
block|{
name|XC16X_INSN_CMPI2RM
block|,
literal|"cmpi2rm"
block|,
literal|"cmpi2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd1 $reg8,$memory */
block|{
name|XC16X_INSN_CMPD1RMI
block|,
literal|"cmpd1rmi"
block|,
literal|"cmpd1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpd2 $reg8,$memory */
block|{
name|XC16X_INSN_CMPD2RMI
block|,
literal|"cmpd2rmi"
block|,
literal|"cmpd2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi1 $reg8,$memory */
block|{
name|XC16X_INSN_CMPI1RMI
block|,
literal|"cmpi1rmi"
block|,
literal|"cmpi1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmpi2 $reg8,$memory */
block|{
name|XC16X_INSN_CMPI2RMI
block|,
literal|"cmpi2rmi"
block|,
literal|"cmpi2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shl $dr,$sr */
block|{
name|XC16X_INSN_SHLR
block|,
literal|"shlr"
block|,
literal|"shl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shr $dr,$sr */
block|{
name|XC16X_INSN_SHRR
block|,
literal|"shrr"
block|,
literal|"shr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rol $dr,$sr */
block|{
name|XC16X_INSN_ROLR
block|,
literal|"rolr"
block|,
literal|"rol"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ror $dr,$sr */
block|{
name|XC16X_INSN_RORR
block|,
literal|"rorr"
block|,
literal|"ror"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ashr $dr,$sr */
block|{
name|XC16X_INSN_ASHRR
block|,
literal|"ashrr"
block|,
literal|"ashr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shl $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_SHLRI
block|,
literal|"shlri"
block|,
literal|"shl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shr $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_SHRRI
block|,
literal|"shrri"
block|,
literal|"shr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rol $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_ROLRI
block|,
literal|"rolri"
block|,
literal|"rol"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ror $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_RORRI
block|,
literal|"rorri"
block|,
literal|"ror"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ashr $sr,$hash$uimm4 */
block|{
name|XC16X_INSN_ASHRRI
block|,
literal|"ashrri"
block|,
literal|"ashr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|PIPE_OS
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|xc16x_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|xc16x_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|xc16x_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|xc16x_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|xc16x_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xc16x_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|xc16x_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|xc16x_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|xc16x_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xc16x_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|xc16x_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|xc16x_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xc16x_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xc16x_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|xc16x_cgen_rebuild_tables
expr_stmt|;
name|xc16x_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to xc16x_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|xc16x_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|xc16x_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|xc16x_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

