Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  1 16:26:01 2019
| Host         : ZPCX running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                      | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic                                 | 1          |
| TIMING-18 | Warning  | Missing input or output delay                     | 19         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 10         |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell proc_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) proc_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell proc_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell proc_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, proc_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_pb relative to clock(s) clk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) clk_in
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 8)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 10)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 12)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 14)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 16)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 18)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 13)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 20)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 15)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 22)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_board.xdc (Line: 17)
Related violations: <none>

XDCC-2#9 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on uart_rx overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 44)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0_board.xdc (Line: 4)
Related violations: <none>

XDCC-2#10 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on uart_tx overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc (Line: 42)
Previous Source: c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0_board.xdc (Line: 3)
Related violations: <none>


