ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text.transmitChar,"ax",%progbits
  19              		.align	1
  20              		.global	transmitChar
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	transmitChar:
  26              	.LFB46:
   1:Src/main.c    **** /**
   2:Src/main.c    ****   *
   3:Src/main.c    ****   * Brandon Mouser
   4:Src/main.c    ****   * U0962682
   5:Src/main.c    ****   *
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * File Name          : main.c
   8:Src/main.c    ****   * Description        : Main program body
   9:Src/main.c    ****   ******************************************************************************
  10:Src/main.c    ****   ** This notice applies to any and all portions of this file
  11:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
  12:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  13:Src/main.c    ****   * inserted by the user or by software development tools
  14:Src/main.c    ****   * are owned by their respective copyright owners.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  17:Src/main.c    ****   *
  18:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  19:Src/main.c    ****   * are permitted provided that the following conditions are met:
  20:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  21:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  22:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  24:Src/main.c    ****   *      and/or other materials provided with the distribution.
  25:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  26:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  27:Src/main.c    ****   *      without specific prior written permission.
  28:Src/main.c    ****   *
  29:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  32:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 2


  33:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  35:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  37:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  38:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39:Src/main.c    ****   *
  40:Src/main.c    ****   ******************************************************************************
  41:Src/main.c    ****   */
  42:Src/main.c    **** 
  43:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  44:Src/main.c    **** #include "main.h"
  45:Src/main.c    **** #include "stm32f0xx_hal.h"
  46:Src/main.c    **** #include "stdio.h"
  47:Src/main.c    **** 
  48:Src/main.c    **** void setLED1(void);
  49:Src/main.c    **** void setLED2(char color);
  50:Src/main.c    **** void colorChoice(void);
  51:Src/main.c    **** void transmitChar(char c);
  52:Src/main.c    **** void transmitStr(const char* str);
  53:Src/main.c    **** 
  54:Src/main.c    **** volatile int newDataFlag = 0;
  55:Src/main.c    **** volatile char savedChar;
  56:Src/main.c    **** 
  57:Src/main.c    **** void _Error_Handler(char * file, int line);
  58:Src/main.c    **** 
  59:Src/main.c    **** /* USER CODE BEGIN Includes */
  60:Src/main.c    **** 
  61:Src/main.c    **** /* USER CODE END Includes */
  62:Src/main.c    **** 
  63:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  64:Src/main.c    **** 
  65:Src/main.c    **** /* USER CODE BEGIN PV */
  66:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  67:Src/main.c    **** 
  68:Src/main.c    **** /* USER CODE END PV */
  69:Src/main.c    **** 
  70:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  71:Src/main.c    **** void SystemClock_Config(void);
  72:Src/main.c    **** 
  73:Src/main.c    **** /* USER CODE BEGIN PFP */
  74:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  75:Src/main.c    **** 
  76:Src/main.c    **** /* USER CODE END PFP */
  77:Src/main.c    **** 
  78:Src/main.c    **** /* USER CODE BEGIN 0 */
  79:Src/main.c    **** 
  80:Src/main.c    **** /* USER CODE END 0 */
  81:Src/main.c    **** 
  82:Src/main.c    **** void setLED1(void) {
  83:Src/main.c    ****   switch(USART3->RDR) {
  84:Src/main.c    ****     case 'r':
  85:Src/main.c    ****       GPIOC -> ODR ^= GPIO_ODR_6;
  86:Src/main.c    ****       break;
  87:Src/main.c    ****     
  88:Src/main.c    ****     case 'b':
  89:Src/main.c    ****       GPIOC -> ODR ^= GPIO_ODR_7;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 3


  90:Src/main.c    ****       break;
  91:Src/main.c    **** 
  92:Src/main.c    ****     case 'o':
  93:Src/main.c    ****       GPIOC -> ODR ^= GPIO_ODR_8;
  94:Src/main.c    ****       break;
  95:Src/main.c    **** 
  96:Src/main.c    ****     case 'g':
  97:Src/main.c    ****       GPIOC -> ODR ^= GPIO_ODR_9; 
  98:Src/main.c    ****       break; 
  99:Src/main.c    ****     
 100:Src/main.c    ****     default:
 101:Src/main.c    ****       transmitStr("Invalid selection.\n\r");
 102:Src/main.c    ****     break;
 103:Src/main.c    ****   }
 104:Src/main.c    **** }
 105:Src/main.c    **** 
 106:Src/main.c    **** void setLED2(char color) {
 107:Src/main.c    ****   switch(color) {
 108:Src/main.c    ****     case 'r':
 109:Src/main.c    ****       switch(savedChar) {
 110:Src/main.c    ****         case '0':
 111:Src/main.c    ****           GPIOC -> ODR &= ~ (1<<6);
 112:Src/main.c    ****           transmitStr("Red light turned off. \n\r");
 113:Src/main.c    ****         break;
 114:Src/main.c    ****         case '1':
 115:Src/main.c    ****           GPIOC -> ODR |= (1<<6);
 116:Src/main.c    ****           transmitStr("Red light turned on. \n\r");
 117:Src/main.c    ****         break;
 118:Src/main.c    ****         case '2':
 119:Src/main.c    ****           GPIOC -> ODR ^= (1<<6);
 120:Src/main.c    ****           transmitStr("Red light toggled. \n\r");
 121:Src/main.c    ****         break;
 122:Src/main.c    ****         default:
 123:Src/main.c    ****           transmitStr("Invalid selection. Please enter 0, 1, or 2. \n\r");
 124:Src/main.c    ****         break;
 125:Src/main.c    ****       }
 126:Src/main.c    ****     break;
 127:Src/main.c    ****     
 128:Src/main.c    ****     case 'b':
 129:Src/main.c    ****     switch(savedChar) {
 130:Src/main.c    ****         case '0':
 131:Src/main.c    ****           GPIOC -> ODR &= ~ (1<<7);
 132:Src/main.c    ****           transmitStr("Blue light turned off. \n\r");
 133:Src/main.c    ****         break;
 134:Src/main.c    ****         case '1':
 135:Src/main.c    ****           GPIOC -> ODR |= (1<<7);
 136:Src/main.c    ****           transmitStr("Blue light turned on. \n\r");
 137:Src/main.c    ****         break;
 138:Src/main.c    ****         case '2':
 139:Src/main.c    ****           GPIOC -> ODR ^= (1<<7);
 140:Src/main.c    ****           transmitStr("Blue light toggled. \n\r");
 141:Src/main.c    ****         break;
 142:Src/main.c    ****         default:
 143:Src/main.c    ****           transmitStr("Invalid selection. Please enter 0, 1, or 2. \n\r");
 144:Src/main.c    ****         break;
 145:Src/main.c    ****       }
 146:Src/main.c    ****     break;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 4


 147:Src/main.c    **** 
 148:Src/main.c    ****     case 'o':
 149:Src/main.c    ****     switch(savedChar) {
 150:Src/main.c    ****         case '0':
 151:Src/main.c    ****           GPIOC -> ODR &= ~ (1<<8);
 152:Src/main.c    ****           transmitStr("Orange light turned off. \n\r");
 153:Src/main.c    ****         break;
 154:Src/main.c    ****         case '1':
 155:Src/main.c    ****           GPIOC -> ODR |= (1<<8);
 156:Src/main.c    ****           transmitStr("Orange light turned on. \n\r");
 157:Src/main.c    ****         break;
 158:Src/main.c    ****         case '2':
 159:Src/main.c    ****           GPIOC -> ODR ^= (1<<8);
 160:Src/main.c    ****           transmitStr("Orange light toggled. \n\r");
 161:Src/main.c    ****         break;
 162:Src/main.c    ****         default:
 163:Src/main.c    ****           transmitStr("Invalid selection. Please enter 0, 1, or 2. \n\r");
 164:Src/main.c    ****         break;
 165:Src/main.c    ****       }
 166:Src/main.c    ****     break;
 167:Src/main.c    **** 
 168:Src/main.c    ****     case 'g':
 169:Src/main.c    ****     switch(savedChar) {
 170:Src/main.c    ****         case '0':
 171:Src/main.c    ****           GPIOC -> ODR &= ~ (1<<9);
 172:Src/main.c    ****           transmitStr("Green light turned off. \n\r");
 173:Src/main.c    ****         break;
 174:Src/main.c    ****         case '1':
 175:Src/main.c    ****           GPIOC -> ODR |= (1<<9);
 176:Src/main.c    ****           transmitStr("Green light turned on. \n\r");
 177:Src/main.c    ****         break;
 178:Src/main.c    ****         case '2':
 179:Src/main.c    ****           GPIOC -> ODR ^= (1<<9);
 180:Src/main.c    ****           transmitStr("Green light toggled. \n\r");
 181:Src/main.c    ****         break;
 182:Src/main.c    ****         default:
 183:Src/main.c    ****           transmitStr("Invalid selection. Please enter 0, 1, or 2. \n\r");
 184:Src/main.c    ****         break;
 185:Src/main.c    ****       }
 186:Src/main.c    ****     break;
 187:Src/main.c    ****     
 188:Src/main.c    ****     default:
 189:Src/main.c    ****       transmitStr("Invalid selection. Please try again.\n\r");
 190:Src/main.c    ****     break;
 191:Src/main.c    ****   }
 192:Src/main.c    **** }
 193:Src/main.c    **** 
 194:Src/main.c    **** void colorChoice(void) {
 195:Src/main.c    ****   char color;
 196:Src/main.c    **** 
 197:Src/main.c    ****   switch(savedChar) {
 198:Src/main.c    ****     case 'r':
 199:Src/main.c    ****     case 'b':
 200:Src/main.c    ****     case 'o':
 201:Src/main.c    ****     case 'g':
 202:Src/main.c    ****       color = savedChar;
 203:Src/main.c    ****       transmitStr("CMD? (0, 1, 2)\n\r");
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 5


 204:Src/main.c    ****       while(1) {
 205:Src/main.c    ****         if(newDataFlag == 1) {
 206:Src/main.c    ****           newDataFlag = 0;
 207:Src/main.c    ****           break;
 208:Src/main.c    ****         }
 209:Src/main.c    ****       }
 210:Src/main.c    **** 
 211:Src/main.c    ****       setLED2(color);
 212:Src/main.c    ****     break;
 213:Src/main.c    **** 
 214:Src/main.c    ****     default:
 215:Src/main.c    ****       transmitStr("Invalid selection. Please enter r, b, o, or g. \n\r");
 216:Src/main.c    ****     break;
 217:Src/main.c    ****   }
 218:Src/main.c    **** }
 219:Src/main.c    **** 
 220:Src/main.c    **** void transmitChar(char c) {
  27              		.loc 1 220 27 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.L2:
 221:Src/main.c    ****   while(1) {
  34              		.loc 1 221 3 view .LVU1
 222:Src/main.c    ****     if((USART3->ISR & (1<<7)) == (1<<7)) {
  35              		.loc 1 222 5 view .LVU2
  36              		.loc 1 222 15 is_stmt 0 view .LVU3
  37 0000 034B     		ldr	r3, .L4
  38 0002 DB69     		ldr	r3, [r3, #28]
  39              		.loc 1 222 7 view .LVU4
  40 0004 1B06     		lsls	r3, r3, #24
  41 0006 FBD5     		bpl	.L2
 223:Src/main.c    ****       break;
 224:Src/main.c    ****     }
 225:Src/main.c    ****   }
 226:Src/main.c    ****   USART3->TDR = c;
  42              		.loc 1 226 3 is_stmt 1 view .LVU5
  43              		.loc 1 226 15 is_stmt 0 view .LVU6
  44 0008 014B     		ldr	r3, .L4
  45 000a 1885     		strh	r0, [r3, #40]
 227:Src/main.c    **** }
  46              		.loc 1 227 1 view .LVU7
  47              		@ sp needed
  48 000c 7047     		bx	lr
  49              	.L5:
  50 000e C046     		.align	2
  51              	.L4:
  52 0010 00480040 		.word	1073760256
  53              		.cfi_endproc
  54              	.LFE46:
  56              		.section	.text.transmitStr,"ax",%progbits
  57              		.align	1
  58              		.global	transmitStr
  59              		.syntax unified
  60              		.code	16
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 6


  61              		.thumb_func
  63              	transmitStr:
  64              	.LVL1:
  65              	.LFB47:
 228:Src/main.c    **** 
 229:Src/main.c    **** void transmitStr(const char* str) {
  66              		.loc 1 229 35 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		.loc 1 229 35 is_stmt 0 view .LVU9
  71 0000 70B5     		push	{r4, r5, r6, lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 16
  74              		.cfi_offset 4, -16
  75              		.cfi_offset 5, -12
  76              		.cfi_offset 6, -8
  77              		.cfi_offset 14, -4
  78 0002 0500     		movs	r5, r0
 230:Src/main.c    ****   int i = 0; 
  79              		.loc 1 230 3 is_stmt 1 view .LVU10
  80              	.LVL2:
 231:Src/main.c    **** 	  while (str[i] != '\0') { 
  81              		.loc 1 231 4 view .LVU11
 230:Src/main.c    ****   int i = 0; 
  82              		.loc 1 230 7 is_stmt 0 view .LVU12
  83 0004 0024     		movs	r4, #0
  84              		.loc 1 231 10 view .LVU13
  85 0006 02E0     		b	.L7
  86              	.LVL3:
  87              	.L8:
 232:Src/main.c    ****       transmitChar(str[i]); 
  88              		.loc 1 232 7 is_stmt 1 view .LVU14
  89 0008 FFF7FEFF 		bl	transmitChar
  90              	.LVL4:
 233:Src/main.c    ****       i++; 
  91              		.loc 1 233 7 view .LVU15
  92              		.loc 1 233 8 is_stmt 0 view .LVU16
  93 000c 0134     		adds	r4, r4, #1
  94              	.LVL5:
  95              	.L7:
 231:Src/main.c    **** 	  while (str[i] != '\0') { 
  96              		.loc 1 231 18 is_stmt 1 view .LVU17
 231:Src/main.c    **** 	  while (str[i] != '\0') { 
  97              		.loc 1 231 14 is_stmt 0 view .LVU18
  98 000e 285D     		ldrb	r0, [r5, r4]
 231:Src/main.c    **** 	  while (str[i] != '\0') { 
  99              		.loc 1 231 18 view .LVU19
 100 0010 0028     		cmp	r0, #0
 101 0012 F9D1     		bne	.L8
 234:Src/main.c    ****     }
 235:Src/main.c    **** }
 102              		.loc 1 235 1 view .LVU20
 103              		@ sp needed
 104              	.LVL6:
 105              	.LVL7:
 106              		.loc 1 235 1 view .LVU21
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 7


 107 0014 70BD     		pop	{r4, r5, r6, pc}
 108              		.cfi_endproc
 109              	.LFE47:
 111              		.section	.rodata.setLED1.str1.4,"aMS",%progbits,1
 112              		.align	2
 113              	.LC0:
 114 0000 496E7661 		.ascii	"Invalid selection.\012\015\000"
 114      6C696420 
 114      73656C65 
 114      6374696F 
 114      6E2E0A0D 
 115              		.section	.text.setLED1,"ax",%progbits
 116              		.align	1
 117              		.global	setLED1
 118              		.syntax unified
 119              		.code	16
 120              		.thumb_func
 122              	setLED1:
 123              	.LFB43:
  82:Src/main.c    ****   switch(USART3->RDR) {
 124              		.loc 1 82 20 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 10B5     		push	{r4, lr}
 129              	.LCFI1:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 4, -8
 132              		.cfi_offset 14, -4
  83:Src/main.c    ****     case 'r':
 133              		.loc 1 83 3 view .LVU23
  83:Src/main.c    ****     case 'r':
 134              		.loc 1 83 16 is_stmt 0 view .LVU24
 135 0002 154B     		ldr	r3, .L16
 136 0004 9B8C     		ldrh	r3, [r3, #36]
 137 0006 9BB2     		uxth	r3, r3
  83:Src/main.c    ****     case 'r':
 138              		.loc 1 83 3 view .LVU25
 139 0008 6F2B     		cmp	r3, #111
 140 000a 19D0     		beq	.L10
 141 000c 0AD8     		bhi	.L11
 142 000e 622B     		cmp	r3, #98
 143 0010 10D0     		beq	.L12
 144 0012 672B     		cmp	r3, #103
 145 0014 1BD1     		bne	.L14
  97:Src/main.c    ****       break; 
 146              		.loc 1 97 7 is_stmt 1 view .LVU26
  97:Src/main.c    ****       break; 
 147              		.loc 1 97 13 is_stmt 0 view .LVU27
 148 0016 114A     		ldr	r2, .L16+4
 149 0018 5169     		ldr	r1, [r2, #20]
  97:Src/main.c    ****       break; 
 150              		.loc 1 97 20 view .LVU28
 151 001a 8023     		movs	r3, #128
 152 001c 9B00     		lsls	r3, r3, #2
 153 001e 4B40     		eors	r3, r1
 154 0020 5361     		str	r3, [r2, #20]
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 8


  98:Src/main.c    ****     
 155              		.loc 1 98 7 is_stmt 1 view .LVU29
 156 0022 06E0     		b	.L9
 157              	.L11:
  83:Src/main.c    ****     case 'r':
 158              		.loc 1 83 3 is_stmt 0 view .LVU30
 159 0024 722B     		cmp	r3, #114
 160 0026 12D1     		bne	.L14
  85:Src/main.c    ****       break;
 161              		.loc 1 85 7 is_stmt 1 view .LVU31
  85:Src/main.c    ****       break;
 162              		.loc 1 85 13 is_stmt 0 view .LVU32
 163 0028 0C4A     		ldr	r2, .L16+4
 164 002a 5369     		ldr	r3, [r2, #20]
  85:Src/main.c    ****       break;
 165              		.loc 1 85 20 view .LVU33
 166 002c 4021     		movs	r1, #64
 167 002e 4B40     		eors	r3, r1
 168 0030 5361     		str	r3, [r2, #20]
  86:Src/main.c    ****     
 169              		.loc 1 86 7 is_stmt 1 view .LVU34
 170              	.L9:
 104:Src/main.c    **** 
 171              		.loc 1 104 1 is_stmt 0 view .LVU35
 172              		@ sp needed
 173 0032 10BD     		pop	{r4, pc}
 174              	.L12:
  89:Src/main.c    ****       break;
 175              		.loc 1 89 7 is_stmt 1 view .LVU36
  89:Src/main.c    ****       break;
 176              		.loc 1 89 13 is_stmt 0 view .LVU37
 177 0034 094A     		ldr	r2, .L16+4
 178 0036 5369     		ldr	r3, [r2, #20]
  89:Src/main.c    ****       break;
 179              		.loc 1 89 20 view .LVU38
 180 0038 8021     		movs	r1, #128
 181 003a 4B40     		eors	r3, r1
 182 003c 5361     		str	r3, [r2, #20]
  90:Src/main.c    **** 
 183              		.loc 1 90 7 is_stmt 1 view .LVU39
 184 003e F8E7     		b	.L9
 185              	.L10:
  93:Src/main.c    ****       break;
 186              		.loc 1 93 7 view .LVU40
  93:Src/main.c    ****       break;
 187              		.loc 1 93 13 is_stmt 0 view .LVU41
 188 0040 064A     		ldr	r2, .L16+4
 189 0042 5169     		ldr	r1, [r2, #20]
  93:Src/main.c    ****       break;
 190              		.loc 1 93 20 view .LVU42
 191 0044 8023     		movs	r3, #128
 192 0046 5B00     		lsls	r3, r3, #1
 193 0048 4B40     		eors	r3, r1
 194 004a 5361     		str	r3, [r2, #20]
  94:Src/main.c    **** 
 195              		.loc 1 94 7 is_stmt 1 view .LVU43
 196 004c F1E7     		b	.L9
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 9


 197              	.L14:
 101:Src/main.c    ****     break;
 198              		.loc 1 101 7 view .LVU44
 199 004e 0448     		ldr	r0, .L16+8
 200 0050 FFF7FEFF 		bl	transmitStr
 201              	.LVL8:
 102:Src/main.c    ****   }
 202              		.loc 1 102 5 view .LVU45
 104:Src/main.c    **** 
 203              		.loc 1 104 1 is_stmt 0 view .LVU46
 204 0054 EDE7     		b	.L9
 205              	.L17:
 206 0056 C046     		.align	2
 207              	.L16:
 208 0058 00480040 		.word	1073760256
 209 005c 00080048 		.word	1207961600
 210 0060 00000000 		.word	.LC0
 211              		.cfi_endproc
 212              	.LFE43:
 214              		.section	.rodata.setLED2.str1.4,"aMS",%progbits,1
 215              		.align	2
 216              	.LC3:
 217 0000 52656420 		.ascii	"Red light turned off. \012\015\000"
 217      6C696768 
 217      74207475 
 217      726E6564 
 217      206F6666 
 218 0019 000000   		.align	2
 219              	.LC5:
 220 001c 52656420 		.ascii	"Red light turned on. \012\015\000"
 220      6C696768 
 220      74207475 
 220      726E6564 
 220      206F6E2E 
 221              		.align	2
 222              	.LC7:
 223 0034 52656420 		.ascii	"Red light toggled. \012\015\000"
 223      6C696768 
 223      7420746F 
 223      67676C65 
 223      642E200A 
 224 004a 0000     		.align	2
 225              	.LC9:
 226 004c 496E7661 		.ascii	"Invalid selection. Please enter 0, 1, or 2. \012\015"
 226      6C696420 
 226      73656C65 
 226      6374696F 
 226      6E2E2050 
 227 007a 00       		.ascii	"\000"
 228 007b 00       		.align	2
 229              	.LC11:
 230 007c 426C7565 		.ascii	"Blue light turned off. \012\015\000"
 230      206C6967 
 230      68742074 
 230      75726E65 
 230      64206F66 
 231 0096 0000     		.align	2
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 10


 232              	.LC13:
 233 0098 426C7565 		.ascii	"Blue light turned on. \012\015\000"
 233      206C6967 
 233      68742074 
 233      75726E65 
 233      64206F6E 
 234 00b1 000000   		.align	2
 235              	.LC15:
 236 00b4 426C7565 		.ascii	"Blue light toggled. \012\015\000"
 236      206C6967 
 236      68742074 
 236      6F67676C 
 236      65642E20 
 237 00cb 00       		.align	2
 238              	.LC17:
 239 00cc 4F72616E 		.ascii	"Orange light turned off. \012\015\000"
 239      6765206C 
 239      69676874 
 239      20747572 
 239      6E656420 
 240              		.align	2
 241              	.LC19:
 242 00e8 4F72616E 		.ascii	"Orange light turned on. \012\015\000"
 242      6765206C 
 242      69676874 
 242      20747572 
 242      6E656420 
 243 0103 00       		.align	2
 244              	.LC21:
 245 0104 4F72616E 		.ascii	"Orange light toggled. \012\015\000"
 245      6765206C 
 245      69676874 
 245      20746F67 
 245      676C6564 
 246 011d 000000   		.align	2
 247              	.LC23:
 248 0120 47726565 		.ascii	"Green light turned off. \012\015\000"
 248      6E206C69 
 248      67687420 
 248      7475726E 
 248      6564206F 
 249 013b 00       		.align	2
 250              	.LC25:
 251 013c 47726565 		.ascii	"Green light turned on. \012\015\000"
 251      6E206C69 
 251      67687420 
 251      7475726E 
 251      6564206F 
 252 0156 0000     		.align	2
 253              	.LC27:
 254 0158 47726565 		.ascii	"Green light toggled. \012\015\000"
 254      6E206C69 
 254      67687420 
 254      746F6767 
 254      6C65642E 
 255              		.align	2
 256              	.LC29:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 11


 257 0170 496E7661 		.ascii	"Invalid selection. Please try again.\012\015\000"
 257      6C696420 
 257      73656C65 
 257      6374696F 
 257      6E2E2050 
 258              		.section	.text.setLED2,"ax",%progbits
 259              		.align	1
 260              		.global	setLED2
 261              		.syntax unified
 262              		.code	16
 263              		.thumb_func
 265              	setLED2:
 266              	.LVL9:
 267              	.LFB44:
 106:Src/main.c    ****   switch(color) {
 268              		.loc 1 106 26 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 106:Src/main.c    ****   switch(color) {
 272              		.loc 1 106 26 is_stmt 0 view .LVU48
 273 0000 10B5     		push	{r4, lr}
 274              	.LCFI2:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 4, -8
 277              		.cfi_offset 14, -4
 107:Src/main.c    ****     case 'r':
 278              		.loc 1 107 3 is_stmt 1 view .LVU49
 279 0002 6F28     		cmp	r0, #111
 280 0004 6DD0     		beq	.L19
 281 0006 19D8     		bhi	.L20
 282 0008 6228     		cmp	r0, #98
 283 000a 42D0     		beq	.L21
 284 000c 6728     		cmp	r0, #103
 285 000e 00D0     		beq	.LCB182
 286 0010 A9E0     		b	.L23	@long jump
 287              	.LCB182:
 169:Src/main.c    ****         case '0':
 288              		.loc 1 169 5 view .LVU50
 289 0012 574B     		ldr	r3, .L37
 290 0014 1B78     		ldrb	r3, [r3]
 291 0016 DAB2     		uxtb	r2, r3
 292 0018 312B     		cmp	r3, #49
 293 001a 00D1     		bne	.LCB188
 294 001c 8BE0     		b	.L34	@long jump
 295              	.LCB188:
 296 001e 322A     		cmp	r2, #50
 297 0020 00D1     		bne	.LCB190
 298 0022 92E0     		b	.L35	@long jump
 299              	.LCB190:
 300 0024 302A     		cmp	r2, #48
 301 0026 00D0     		beq	.LCB192
 302 0028 99E0     		b	.L36	@long jump
 303              	.LCB192:
 171:Src/main.c    ****           transmitStr("Green light turned off. \n\r");
 304              		.loc 1 171 11 view .LVU51
 171:Src/main.c    ****           transmitStr("Green light turned off. \n\r");
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 12


 305              		.loc 1 171 17 is_stmt 0 view .LVU52
 306 002a 524A     		ldr	r2, .L37+4
 307 002c 5369     		ldr	r3, [r2, #20]
 171:Src/main.c    ****           transmitStr("Green light turned off. \n\r");
 308              		.loc 1 171 24 view .LVU53
 309 002e 5249     		ldr	r1, .L37+8
 310 0030 0B40     		ands	r3, r1
 311 0032 5361     		str	r3, [r2, #20]
 172:Src/main.c    ****         break;
 312              		.loc 1 172 11 is_stmt 1 view .LVU54
 313 0034 5148     		ldr	r0, .L37+12
 314              	.LVL10:
 172:Src/main.c    ****         break;
 315              		.loc 1 172 11 is_stmt 0 view .LVU55
 316 0036 FFF7FEFF 		bl	transmitStr
 317              	.LVL11:
 173:Src/main.c    ****         case '1':
 318              		.loc 1 173 9 is_stmt 1 view .LVU56
 319 003a 97E0     		b	.L18
 320              	.LVL12:
 321              	.L20:
 107:Src/main.c    ****     case 'r':
 322              		.loc 1 107 3 is_stmt 0 view .LVU57
 323 003c 7228     		cmp	r0, #114
 324 003e 00D0     		beq	.LCB210
 325 0040 91E0     		b	.L23	@long jump
 326              	.LCB210:
 109:Src/main.c    ****         case '0':
 327              		.loc 1 109 7 is_stmt 1 view .LVU58
 328 0042 4B4B     		ldr	r3, .L37
 329 0044 1B78     		ldrb	r3, [r3]
 330 0046 DAB2     		uxtb	r2, r3
 331 0048 312B     		cmp	r3, #49
 332 004a 0CD0     		beq	.L24
 333 004c 322A     		cmp	r2, #50
 334 004e 13D0     		beq	.L25
 335 0050 302A     		cmp	r2, #48
 336 0052 1AD1     		bne	.L26
 111:Src/main.c    ****           transmitStr("Red light turned off. \n\r");
 337              		.loc 1 111 11 view .LVU59
 111:Src/main.c    ****           transmitStr("Red light turned off. \n\r");
 338              		.loc 1 111 17 is_stmt 0 view .LVU60
 339 0054 474A     		ldr	r2, .L37+4
 340 0056 5369     		ldr	r3, [r2, #20]
 111:Src/main.c    ****           transmitStr("Red light turned off. \n\r");
 341              		.loc 1 111 24 view .LVU61
 342 0058 4021     		movs	r1, #64
 343 005a 8B43     		bics	r3, r1
 344 005c 5361     		str	r3, [r2, #20]
 112:Src/main.c    ****         break;
 345              		.loc 1 112 11 is_stmt 1 view .LVU62
 346 005e 4848     		ldr	r0, .L37+16
 347              	.LVL13:
 112:Src/main.c    ****         break;
 348              		.loc 1 112 11 is_stmt 0 view .LVU63
 349 0060 FFF7FEFF 		bl	transmitStr
 350              	.LVL14:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 13


 113:Src/main.c    ****         case '1':
 351              		.loc 1 113 9 is_stmt 1 view .LVU64
 352 0064 82E0     		b	.L18
 353              	.LVL15:
 354              	.L24:
 115:Src/main.c    ****           transmitStr("Red light turned on. \n\r");
 355              		.loc 1 115 11 view .LVU65
 115:Src/main.c    ****           transmitStr("Red light turned on. \n\r");
 356              		.loc 1 115 17 is_stmt 0 view .LVU66
 357 0066 434A     		ldr	r2, .L37+4
 358 0068 5369     		ldr	r3, [r2, #20]
 115:Src/main.c    ****           transmitStr("Red light turned on. \n\r");
 359              		.loc 1 115 24 view .LVU67
 360 006a 4021     		movs	r1, #64
 361 006c 0B43     		orrs	r3, r1
 362 006e 5361     		str	r3, [r2, #20]
 116:Src/main.c    ****         break;
 363              		.loc 1 116 11 is_stmt 1 view .LVU68
 364 0070 4448     		ldr	r0, .L37+20
 365              	.LVL16:
 116:Src/main.c    ****         break;
 366              		.loc 1 116 11 is_stmt 0 view .LVU69
 367 0072 FFF7FEFF 		bl	transmitStr
 368              	.LVL17:
 117:Src/main.c    ****         case '2':
 369              		.loc 1 117 9 is_stmt 1 view .LVU70
 370 0076 79E0     		b	.L18
 371              	.LVL18:
 372              	.L25:
 119:Src/main.c    ****           transmitStr("Red light toggled. \n\r");
 373              		.loc 1 119 11 view .LVU71
 119:Src/main.c    ****           transmitStr("Red light toggled. \n\r");
 374              		.loc 1 119 17 is_stmt 0 view .LVU72
 375 0078 3E4A     		ldr	r2, .L37+4
 376 007a 5369     		ldr	r3, [r2, #20]
 119:Src/main.c    ****           transmitStr("Red light toggled. \n\r");
 377              		.loc 1 119 24 view .LVU73
 378 007c 4021     		movs	r1, #64
 379 007e 4B40     		eors	r3, r1
 380 0080 5361     		str	r3, [r2, #20]
 120:Src/main.c    ****         break;
 381              		.loc 1 120 11 is_stmt 1 view .LVU74
 382 0082 4148     		ldr	r0, .L37+24
 383              	.LVL19:
 120:Src/main.c    ****         break;
 384              		.loc 1 120 11 is_stmt 0 view .LVU75
 385 0084 FFF7FEFF 		bl	transmitStr
 386              	.LVL20:
 121:Src/main.c    ****         default:
 387              		.loc 1 121 9 is_stmt 1 view .LVU76
 388 0088 70E0     		b	.L18
 389              	.LVL21:
 390              	.L26:
 123:Src/main.c    ****         break;
 391              		.loc 1 123 11 view .LVU77
 392 008a 4048     		ldr	r0, .L37+28
 393              	.LVL22:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 14


 123:Src/main.c    ****         break;
 394              		.loc 1 123 11 is_stmt 0 view .LVU78
 395 008c FFF7FEFF 		bl	transmitStr
 396              	.LVL23:
 124:Src/main.c    ****       }
 397              		.loc 1 124 9 is_stmt 1 view .LVU79
 398 0090 6CE0     		b	.L18
 399              	.LVL24:
 400              	.L21:
 129:Src/main.c    ****         case '0':
 401              		.loc 1 129 5 view .LVU80
 402 0092 374B     		ldr	r3, .L37
 403 0094 1B78     		ldrb	r3, [r3]
 404 0096 DAB2     		uxtb	r2, r3
 405 0098 312B     		cmp	r3, #49
 406 009a 0CD0     		beq	.L28
 407 009c 322A     		cmp	r2, #50
 408 009e 13D0     		beq	.L29
 409 00a0 302A     		cmp	r2, #48
 410 00a2 1AD1     		bne	.L30
 131:Src/main.c    ****           transmitStr("Blue light turned off. \n\r");
 411              		.loc 1 131 11 view .LVU81
 131:Src/main.c    ****           transmitStr("Blue light turned off. \n\r");
 412              		.loc 1 131 17 is_stmt 0 view .LVU82
 413 00a4 334A     		ldr	r2, .L37+4
 414 00a6 5369     		ldr	r3, [r2, #20]
 131:Src/main.c    ****           transmitStr("Blue light turned off. \n\r");
 415              		.loc 1 131 24 view .LVU83
 416 00a8 8021     		movs	r1, #128
 417 00aa 8B43     		bics	r3, r1
 418 00ac 5361     		str	r3, [r2, #20]
 132:Src/main.c    ****         break;
 419              		.loc 1 132 11 is_stmt 1 view .LVU84
 420 00ae 3848     		ldr	r0, .L37+32
 421              	.LVL25:
 132:Src/main.c    ****         break;
 422              		.loc 1 132 11 is_stmt 0 view .LVU85
 423 00b0 FFF7FEFF 		bl	transmitStr
 424              	.LVL26:
 133:Src/main.c    ****         case '1':
 425              		.loc 1 133 9 is_stmt 1 view .LVU86
 426 00b4 5AE0     		b	.L18
 427              	.LVL27:
 428              	.L28:
 135:Src/main.c    ****           transmitStr("Blue light turned on. \n\r");
 429              		.loc 1 135 11 view .LVU87
 135:Src/main.c    ****           transmitStr("Blue light turned on. \n\r");
 430              		.loc 1 135 17 is_stmt 0 view .LVU88
 431 00b6 2F4A     		ldr	r2, .L37+4
 432 00b8 5369     		ldr	r3, [r2, #20]
 135:Src/main.c    ****           transmitStr("Blue light turned on. \n\r");
 433              		.loc 1 135 24 view .LVU89
 434 00ba 8021     		movs	r1, #128
 435 00bc 0B43     		orrs	r3, r1
 436 00be 5361     		str	r3, [r2, #20]
 136:Src/main.c    ****         break;
 437              		.loc 1 136 11 is_stmt 1 view .LVU90
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 15


 438 00c0 3448     		ldr	r0, .L37+36
 439              	.LVL28:
 136:Src/main.c    ****         break;
 440              		.loc 1 136 11 is_stmt 0 view .LVU91
 441 00c2 FFF7FEFF 		bl	transmitStr
 442              	.LVL29:
 137:Src/main.c    ****         case '2':
 443              		.loc 1 137 9 is_stmt 1 view .LVU92
 444 00c6 51E0     		b	.L18
 445              	.LVL30:
 446              	.L29:
 139:Src/main.c    ****           transmitStr("Blue light toggled. \n\r");
 447              		.loc 1 139 11 view .LVU93
 139:Src/main.c    ****           transmitStr("Blue light toggled. \n\r");
 448              		.loc 1 139 17 is_stmt 0 view .LVU94
 449 00c8 2A4A     		ldr	r2, .L37+4
 450 00ca 5369     		ldr	r3, [r2, #20]
 139:Src/main.c    ****           transmitStr("Blue light toggled. \n\r");
 451              		.loc 1 139 24 view .LVU95
 452 00cc 8021     		movs	r1, #128
 453 00ce 4B40     		eors	r3, r1
 454 00d0 5361     		str	r3, [r2, #20]
 140:Src/main.c    ****         break;
 455              		.loc 1 140 11 is_stmt 1 view .LVU96
 456 00d2 3148     		ldr	r0, .L37+40
 457              	.LVL31:
 140:Src/main.c    ****         break;
 458              		.loc 1 140 11 is_stmt 0 view .LVU97
 459 00d4 FFF7FEFF 		bl	transmitStr
 460              	.LVL32:
 141:Src/main.c    ****         default:
 461              		.loc 1 141 9 is_stmt 1 view .LVU98
 462 00d8 48E0     		b	.L18
 463              	.LVL33:
 464              	.L30:
 143:Src/main.c    ****         break;
 465              		.loc 1 143 11 view .LVU99
 466 00da 2C48     		ldr	r0, .L37+28
 467              	.LVL34:
 143:Src/main.c    ****         break;
 468              		.loc 1 143 11 is_stmt 0 view .LVU100
 469 00dc FFF7FEFF 		bl	transmitStr
 470              	.LVL35:
 144:Src/main.c    ****       }
 471              		.loc 1 144 9 is_stmt 1 view .LVU101
 472 00e0 44E0     		b	.L18
 473              	.LVL36:
 474              	.L19:
 149:Src/main.c    ****         case '0':
 475              		.loc 1 149 5 view .LVU102
 476 00e2 234B     		ldr	r3, .L37
 477 00e4 1B78     		ldrb	r3, [r3]
 478 00e6 DAB2     		uxtb	r2, r3
 479 00e8 312B     		cmp	r3, #49
 480 00ea 0CD0     		beq	.L31
 481 00ec 322A     		cmp	r2, #50
 482 00ee 14D0     		beq	.L32
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 16


 483 00f0 302A     		cmp	r2, #48
 484 00f2 1CD1     		bne	.L33
 151:Src/main.c    ****           transmitStr("Orange light turned off. \n\r");
 485              		.loc 1 151 11 view .LVU103
 151:Src/main.c    ****           transmitStr("Orange light turned off. \n\r");
 486              		.loc 1 151 17 is_stmt 0 view .LVU104
 487 00f4 1F4A     		ldr	r2, .L37+4
 488 00f6 5369     		ldr	r3, [r2, #20]
 151:Src/main.c    ****           transmitStr("Orange light turned off. \n\r");
 489              		.loc 1 151 24 view .LVU105
 490 00f8 2849     		ldr	r1, .L37+44
 491 00fa 0B40     		ands	r3, r1
 492 00fc 5361     		str	r3, [r2, #20]
 152:Src/main.c    ****         break;
 493              		.loc 1 152 11 is_stmt 1 view .LVU106
 494 00fe 2848     		ldr	r0, .L37+48
 495              	.LVL37:
 152:Src/main.c    ****         break;
 496              		.loc 1 152 11 is_stmt 0 view .LVU107
 497 0100 FFF7FEFF 		bl	transmitStr
 498              	.LVL38:
 153:Src/main.c    ****         case '1':
 499              		.loc 1 153 9 is_stmt 1 view .LVU108
 500 0104 32E0     		b	.L18
 501              	.LVL39:
 502              	.L31:
 155:Src/main.c    ****           transmitStr("Orange light turned on. \n\r");
 503              		.loc 1 155 11 view .LVU109
 155:Src/main.c    ****           transmitStr("Orange light turned on. \n\r");
 504              		.loc 1 155 17 is_stmt 0 view .LVU110
 505 0106 1B4A     		ldr	r2, .L37+4
 506 0108 5169     		ldr	r1, [r2, #20]
 155:Src/main.c    ****           transmitStr("Orange light turned on. \n\r");
 507              		.loc 1 155 24 view .LVU111
 508 010a 8023     		movs	r3, #128
 509 010c 5B00     		lsls	r3, r3, #1
 510 010e 0B43     		orrs	r3, r1
 511 0110 5361     		str	r3, [r2, #20]
 156:Src/main.c    ****         break;
 512              		.loc 1 156 11 is_stmt 1 view .LVU112
 513 0112 2448     		ldr	r0, .L37+52
 514              	.LVL40:
 156:Src/main.c    ****         break;
 515              		.loc 1 156 11 is_stmt 0 view .LVU113
 516 0114 FFF7FEFF 		bl	transmitStr
 517              	.LVL41:
 157:Src/main.c    ****         case '2':
 518              		.loc 1 157 9 is_stmt 1 view .LVU114
 519 0118 28E0     		b	.L18
 520              	.LVL42:
 521              	.L32:
 159:Src/main.c    ****           transmitStr("Orange light toggled. \n\r");
 522              		.loc 1 159 11 view .LVU115
 159:Src/main.c    ****           transmitStr("Orange light toggled. \n\r");
 523              		.loc 1 159 17 is_stmt 0 view .LVU116
 524 011a 164A     		ldr	r2, .L37+4
 525 011c 5169     		ldr	r1, [r2, #20]
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 17


 159:Src/main.c    ****           transmitStr("Orange light toggled. \n\r");
 526              		.loc 1 159 24 view .LVU117
 527 011e 8023     		movs	r3, #128
 528 0120 5B00     		lsls	r3, r3, #1
 529 0122 4B40     		eors	r3, r1
 530 0124 5361     		str	r3, [r2, #20]
 160:Src/main.c    ****         break;
 531              		.loc 1 160 11 is_stmt 1 view .LVU118
 532 0126 2048     		ldr	r0, .L37+56
 533              	.LVL43:
 160:Src/main.c    ****         break;
 534              		.loc 1 160 11 is_stmt 0 view .LVU119
 535 0128 FFF7FEFF 		bl	transmitStr
 536              	.LVL44:
 161:Src/main.c    ****         default:
 537              		.loc 1 161 9 is_stmt 1 view .LVU120
 538 012c 1EE0     		b	.L18
 539              	.LVL45:
 540              	.L33:
 163:Src/main.c    ****         break;
 541              		.loc 1 163 11 view .LVU121
 542 012e 1748     		ldr	r0, .L37+28
 543              	.LVL46:
 163:Src/main.c    ****         break;
 544              		.loc 1 163 11 is_stmt 0 view .LVU122
 545 0130 FFF7FEFF 		bl	transmitStr
 546              	.LVL47:
 164:Src/main.c    ****       }
 547              		.loc 1 164 9 is_stmt 1 view .LVU123
 548 0134 1AE0     		b	.L18
 549              	.LVL48:
 550              	.L34:
 175:Src/main.c    ****           transmitStr("Green light turned on. \n\r");
 551              		.loc 1 175 11 view .LVU124
 175:Src/main.c    ****           transmitStr("Green light turned on. \n\r");
 552              		.loc 1 175 17 is_stmt 0 view .LVU125
 553 0136 0F4A     		ldr	r2, .L37+4
 554 0138 5169     		ldr	r1, [r2, #20]
 175:Src/main.c    ****           transmitStr("Green light turned on. \n\r");
 555              		.loc 1 175 24 view .LVU126
 556 013a 8023     		movs	r3, #128
 557 013c 9B00     		lsls	r3, r3, #2
 558 013e 0B43     		orrs	r3, r1
 559 0140 5361     		str	r3, [r2, #20]
 176:Src/main.c    ****         break;
 560              		.loc 1 176 11 is_stmt 1 view .LVU127
 561 0142 1A48     		ldr	r0, .L37+60
 562              	.LVL49:
 176:Src/main.c    ****         break;
 563              		.loc 1 176 11 is_stmt 0 view .LVU128
 564 0144 FFF7FEFF 		bl	transmitStr
 565              	.LVL50:
 177:Src/main.c    ****         case '2':
 566              		.loc 1 177 9 is_stmt 1 view .LVU129
 567 0148 10E0     		b	.L18
 568              	.LVL51:
 569              	.L35:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 18


 179:Src/main.c    ****           transmitStr("Green light toggled. \n\r");
 570              		.loc 1 179 11 view .LVU130
 179:Src/main.c    ****           transmitStr("Green light toggled. \n\r");
 571              		.loc 1 179 17 is_stmt 0 view .LVU131
 572 014a 0A4A     		ldr	r2, .L37+4
 573 014c 5169     		ldr	r1, [r2, #20]
 179:Src/main.c    ****           transmitStr("Green light toggled. \n\r");
 574              		.loc 1 179 24 view .LVU132
 575 014e 8023     		movs	r3, #128
 576 0150 9B00     		lsls	r3, r3, #2
 577 0152 4B40     		eors	r3, r1
 578 0154 5361     		str	r3, [r2, #20]
 180:Src/main.c    ****         break;
 579              		.loc 1 180 11 is_stmt 1 view .LVU133
 580 0156 1648     		ldr	r0, .L37+64
 581              	.LVL52:
 180:Src/main.c    ****         break;
 582              		.loc 1 180 11 is_stmt 0 view .LVU134
 583 0158 FFF7FEFF 		bl	transmitStr
 584              	.LVL53:
 181:Src/main.c    ****         default:
 585              		.loc 1 181 9 is_stmt 1 view .LVU135
 586 015c 06E0     		b	.L18
 587              	.LVL54:
 588              	.L36:
 183:Src/main.c    ****         break;
 589              		.loc 1 183 11 view .LVU136
 590 015e 0B48     		ldr	r0, .L37+28
 591              	.LVL55:
 183:Src/main.c    ****         break;
 592              		.loc 1 183 11 is_stmt 0 view .LVU137
 593 0160 FFF7FEFF 		bl	transmitStr
 594              	.LVL56:
 184:Src/main.c    ****       }
 595              		.loc 1 184 9 is_stmt 1 view .LVU138
 596 0164 02E0     		b	.L18
 597              	.LVL57:
 598              	.L23:
 189:Src/main.c    ****     break;
 599              		.loc 1 189 7 view .LVU139
 600 0166 1348     		ldr	r0, .L37+68
 601              	.LVL58:
 189:Src/main.c    ****     break;
 602              		.loc 1 189 7 is_stmt 0 view .LVU140
 603 0168 FFF7FEFF 		bl	transmitStr
 604              	.LVL59:
 190:Src/main.c    ****   }
 605              		.loc 1 190 5 is_stmt 1 view .LVU141
 606              	.L18:
 192:Src/main.c    **** 
 607              		.loc 1 192 1 is_stmt 0 view .LVU142
 608              		@ sp needed
 609 016c 10BD     		pop	{r4, pc}
 610              	.L38:
 611 016e C046     		.align	2
 612              	.L37:
 613 0170 00000000 		.word	savedChar
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 19


 614 0174 00080048 		.word	1207961600
 615 0178 FFFDFFFF 		.word	-513
 616 017c 20010000 		.word	.LC23
 617 0180 00000000 		.word	.LC3
 618 0184 1C000000 		.word	.LC5
 619 0188 34000000 		.word	.LC7
 620 018c 4C000000 		.word	.LC9
 621 0190 7C000000 		.word	.LC11
 622 0194 98000000 		.word	.LC13
 623 0198 B4000000 		.word	.LC15
 624 019c FFFEFFFF 		.word	-257
 625 01a0 CC000000 		.word	.LC17
 626 01a4 E8000000 		.word	.LC19
 627 01a8 04010000 		.word	.LC21
 628 01ac 3C010000 		.word	.LC25
 629 01b0 58010000 		.word	.LC27
 630 01b4 70010000 		.word	.LC29
 631              		.cfi_endproc
 632              	.LFE44:
 634              		.section	.rodata.colorChoice.str1.4,"aMS",%progbits,1
 635              		.align	2
 636              	.LC32:
 637 0000 434D443F 		.ascii	"CMD? (0, 1, 2)\012\015\000"
 637      2028302C 
 637      20312C20 
 637      32290A0D 
 637      00
 638 0011 000000   		.align	2
 639              	.LC35:
 640 0014 496E7661 		.ascii	"Invalid selection. Please enter r, b, o, or g. \012"
 640      6C696420 
 640      73656C65 
 640      6374696F 
 640      6E2E2050 
 641 0044 0D00     		.ascii	"\015\000"
 642              		.section	.text.colorChoice,"ax",%progbits
 643              		.align	1
 644              		.global	colorChoice
 645              		.syntax unified
 646              		.code	16
 647              		.thumb_func
 649              	colorChoice:
 650              	.LFB45:
 194:Src/main.c    ****   char color;
 651              		.loc 1 194 24 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655 0000 10B5     		push	{r4, lr}
 656              	.LCFI3:
 657              		.cfi_def_cfa_offset 8
 658              		.cfi_offset 4, -8
 659              		.cfi_offset 14, -4
 195:Src/main.c    **** 
 660              		.loc 1 195 3 view .LVU144
 197:Src/main.c    ****     case 'r':
 661              		.loc 1 197 3 view .LVU145
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 20


 662 0002 0F4B     		ldr	r3, .L44
 663 0004 1B78     		ldrb	r3, [r3]
 664 0006 623B     		subs	r3, r3, #98
 665 0008 DBB2     		uxtb	r3, r3
 666 000a 102B     		cmp	r3, #16
 667 000c 14D8     		bhi	.L40
 668 000e 0D4A     		ldr	r2, .L44+4
 669 0010 DA40     		lsrs	r2, r2, r3
 670 0012 D207     		lsls	r2, r2, #31
 671 0014 10D5     		bpl	.L40
 202:Src/main.c    ****       transmitStr("CMD? (0, 1, 2)\n\r");
 672              		.loc 1 202 7 view .LVU146
 202:Src/main.c    ****       transmitStr("CMD? (0, 1, 2)\n\r");
 673              		.loc 1 202 13 is_stmt 0 view .LVU147
 674 0016 0A4B     		ldr	r3, .L44
 675 0018 1C78     		ldrb	r4, [r3]
 676 001a E4B2     		uxtb	r4, r4
 677              	.LVL60:
 203:Src/main.c    ****       while(1) {
 678              		.loc 1 203 7 is_stmt 1 view .LVU148
 679 001c 0A48     		ldr	r0, .L44+8
 680 001e FFF7FEFF 		bl	transmitStr
 681              	.LVL61:
 682              	.L41:
 204:Src/main.c    ****         if(newDataFlag == 1) {
 683              		.loc 1 204 7 view .LVU149
 205:Src/main.c    ****           newDataFlag = 0;
 684              		.loc 1 205 9 view .LVU150
 205:Src/main.c    ****           newDataFlag = 0;
 685              		.loc 1 205 24 is_stmt 0 view .LVU151
 686 0022 0A4B     		ldr	r3, .L44+12
 687 0024 1B68     		ldr	r3, [r3]
 205:Src/main.c    ****           newDataFlag = 0;
 688              		.loc 1 205 11 view .LVU152
 689 0026 012B     		cmp	r3, #1
 690 0028 FBD1     		bne	.L41
 206:Src/main.c    ****           break;
 691              		.loc 1 206 11 is_stmt 1 view .LVU153
 206:Src/main.c    ****           break;
 692              		.loc 1 206 23 is_stmt 0 view .LVU154
 693 002a 084B     		ldr	r3, .L44+12
 694 002c 0022     		movs	r2, #0
 695 002e 1A60     		str	r2, [r3]
 207:Src/main.c    ****         }
 696              		.loc 1 207 11 is_stmt 1 view .LVU155
 211:Src/main.c    ****     break;
 697              		.loc 1 211 7 view .LVU156
 698 0030 2000     		movs	r0, r4
 699 0032 FFF7FEFF 		bl	setLED2
 700              	.LVL62:
 212:Src/main.c    **** 
 701              		.loc 1 212 5 view .LVU157
 702              	.L39:
 218:Src/main.c    **** 
 703              		.loc 1 218 1 is_stmt 0 view .LVU158
 704              		@ sp needed
 705 0036 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 21


 706              	.L40:
 215:Src/main.c    ****     break;
 707              		.loc 1 215 7 is_stmt 1 view .LVU159
 708 0038 0548     		ldr	r0, .L44+16
 709 003a FFF7FEFF 		bl	transmitStr
 710              	.LVL63:
 216:Src/main.c    ****   }
 711              		.loc 1 216 5 view .LVU160
 218:Src/main.c    **** 
 712              		.loc 1 218 1 is_stmt 0 view .LVU161
 713 003e FAE7     		b	.L39
 714              	.L45:
 715              		.align	2
 716              	.L44:
 717 0040 00000000 		.word	savedChar
 718 0044 21200100 		.word	73761
 719 0048 00000000 		.word	.LC32
 720 004c 00000000 		.word	newDataFlag
 721 0050 14000000 		.word	.LC35
 722              		.cfi_endproc
 723              	.LFE45:
 725              		.section	.text.USART3_4_IRQHandler,"ax",%progbits
 726              		.align	1
 727              		.global	USART3_4_IRQHandler
 728              		.syntax unified
 729              		.code	16
 730              		.thumb_func
 732              	USART3_4_IRQHandler:
 733              	.LFB48:
 236:Src/main.c    **** 
 237:Src/main.c    **** void USART3_4_IRQHandler(void) {
 734              		.loc 1 237 32 is_stmt 1 view -0
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 0
 737              		@ frame_needed = 0, uses_anonymous_args = 0
 738              		@ link register save eliminated.
 238:Src/main.c    ****   if(newDataFlag == 0) {
 739              		.loc 1 238 3 view .LVU163
 740              		.loc 1 238 18 is_stmt 0 view .LVU164
 741 0000 064B     		ldr	r3, .L48
 742 0002 1B68     		ldr	r3, [r3]
 743              		.loc 1 238 5 view .LVU165
 744 0004 002B     		cmp	r3, #0
 745 0006 07D1     		bne	.L46
 239:Src/main.c    **** 		newDataFlag = 1;
 746              		.loc 1 239 3 is_stmt 1 view .LVU166
 747              		.loc 1 239 15 is_stmt 0 view .LVU167
 748 0008 044B     		ldr	r3, .L48
 749 000a 0122     		movs	r2, #1
 750 000c 1A60     		str	r2, [r3]
 240:Src/main.c    **** 		savedChar = USART3->RDR;
 751              		.loc 1 240 3 is_stmt 1 view .LVU168
 752              		.loc 1 240 21 is_stmt 0 view .LVU169
 753 000e 044B     		ldr	r3, .L48+4
 754 0010 9B8C     		ldrh	r3, [r3, #36]
 755              		.loc 1 240 13 view .LVU170
 756 0012 DBB2     		uxtb	r3, r3
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 22


 757 0014 034A     		ldr	r2, .L48+8
 758 0016 1370     		strb	r3, [r2]
 759              	.L46:
 241:Src/main.c    ****   }
 242:Src/main.c    **** 
 243:Src/main.c    **** }
 760              		.loc 1 243 1 view .LVU171
 761              		@ sp needed
 762 0018 7047     		bx	lr
 763              	.L49:
 764 001a C046     		.align	2
 765              	.L48:
 766 001c 00000000 		.word	newDataFlag
 767 0020 00480040 		.word	1073760256
 768 0024 00000000 		.word	savedChar
 769              		.cfi_endproc
 770              	.LFE48:
 772              		.section	.text._Error_Handler,"ax",%progbits
 773              		.align	1
 774              		.global	_Error_Handler
 775              		.syntax unified
 776              		.code	16
 777              		.thumb_func
 779              	_Error_Handler:
 780              	.LFB51:
 244:Src/main.c    **** 
 245:Src/main.c    **** 
 246:Src/main.c    **** int main(void)
 247:Src/main.c    **** {
 248:Src/main.c    ****   SystemClock_Config();
 249:Src/main.c    ****   HAL_Init();
 250:Src/main.c    **** 
 251:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 252:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 253:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 254:Src/main.c    **** 
 255:Src/main.c    ****   GPIOB-> MODER &= ~(1 << 20); // PB10
 256:Src/main.c    ****   GPIOB -> MODER |= (1 << 21); // PB10
 257:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11
 258:Src/main.c    ****   GPIOB -> MODER |= (1 << 23); // PB11
 259:Src/main.c    **** 
 260:Src/main.c    ****   // Set up LEDs
 261:Src/main.c    ****   GPIOC -> MODER |= (1 << 12); // PIN 6 (RED)
 262:Src/main.c    **** 	GPIOC -> MODER |= (1 << 14); // PIN 7 (BLLUE)
 263:Src/main.c    **** 	GPIOC -> MODER |= (1 << 16); // PIN 8 (ORANGE)
 264:Src/main.c    **** 	GPIOC -> MODER |= (1 << 18); // PIN 9 (GREEN)
 265:Src/main.c    **** 
 266:Src/main.c    ****   GPIOC -> OTYPER &= ~(1 << 6);
 267:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 7);
 268:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 8);
 269:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 9);
 270:Src/main.c    **** 
 271:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 12);
 272:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 14);
 273:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 16);
 274:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 18);
 275:Src/main.c    **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 23


 276:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 12)|(1 << 13));
 277:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 14)|(1 << 15));
 278:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 16)|(1 << 17));
 279:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 18)|(1 << 19));
 280:Src/main.c    **** 
 281:Src/main.c    ****   // Setting the Baud Rate
 282:Src/main.c    ****   USART3->BRR = HAL_RCC_GetHCLKFreq()/9600;
 283:Src/main.c    **** 
 284:Src/main.c    ****   // Setting AFR to 4
 285:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<10);
 286:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<14);
 287:Src/main.c    **** 
 288:Src/main.c    ****   // // For part 2
 289:Src/main.c    ****   // Enable the receive register not empty interrupt
 290:Src/main.c    ****   USART3->CR1 |= (1<<5); 
 291:Src/main.c    **** 
 292:Src/main.c    ****   // Enable and set the USART interrupt priority
 293:Src/main.c    ****   NVIC_EnableIRQ(USART3_4_IRQn);
 294:Src/main.c    ****   NVIC_SetPriority(USART3_4_IRQn, 3);
 295:Src/main.c    **** 
 296:Src/main.c    ****   // Setting TX and RX to 1
 297:Src/main.c    ****   USART3->CR1 |= (1<<0);
 298:Src/main.c    ****   USART3->CR1 |= (1<<2);
 299:Src/main.c    ****   USART3->CR1 |= (1<<3);
 300:Src/main.c    **** 
 301:Src/main.c    ****   // Turn on all LEDS
 302:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_6;
 303:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_7;
 304:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_8;
 305:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_9;
 306:Src/main.c    **** 
 307:Src/main.c    ****   while(1) {
 308:Src/main.c    ****     // HAL_Delay(1000); // Delay 200ms
 309:Src/main.c    ****     // GPIOC -> ODR ^= GPIO_ODR_6;
 310:Src/main.c    **** 
 311:Src/main.c    ****     // // Testing transmit char
 312:Src/main.c    ****     // transmitChar('k');
 313:Src/main.c    **** 
 314:Src/main.c    ****     // // Testing transmit string
 315:Src/main.c    ****     // const char* str = "hello ";
 316:Src/main.c    ****     // transmitStr(str);
 317:Src/main.c    **** 
 318:Src/main.c    ****     // Part 1
 319:Src/main.c    ****     // while(1) {
 320:Src/main.c    ****     //   if((USART3->ISR & (1<<5)) == (1<<5)) {
 321:Src/main.c    ****     //     break;
 322:Src/main.c    ****     //  }
 323:Src/main.c    ****     // }
 324:Src/main.c    **** 
 325:Src/main.c    ****     // setLED1();
 326:Src/main.c    **** 
 327:Src/main.c    ****     // Part 2
 328:Src/main.c    **** 
 329:Src/main.c    ****     transmitStr("Color? (r, b, o, g)\n\r");
 330:Src/main.c    ****     while(1) {
 331:Src/main.c    ****       if(newDataFlag == 1){
 332:Src/main.c    ****         newDataFlag = 0;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 24


 333:Src/main.c    ****         break;
 334:Src/main.c    ****       }
 335:Src/main.c    ****     }
 336:Src/main.c    **** 
 337:Src/main.c    ****     colorChoice();
 338:Src/main.c    ****   }
 339:Src/main.c    **** 
 340:Src/main.c    **** 
 341:Src/main.c    **** }
 342:Src/main.c    **** 
 343:Src/main.c    **** /** System Clock Configuration
 344:Src/main.c    **** */
 345:Src/main.c    **** void SystemClock_Config(void)
 346:Src/main.c    **** {
 347:Src/main.c    **** 
 348:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 349:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 350:Src/main.c    **** 
 351:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 352:Src/main.c    ****     */
 353:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 354:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 355:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 356:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 357:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 358:Src/main.c    ****   {
 359:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 360:Src/main.c    ****   }
 361:Src/main.c    **** 
 362:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 363:Src/main.c    ****     */
 364:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 365:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 366:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 367:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 368:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 369:Src/main.c    **** 
 370:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 371:Src/main.c    ****   {
 372:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 373:Src/main.c    ****   }
 374:Src/main.c    **** 
 375:Src/main.c    ****     /**Configure the Systick interrupt time
 376:Src/main.c    ****     */
 377:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 378:Src/main.c    **** 
 379:Src/main.c    ****     /**Configure the Systick
 380:Src/main.c    ****     */
 381:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 382:Src/main.c    **** 
 383:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 384:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 385:Src/main.c    **** }
 386:Src/main.c    **** 
 387:Src/main.c    **** /* USER CODE BEGIN 4 */
 388:Src/main.c    **** 
 389:Src/main.c    **** /* USER CODE END 4 */
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 25


 390:Src/main.c    **** 
 391:Src/main.c    **** /**
 392:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 393:Src/main.c    ****   * @param  None
 394:Src/main.c    ****   * @retval None
 395:Src/main.c    ****   */
 396:Src/main.c    **** void _Error_Handler(char * file, int line)
 397:Src/main.c    **** {
 781              		.loc 1 397 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ Volatile: function does not return.
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 787              	.LVL64:
 788              	.L51:
 398:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 399:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 400:Src/main.c    ****   while(1)
 789              		.loc 1 400 3 view .LVU173
 401:Src/main.c    ****   {
 402:Src/main.c    ****   }
 790              		.loc 1 402 3 view .LVU174
 400:Src/main.c    ****   {
 791              		.loc 1 400 8 view .LVU175
 792 0000 FEE7     		b	.L51
 793              		.cfi_endproc
 794              	.LFE51:
 796              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 797              		.align	2
 798              	.LC39:
 799 0000 5372632F 		.ascii	"Src/main.c\000"
 799      6D61696E 
 799      2E6300
 800              		.global	__aeabi_uidiv
 801              		.section	.text.SystemClock_Config,"ax",%progbits
 802              		.align	1
 803              		.global	SystemClock_Config
 804              		.syntax unified
 805              		.code	16
 806              		.thumb_func
 808              	SystemClock_Config:
 809              	.LFB50:
 346:Src/main.c    **** 
 810              		.loc 1 346 1 view -0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 72
 813              		@ frame_needed = 0, uses_anonymous_args = 0
 814 0000 00B5     		push	{lr}
 815              	.LCFI4:
 816              		.cfi_def_cfa_offset 4
 817              		.cfi_offset 14, -4
 818 0002 93B0     		sub	sp, sp, #76
 819              	.LCFI5:
 820              		.cfi_def_cfa_offset 80
 348:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 821              		.loc 1 348 3 view .LVU177
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 26


 349:Src/main.c    **** 
 822              		.loc 1 349 3 view .LVU178
 353:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 823              		.loc 1 353 3 view .LVU179
 353:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 824              		.loc 1 353 36 is_stmt 0 view .LVU180
 825 0004 0223     		movs	r3, #2
 826 0006 0593     		str	r3, [sp, #20]
 354:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 827              		.loc 1 354 3 is_stmt 1 view .LVU181
 354:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 828              		.loc 1 354 30 is_stmt 0 view .LVU182
 829 0008 013B     		subs	r3, r3, #1
 830 000a 0893     		str	r3, [sp, #32]
 355:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 831              		.loc 1 355 3 is_stmt 1 view .LVU183
 355:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 832              		.loc 1 355 41 is_stmt 0 view .LVU184
 833 000c 0F33     		adds	r3, r3, #15
 834 000e 0993     		str	r3, [sp, #36]
 356:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 835              		.loc 1 356 3 is_stmt 1 view .LVU185
 356:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 836              		.loc 1 356 34 is_stmt 0 view .LVU186
 837 0010 0023     		movs	r3, #0
 838 0012 0E93     		str	r3, [sp, #56]
 357:Src/main.c    ****   {
 839              		.loc 1 357 3 is_stmt 1 view .LVU187
 357:Src/main.c    ****   {
 840              		.loc 1 357 7 is_stmt 0 view .LVU188
 841 0014 05A8     		add	r0, sp, #20
 842 0016 FFF7FEFF 		bl	HAL_RCC_OscConfig
 843              	.LVL65:
 357:Src/main.c    ****   {
 844              		.loc 1 357 6 discriminator 1 view .LVU189
 845 001a 0028     		cmp	r0, #0
 846 001c 1ED1     		bne	.L55
 364:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 847              		.loc 1 364 3 is_stmt 1 view .LVU190
 364:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 848              		.loc 1 364 31 is_stmt 0 view .LVU191
 849 001e 0723     		movs	r3, #7
 850 0020 0193     		str	r3, [sp, #4]
 366:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 851              		.loc 1 366 3 is_stmt 1 view .LVU192
 366:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 852              		.loc 1 366 34 is_stmt 0 view .LVU193
 853 0022 0023     		movs	r3, #0
 854 0024 0293     		str	r3, [sp, #8]
 367:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 855              		.loc 1 367 3 is_stmt 1 view .LVU194
 367:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 856              		.loc 1 367 35 is_stmt 0 view .LVU195
 857 0026 0393     		str	r3, [sp, #12]
 368:Src/main.c    **** 
 858              		.loc 1 368 3 is_stmt 1 view .LVU196
 368:Src/main.c    **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 27


 859              		.loc 1 368 36 is_stmt 0 view .LVU197
 860 0028 0493     		str	r3, [sp, #16]
 370:Src/main.c    ****   {
 861              		.loc 1 370 3 is_stmt 1 view .LVU198
 370:Src/main.c    ****   {
 862              		.loc 1 370 7 is_stmt 0 view .LVU199
 863 002a 0021     		movs	r1, #0
 864 002c 01A8     		add	r0, sp, #4
 865 002e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 866              	.LVL66:
 370:Src/main.c    ****   {
 867              		.loc 1 370 6 discriminator 1 view .LVU200
 868 0032 0028     		cmp	r0, #0
 869 0034 17D1     		bne	.L56
 377:Src/main.c    **** 
 870              		.loc 1 377 3 is_stmt 1 view .LVU201
 377:Src/main.c    **** 
 871              		.loc 1 377 22 is_stmt 0 view .LVU202
 872 0036 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 873              	.LVL67:
 377:Src/main.c    **** 
 874              		.loc 1 377 3 discriminator 1 view .LVU203
 875 003a FA21     		movs	r1, #250
 876 003c 8900     		lsls	r1, r1, #2
 877 003e FFF7FEFF 		bl	__aeabi_uidiv
 878              	.LVL68:
 879 0042 FFF7FEFF 		bl	HAL_SYSTICK_Config
 880              	.LVL69:
 381:Src/main.c    **** 
 881              		.loc 1 381 3 is_stmt 1 view .LVU204
 882 0046 0420     		movs	r0, #4
 883 0048 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 884              	.LVL70:
 384:Src/main.c    **** }
 885              		.loc 1 384 3 view .LVU205
 886 004c 0120     		movs	r0, #1
 887 004e 0022     		movs	r2, #0
 888 0050 0021     		movs	r1, #0
 889 0052 4042     		rsbs	r0, r0, #0
 890 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 891              	.LVL71:
 385:Src/main.c    **** 
 892              		.loc 1 385 1 is_stmt 0 view .LVU206
 893 0058 13B0     		add	sp, sp, #76
 894              		@ sp needed
 895 005a 00BD     		pop	{pc}
 896              	.L55:
 359:Src/main.c    ****   }
 897              		.loc 1 359 5 is_stmt 1 view .LVU207
 898 005c 6821     		movs	r1, #104
 899 005e 0448     		ldr	r0, .L57
 900 0060 FF31     		adds	r1, r1, #255
 901 0062 FFF7FEFF 		bl	_Error_Handler
 902              	.LVL72:
 903              	.L56:
 372:Src/main.c    ****   }
 904              		.loc 1 372 5 view .LVU208
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 28


 905 0066 BA21     		movs	r1, #186
 906 0068 0148     		ldr	r0, .L57
 907 006a 4900     		lsls	r1, r1, #1
 908 006c FFF7FEFF 		bl	_Error_Handler
 909              	.LVL73:
 910              	.L58:
 911              		.align	2
 912              	.L57:
 913 0070 00000000 		.word	.LC39
 914              		.cfi_endproc
 915              	.LFE50:
 917              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 918              		.align	2
 919              	.LC41:
 920 0000 436F6C6F 		.ascii	"Color? (r, b, o, g)\012\015\000"
 920      723F2028 
 920      722C2062 
 920      2C206F2C 
 920      2067290A 
 921              		.section	.text.main,"ax",%progbits
 922              		.align	1
 923              		.global	main
 924              		.syntax unified
 925              		.code	16
 926              		.thumb_func
 928              	main:
 929              	.LFB49:
 247:Src/main.c    ****   SystemClock_Config();
 930              		.loc 1 247 1 view -0
 931              		.cfi_startproc
 932              		@ Volatile: function does not return.
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 936              	.LCFI6:
 937              		.cfi_def_cfa_offset 20
 938              		.cfi_offset 4, -20
 939              		.cfi_offset 5, -16
 940              		.cfi_offset 6, -12
 941              		.cfi_offset 7, -8
 942              		.cfi_offset 14, -4
 943 0002 C646     		mov	lr, r8
 944 0004 00B5     		push	{lr}
 945              	.LCFI7:
 946              		.cfi_def_cfa_offset 24
 947              		.cfi_offset 8, -24
 248:Src/main.c    ****   HAL_Init();
 948              		.loc 1 248 3 view .LVU210
 949 0006 FFF7FEFF 		bl	SystemClock_Config
 950              	.LVL74:
 249:Src/main.c    **** 
 951              		.loc 1 249 3 view .LVU211
 952 000a FFF7FEFF 		bl	HAL_Init
 953              	.LVL75:
 251:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 954              		.loc 1 251 3 view .LVU212
 251:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 29


 955              		.loc 1 251 6 is_stmt 0 view .LVU213
 956 000e 584B     		ldr	r3, .L62
 957 0010 5969     		ldr	r1, [r3, #20]
 251:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 958              		.loc 1 251 15 view .LVU214
 959 0012 8022     		movs	r2, #128
 960 0014 1203     		lsls	r2, r2, #12
 961 0016 0A43     		orrs	r2, r1
 962 0018 5A61     		str	r2, [r3, #20]
 252:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 963              		.loc 1 252 3 is_stmt 1 view .LVU215
 252:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 964              		.loc 1 252 6 is_stmt 0 view .LVU216
 965 001a 5969     		ldr	r1, [r3, #20]
 252:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 966              		.loc 1 252 15 view .LVU217
 967 001c 8022     		movs	r2, #128
 968 001e D202     		lsls	r2, r2, #11
 969 0020 1143     		orrs	r1, r2
 970 0022 5961     		str	r1, [r3, #20]
 253:Src/main.c    **** 
 971              		.loc 1 253 3 is_stmt 1 view .LVU218
 253:Src/main.c    **** 
 972              		.loc 1 253 6 is_stmt 0 view .LVU219
 973 0024 D969     		ldr	r1, [r3, #28]
 253:Src/main.c    **** 
 974              		.loc 1 253 16 view .LVU220
 975 0026 1143     		orrs	r1, r2
 976 0028 D961     		str	r1, [r3, #28]
 255:Src/main.c    ****   GPIOB -> MODER |= (1 << 21); // PB10
 977              		.loc 1 255 3 is_stmt 1 view .LVU221
 255:Src/main.c    ****   GPIOB -> MODER |= (1 << 21); // PB10
 978              		.loc 1 255 8 is_stmt 0 view .LVU222
 979 002a 524D     		ldr	r5, .L62+4
 980 002c 2B68     		ldr	r3, [r5]
 255:Src/main.c    ****   GPIOB -> MODER |= (1 << 21); // PB10
 981              		.loc 1 255 17 view .LVU223
 982 002e 5249     		ldr	r1, .L62+8
 983 0030 0B40     		ands	r3, r1
 984 0032 2B60     		str	r3, [r5]
 256:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11
 985              		.loc 1 256 3 is_stmt 1 view .LVU224
 256:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11
 986              		.loc 1 256 9 is_stmt 0 view .LVU225
 987 0034 2968     		ldr	r1, [r5]
 256:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11
 988              		.loc 1 256 18 view .LVU226
 989 0036 8023     		movs	r3, #128
 990 0038 9B03     		lsls	r3, r3, #14
 991 003a 0B43     		orrs	r3, r1
 992 003c 2B60     		str	r3, [r5]
 257:Src/main.c    ****   GPIOB -> MODER |= (1 << 23); // PB11
 993              		.loc 1 257 3 is_stmt 1 view .LVU227
 257:Src/main.c    ****   GPIOB -> MODER |= (1 << 23); // PB11
 994              		.loc 1 257 9 is_stmt 0 view .LVU228
 995 003e 2B68     		ldr	r3, [r5]
 257:Src/main.c    ****   GPIOB -> MODER |= (1 << 23); // PB11
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 30


 996              		.loc 1 257 18 view .LVU229
 997 0040 4E49     		ldr	r1, .L62+12
 998 0042 0B40     		ands	r3, r1
 999 0044 2B60     		str	r3, [r5]
 258:Src/main.c    **** 
 1000              		.loc 1 258 3 is_stmt 1 view .LVU230
 258:Src/main.c    **** 
 1001              		.loc 1 258 9 is_stmt 0 view .LVU231
 1002 0046 2968     		ldr	r1, [r5]
 258:Src/main.c    **** 
 1003              		.loc 1 258 18 view .LVU232
 1004 0048 8023     		movs	r3, #128
 1005 004a 1B04     		lsls	r3, r3, #16
 1006 004c 0B43     		orrs	r3, r1
 1007 004e 2B60     		str	r3, [r5]
 261:Src/main.c    **** 	GPIOC -> MODER |= (1 << 14); // PIN 7 (BLLUE)
 1008              		.loc 1 261 3 is_stmt 1 view .LVU233
 261:Src/main.c    **** 	GPIOC -> MODER |= (1 << 14); // PIN 7 (BLLUE)
 1009              		.loc 1 261 9 is_stmt 0 view .LVU234
 1010 0050 4B4C     		ldr	r4, .L62+16
 1011 0052 2168     		ldr	r1, [r4]
 261:Src/main.c    **** 	GPIOC -> MODER |= (1 << 14); // PIN 7 (BLLUE)
 1012              		.loc 1 261 18 view .LVU235
 1013 0054 8023     		movs	r3, #128
 1014 0056 5B01     		lsls	r3, r3, #5
 1015 0058 0B43     		orrs	r3, r1
 1016 005a 2360     		str	r3, [r4]
 262:Src/main.c    **** 	GPIOC -> MODER |= (1 << 16); // PIN 8 (ORANGE)
 1017              		.loc 1 262 2 is_stmt 1 view .LVU236
 262:Src/main.c    **** 	GPIOC -> MODER |= (1 << 16); // PIN 8 (ORANGE)
 1018              		.loc 1 262 8 is_stmt 0 view .LVU237
 1019 005c 2368     		ldr	r3, [r4]
 262:Src/main.c    **** 	GPIOC -> MODER |= (1 << 16); // PIN 8 (ORANGE)
 1020              		.loc 1 262 17 view .LVU238
 1021 005e 8026     		movs	r6, #128
 1022 0060 F601     		lsls	r6, r6, #7
 1023 0062 3343     		orrs	r3, r6
 1024 0064 2360     		str	r3, [r4]
 263:Src/main.c    **** 	GPIOC -> MODER |= (1 << 18); // PIN 9 (GREEN)
 1025              		.loc 1 263 2 is_stmt 1 view .LVU239
 263:Src/main.c    **** 	GPIOC -> MODER |= (1 << 18); // PIN 9 (GREEN)
 1026              		.loc 1 263 8 is_stmt 0 view .LVU240
 1027 0066 2168     		ldr	r1, [r4]
 263:Src/main.c    **** 	GPIOC -> MODER |= (1 << 18); // PIN 9 (GREEN)
 1028              		.loc 1 263 17 view .LVU241
 1029 0068 8023     		movs	r3, #128
 1030 006a 5B02     		lsls	r3, r3, #9
 1031 006c 0B43     		orrs	r3, r1
 1032 006e 2360     		str	r3, [r4]
 264:Src/main.c    **** 
 1033              		.loc 1 264 2 is_stmt 1 view .LVU242
 264:Src/main.c    **** 
 1034              		.loc 1 264 8 is_stmt 0 view .LVU243
 1035 0070 2368     		ldr	r3, [r4]
 264:Src/main.c    **** 
 1036              		.loc 1 264 17 view .LVU244
 1037 0072 1A43     		orrs	r2, r3
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 31


 1038 0074 2260     		str	r2, [r4]
 266:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 7);
 1039              		.loc 1 266 3 is_stmt 1 view .LVU245
 266:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 7);
 1040              		.loc 1 266 9 is_stmt 0 view .LVU246
 1041 0076 6368     		ldr	r3, [r4, #4]
 266:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 7);
 1042              		.loc 1 266 19 view .LVU247
 1043 0078 4022     		movs	r2, #64
 1044 007a 9046     		mov	r8, r2
 1045 007c 9343     		bics	r3, r2
 1046 007e 6360     		str	r3, [r4, #4]
 267:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 8);
 1047              		.loc 1 267 2 is_stmt 1 view .LVU248
 267:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 8);
 1048              		.loc 1 267 8 is_stmt 0 view .LVU249
 1049 0080 6368     		ldr	r3, [r4, #4]
 267:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 8);
 1050              		.loc 1 267 18 view .LVU250
 1051 0082 8027     		movs	r7, #128
 1052 0084 BB43     		bics	r3, r7
 1053 0086 6360     		str	r3, [r4, #4]
 268:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 9);
 1054              		.loc 1 268 2 is_stmt 1 view .LVU251
 268:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 9);
 1055              		.loc 1 268 8 is_stmt 0 view .LVU252
 1056 0088 6368     		ldr	r3, [r4, #4]
 268:Src/main.c    **** 	GPIOC -> OTYPER &= ~(1 << 9);
 1057              		.loc 1 268 18 view .LVU253
 1058 008a 3E4A     		ldr	r2, .L62+20
 1059 008c 1340     		ands	r3, r2
 1060 008e 6360     		str	r3, [r4, #4]
 269:Src/main.c    **** 
 1061              		.loc 1 269 2 is_stmt 1 view .LVU254
 269:Src/main.c    **** 
 1062              		.loc 1 269 8 is_stmt 0 view .LVU255
 1063 0090 6368     		ldr	r3, [r4, #4]
 269:Src/main.c    **** 
 1064              		.loc 1 269 18 view .LVU256
 1065 0092 3D4A     		ldr	r2, .L62+24
 1066 0094 1340     		ands	r3, r2
 1067 0096 6360     		str	r3, [r4, #4]
 271:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 14);
 1068              		.loc 1 271 2 is_stmt 1 view .LVU257
 271:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 14);
 1069              		.loc 1 271 8 is_stmt 0 view .LVU258
 1070 0098 A368     		ldr	r3, [r4, #8]
 271:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 14);
 1071              		.loc 1 271 19 view .LVU259
 1072 009a 3C4A     		ldr	r2, .L62+28
 1073 009c 1340     		ands	r3, r2
 1074 009e A360     		str	r3, [r4, #8]
 272:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 16);
 1075              		.loc 1 272 2 is_stmt 1 view .LVU260
 272:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 16);
 1076              		.loc 1 272 8 is_stmt 0 view .LVU261
 1077 00a0 A368     		ldr	r3, [r4, #8]
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 32


 272:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 16);
 1078              		.loc 1 272 19 view .LVU262
 1079 00a2 3B4A     		ldr	r2, .L62+32
 1080 00a4 1340     		ands	r3, r2
 1081 00a6 A360     		str	r3, [r4, #8]
 273:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 18);
 1082              		.loc 1 273 2 is_stmt 1 view .LVU263
 273:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 18);
 1083              		.loc 1 273 8 is_stmt 0 view .LVU264
 1084 00a8 A368     		ldr	r3, [r4, #8]
 273:Src/main.c    **** 	GPIOC -> OSPEEDR &= ~(1 << 18);
 1085              		.loc 1 273 19 view .LVU265
 1086 00aa 3A4A     		ldr	r2, .L62+36
 1087 00ac 1340     		ands	r3, r2
 1088 00ae A360     		str	r3, [r4, #8]
 274:Src/main.c    **** 
 1089              		.loc 1 274 2 is_stmt 1 view .LVU266
 274:Src/main.c    **** 
 1090              		.loc 1 274 8 is_stmt 0 view .LVU267
 1091 00b0 A368     		ldr	r3, [r4, #8]
 274:Src/main.c    **** 
 1092              		.loc 1 274 19 view .LVU268
 1093 00b2 394A     		ldr	r2, .L62+40
 1094 00b4 1340     		ands	r3, r2
 1095 00b6 A360     		str	r3, [r4, #8]
 276:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 14)|(1 << 15));
 1096              		.loc 1 276 2 is_stmt 1 view .LVU269
 276:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 14)|(1 << 15));
 1097              		.loc 1 276 8 is_stmt 0 view .LVU270
 1098 00b8 E368     		ldr	r3, [r4, #12]
 276:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 14)|(1 << 15));
 1099              		.loc 1 276 17 view .LVU271
 1100 00ba 384A     		ldr	r2, .L62+44
 1101 00bc 1340     		ands	r3, r2
 1102 00be E360     		str	r3, [r4, #12]
 277:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 16)|(1 << 17));
 1103              		.loc 1 277 2 is_stmt 1 view .LVU272
 277:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 16)|(1 << 17));
 1104              		.loc 1 277 8 is_stmt 0 view .LVU273
 1105 00c0 E368     		ldr	r3, [r4, #12]
 277:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 16)|(1 << 17));
 1106              		.loc 1 277 17 view .LVU274
 1107 00c2 374A     		ldr	r2, .L62+48
 1108 00c4 1340     		ands	r3, r2
 1109 00c6 E360     		str	r3, [r4, #12]
 278:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 18)|(1 << 19));
 1110              		.loc 1 278 2 is_stmt 1 view .LVU275
 278:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 18)|(1 << 19));
 1111              		.loc 1 278 8 is_stmt 0 view .LVU276
 1112 00c8 E368     		ldr	r3, [r4, #12]
 278:Src/main.c    **** 	GPIOC -> PUPDR &= ~((1 << 18)|(1 << 19));
 1113              		.loc 1 278 17 view .LVU277
 1114 00ca 364A     		ldr	r2, .L62+52
 1115 00cc 1340     		ands	r3, r2
 1116 00ce E360     		str	r3, [r4, #12]
 279:Src/main.c    **** 
 1117              		.loc 1 279 2 is_stmt 1 view .LVU278
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 33


 279:Src/main.c    **** 
 1118              		.loc 1 279 8 is_stmt 0 view .LVU279
 1119 00d0 E368     		ldr	r3, [r4, #12]
 279:Src/main.c    **** 
 1120              		.loc 1 279 17 view .LVU280
 1121 00d2 354A     		ldr	r2, .L62+56
 1122 00d4 1340     		ands	r3, r2
 1123 00d6 E360     		str	r3, [r4, #12]
 282:Src/main.c    **** 
 1124              		.loc 1 282 3 is_stmt 1 view .LVU281
 282:Src/main.c    **** 
 1125              		.loc 1 282 17 is_stmt 0 view .LVU282
 1126 00d8 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1127              	.LVL76:
 282:Src/main.c    **** 
 1128              		.loc 1 282 38 discriminator 1 view .LVU283
 1129 00dc 9621     		movs	r1, #150
 1130 00de 8901     		lsls	r1, r1, #6
 1131 00e0 FFF7FEFF 		bl	__aeabi_uidiv
 1132              	.LVL77:
 282:Src/main.c    **** 
 1133              		.loc 1 282 15 discriminator 1 view .LVU284
 1134 00e4 314B     		ldr	r3, .L62+60
 1135 00e6 D860     		str	r0, [r3, #12]
 285:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<14);
 1136              		.loc 1 285 3 is_stmt 1 view .LVU285
 285:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<14);
 1137              		.loc 1 285 15 is_stmt 0 view .LVU286
 1138 00e8 696A     		ldr	r1, [r5, #36]
 285:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<14);
 1139              		.loc 1 285 19 view .LVU287
 1140 00ea 8022     		movs	r2, #128
 1141 00ec D200     		lsls	r2, r2, #3
 1142 00ee 0A43     		orrs	r2, r1
 1143 00f0 6A62     		str	r2, [r5, #36]
 286:Src/main.c    **** 
 1144              		.loc 1 286 3 is_stmt 1 view .LVU288
 286:Src/main.c    **** 
 1145              		.loc 1 286 15 is_stmt 0 view .LVU289
 1146 00f2 6A6A     		ldr	r2, [r5, #36]
 286:Src/main.c    **** 
 1147              		.loc 1 286 19 view .LVU290
 1148 00f4 1643     		orrs	r6, r2
 1149 00f6 6E62     		str	r6, [r5, #36]
 290:Src/main.c    **** 
 1150              		.loc 1 290 3 is_stmt 1 view .LVU291
 290:Src/main.c    **** 
 1151              		.loc 1 290 9 is_stmt 0 view .LVU292
 1152 00f8 1A68     		ldr	r2, [r3]
 290:Src/main.c    **** 
 1153              		.loc 1 290 15 view .LVU293
 1154 00fa 2021     		movs	r1, #32
 1155 00fc 0A43     		orrs	r2, r1
 1156 00fe 1A60     		str	r2, [r3]
 293:Src/main.c    ****   NVIC_SetPriority(USART3_4_IRQn, 3);
 1157              		.loc 1 293 3 is_stmt 1 view .LVU294
 1158              	.LVL78:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 34


 1159              	.LBB6:
 1160              	.LBI6:
 1161              		.file 2 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 35


  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 36


 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 37


 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 38


 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 39


 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 40


 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 41


 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 42


 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 43


 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 44


 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 1162              		.loc 2 623 22 view .LVU295
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 45


 1163              	.LBB7:
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1164              		.loc 2 625 3 view .LVU296
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1165              		.loc 2 627 5 view .LVU297
 1166              		.loc 2 627 20 is_stmt 0 view .LVU298
 1167 0100 2B4A     		ldr	r2, .L62+64
 1168 0102 8021     		movs	r1, #128
 1169 0104 8905     		lsls	r1, r1, #22
 1170 0106 1160     		str	r1, [r2]
 1171              	.LVL79:
 1172              		.loc 2 627 20 view .LVU299
 1173              	.LBE7:
 1174              	.LBE6:
 294:Src/main.c    **** 
 1175              		.loc 1 294 3 is_stmt 1 view .LVU300
 1176              	.LBB8:
 1177              	.LBI8:
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 46


 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 47


 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1178              		.loc 2 730 22 view .LVU301
 1179              	.LBB9:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1180              		.loc 2 732 3 view .LVU302
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 1181              		.loc 2 734 5 view .LVU303
 1182              		.loc 2 734 52 is_stmt 0 view .LVU304
 1183 0108 C725     		movs	r5, #199
 1184 010a AD00     		lsls	r5, r5, #2
 1185 010c 5059     		ldr	r0, [r2, r5]
 1186              		.loc 2 734 33 view .LVU305
 1187 010e 2949     		ldr	r1, .L62+68
 1188 0110 0840     		ands	r0, r1
 1189              		.loc 2 734 102 view .LVU306
 1190 0112 C021     		movs	r1, #192
 1191 0114 0902     		lsls	r1, r1, #8
 1192 0116 0143     		orrs	r1, r0
 1193              		.loc 2 734 30 view .LVU307
 1194 0118 5151     		str	r1, [r2, r5]
 1195              	.LVL80:
 1196              		.loc 2 734 30 view .LVU308
 1197              	.LBE9:
 1198              	.LBE8:
 297:Src/main.c    ****   USART3->CR1 |= (1<<2);
 1199              		.loc 1 297 3 is_stmt 1 view .LVU309
 297:Src/main.c    ****   USART3->CR1 |= (1<<2);
 1200              		.loc 1 297 9 is_stmt 0 view .LVU310
 1201 011a 1A68     		ldr	r2, [r3]
 297:Src/main.c    ****   USART3->CR1 |= (1<<2);
 1202              		.loc 1 297 15 view .LVU311
 1203 011c 0121     		movs	r1, #1
 1204 011e 0A43     		orrs	r2, r1
 1205 0120 1A60     		str	r2, [r3]
 298:Src/main.c    ****   USART3->CR1 |= (1<<3);
 1206              		.loc 1 298 3 is_stmt 1 view .LVU312
 298:Src/main.c    ****   USART3->CR1 |= (1<<3);
 1207              		.loc 1 298 9 is_stmt 0 view .LVU313
 1208 0122 1A68     		ldr	r2, [r3]
 298:Src/main.c    ****   USART3->CR1 |= (1<<3);
 1209              		.loc 1 298 15 view .LVU314
 1210 0124 0331     		adds	r1, r1, #3
 1211 0126 0A43     		orrs	r2, r1
 1212 0128 1A60     		str	r2, [r3]
 299:Src/main.c    **** 
 1213              		.loc 1 299 3 is_stmt 1 view .LVU315
 299:Src/main.c    **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 48


 1214              		.loc 1 299 9 is_stmt 0 view .LVU316
 1215 012a 1A68     		ldr	r2, [r3]
 299:Src/main.c    **** 
 1216              		.loc 1 299 15 view .LVU317
 1217 012c 0431     		adds	r1, r1, #4
 1218 012e 0A43     		orrs	r2, r1
 1219 0130 1A60     		str	r2, [r3]
 302:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_7;
 1220              		.loc 1 302 3 is_stmt 1 view .LVU318
 302:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_7;
 1221              		.loc 1 302 9 is_stmt 0 view .LVU319
 1222 0132 6369     		ldr	r3, [r4, #20]
 302:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_7;
 1223              		.loc 1 302 16 view .LVU320
 1224 0134 4246     		mov	r2, r8
 1225 0136 1343     		orrs	r3, r2
 1226 0138 6361     		str	r3, [r4, #20]
 303:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_8;
 1227              		.loc 1 303 3 is_stmt 1 view .LVU321
 303:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_8;
 1228              		.loc 1 303 9 is_stmt 0 view .LVU322
 1229 013a 6369     		ldr	r3, [r4, #20]
 303:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_8;
 1230              		.loc 1 303 16 view .LVU323
 1231 013c 3B43     		orrs	r3, r7
 1232 013e 6361     		str	r3, [r4, #20]
 304:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_9;
 1233              		.loc 1 304 3 is_stmt 1 view .LVU324
 304:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_9;
 1234              		.loc 1 304 9 is_stmt 0 view .LVU325
 1235 0140 6269     		ldr	r2, [r4, #20]
 304:Src/main.c    ****   GPIOC -> ODR |= GPIO_ODR_9;
 1236              		.loc 1 304 16 view .LVU326
 1237 0142 8023     		movs	r3, #128
 1238 0144 5B00     		lsls	r3, r3, #1
 1239 0146 1343     		orrs	r3, r2
 1240 0148 6361     		str	r3, [r4, #20]
 305:Src/main.c    **** 
 1241              		.loc 1 305 3 is_stmt 1 view .LVU327
 305:Src/main.c    **** 
 1242              		.loc 1 305 9 is_stmt 0 view .LVU328
 1243 014a 6269     		ldr	r2, [r4, #20]
 305:Src/main.c    **** 
 1244              		.loc 1 305 16 view .LVU329
 1245 014c 8023     		movs	r3, #128
 1246 014e 9B00     		lsls	r3, r3, #2
 1247 0150 1343     		orrs	r3, r2
 1248 0152 6361     		str	r3, [r4, #20]
 1249              	.L61:
 307:Src/main.c    ****     // HAL_Delay(1000); // Delay 200ms
 1250              		.loc 1 307 3 is_stmt 1 view .LVU330
 329:Src/main.c    ****     while(1) {
 1251              		.loc 1 329 5 view .LVU331
 1252 0154 1848     		ldr	r0, .L62+72
 1253 0156 FFF7FEFF 		bl	transmitStr
 1254              	.LVL81:
 1255              	.L60:
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 49


 330:Src/main.c    ****       if(newDataFlag == 1){
 1256              		.loc 1 330 5 view .LVU332
 331:Src/main.c    ****         newDataFlag = 0;
 1257              		.loc 1 331 7 view .LVU333
 331:Src/main.c    ****         newDataFlag = 0;
 1258              		.loc 1 331 22 is_stmt 0 view .LVU334
 1259 015a 184B     		ldr	r3, .L62+76
 1260 015c 1B68     		ldr	r3, [r3]
 331:Src/main.c    ****         newDataFlag = 0;
 1261              		.loc 1 331 9 view .LVU335
 1262 015e 012B     		cmp	r3, #1
 1263 0160 FBD1     		bne	.L60
 332:Src/main.c    ****         break;
 1264              		.loc 1 332 9 is_stmt 1 view .LVU336
 332:Src/main.c    ****         break;
 1265              		.loc 1 332 21 is_stmt 0 view .LVU337
 1266 0162 164B     		ldr	r3, .L62+76
 1267 0164 0022     		movs	r2, #0
 1268 0166 1A60     		str	r2, [r3]
 333:Src/main.c    ****       }
 1269              		.loc 1 333 9 is_stmt 1 view .LVU338
 337:Src/main.c    ****   }
 1270              		.loc 1 337 5 view .LVU339
 1271 0168 FFF7FEFF 		bl	colorChoice
 1272              	.LVL82:
 307:Src/main.c    ****     // HAL_Delay(1000); // Delay 200ms
 1273              		.loc 1 307 8 view .LVU340
 329:Src/main.c    ****     while(1) {
 1274              		.loc 1 329 5 is_stmt 0 view .LVU341
 1275 016c F2E7     		b	.L61
 1276              	.L63:
 1277 016e C046     		.align	2
 1278              	.L62:
 1279 0170 00100240 		.word	1073876992
 1280 0174 00040048 		.word	1207960576
 1281 0178 FFFFEFFF 		.word	-1048577
 1282 017c FFFFBFFF 		.word	-4194305
 1283 0180 00080048 		.word	1207961600
 1284 0184 FFFEFFFF 		.word	-257
 1285 0188 FFFDFFFF 		.word	-513
 1286 018c FFEFFFFF 		.word	-4097
 1287 0190 FFBFFFFF 		.word	-16385
 1288 0194 FFFFFEFF 		.word	-65537
 1289 0198 FFFFFBFF 		.word	-262145
 1290 019c FFCFFFFF 		.word	-12289
 1291 01a0 FF3FFFFF 		.word	-49153
 1292 01a4 FFFFFCFF 		.word	-196609
 1293 01a8 FFFFF3FF 		.word	-786433
 1294 01ac 00480040 		.word	1073760256
 1295 01b0 00E100E0 		.word	-536813312
 1296 01b4 FF00FFFF 		.word	-65281
 1297 01b8 00000000 		.word	.LC41
 1298 01bc 00000000 		.word	newDataFlag
 1299              		.cfi_endproc
 1300              	.LFE49:
 1302              		.global	savedChar
 1303              		.section	.bss.savedChar,"aw",%nobits
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 50


 1306              	savedChar:
 1307 0000 00       		.space	1
 1308              		.global	newDataFlag
 1309              		.section	.bss.newDataFlag,"aw",%nobits
 1310              		.align	2
 1313              	newDataFlag:
 1314 0000 00000000 		.space	4
 1315              		.text
 1316              	.Letext0:
 1317              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 1318              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1319              		.file 5 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1320              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1321              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1322              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 1323              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s 			page 51


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:19     .text.transmitChar:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:25     .text.transmitChar:00000000 transmitChar
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:52     .text.transmitChar:00000010 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:57     .text.transmitStr:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:63     .text.transmitStr:00000000 transmitStr
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:112    .rodata.setLED1.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:116    .text.setLED1:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:122    .text.setLED1:00000000 setLED1
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:208    .text.setLED1:00000058 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:215    .rodata.setLED2.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:259    .text.setLED2:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:265    .text.setLED2:00000000 setLED2
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:613    .text.setLED2:00000170 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:1306   .bss.savedChar:00000000 savedChar
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:635    .rodata.colorChoice.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:643    .text.colorChoice:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:649    .text.colorChoice:00000000 colorChoice
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:717    .text.colorChoice:00000040 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:1313   .bss.newDataFlag:00000000 newDataFlag
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:726    .text.USART3_4_IRQHandler:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:732    .text.USART3_4_IRQHandler:00000000 USART3_4_IRQHandler
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:766    .text.USART3_4_IRQHandler:0000001c $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:773    .text._Error_Handler:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:779    .text._Error_Handler:00000000 _Error_Handler
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:797    .rodata.SystemClock_Config.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:802    .text.SystemClock_Config:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:808    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:913    .text.SystemClock_Config:00000070 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:918    .rodata.main.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:922    .text.main:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:928    .text.main:00000000 main
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:1279   .text.main:00000170 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:1307   .bss.savedChar:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccm7kl3w.s:1310   .bss.newDataFlag:00000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_Init
