# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:28 on Jun 07,2024
# vlog -reportprogress 300 -lint dut/fifo_top.sv 
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:18:28 on Jun 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:28 on Jun 07,2024
# vlog -reportprogress 300 -lint dut/fifo_memory.sv 
# -- Compiling module fifo_memory
# 
# Top level modules:
# 	fifo_memory
# End time: 20:18:29 on Jun 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:29 on Jun 07,2024
# vlog -reportprogress 300 -lint dut/read_pointer.sv 
# -- Compiling module read_pointer
# 
# Top level modules:
# 	read_pointer
# End time: 20:18:29 on Jun 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:29 on Jun 07,2024
# vlog -reportprogress 300 -lint dut/write_pointer.sv 
# -- Compiling module write_pointer
# 
# Top level modules:
# 	write_pointer
# End time: 20:18:29 on Jun 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:29 on Jun 07,2024
# vlog -reportprogress 300 -lint dut/sync.sv 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 20:18:30 on Jun 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:30 on Jun 07,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) fifo_pkg.sv(3): Using implicit +incdir+/pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface fifo_bfm
# -- Importing package fifo_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:18:31 on Jun 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:18:31 on Jun 07,2024
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+fifo_top(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package fifo_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface fifo_bfm
# -- Loading module fifo_top
# -- Loading module fifo_memory
# -- Loading module write_pointer
# -- Loading module read_pointer
# -- Loading module sync
# Optimizing 12 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# -- Optimizing module write_pointer(fast)
# -- Optimizing module fifo_top(fast)
# -- Optimizing module read_pointer(fast)
# -- Optimizing module fifo_memory(fast)
# -- Optimizing interface fifo_bfm(fast__2)
# -- Optimizing interface fifo_bfm(fast__3)
# -- Optimizing module top(fast)
# -- Optimizing module sync(fast)
# -- Optimizing interface fifo_bfm(fast)
# Optimized design name is top_optimized
# End time: 20:18:37 on Jun 07,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage 
# Start time: 20:18:37 on Jun 07,2024
# Loading sv_std.std
# Loading work.fifo_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_bfm(fast__2)
# Loading work.fifo_top(fast)
# Loading work.fifo_bfm(fast__3)
# Loading work.fifo_memory(fast)
# Loading work.write_pointer(fast)
# Loading work.read_pointer(fast)
# Loading work.sync(fast)
# Loading /pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test half_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------
# Name                       Type                     Size  Value
# ---------------------------------------------------------------
# uvm_test_top               half_test                -     @471 
#   environment_h            fifo_environment         -     @478 
#     agent_h                fifo_agent               -     @485 
#       driver_rd_h          fifo_read_driver         -     @774 
#         rsp_port           uvm_analysis_port        -     @789 
#         seq_item_port      uvm_seq_item_pull_port   -     @781 
#       driver_wr_h          fifo_write_driver        -     @751 
#         rsp_port           uvm_analysis_port        -     @766 
#         seq_item_port      uvm_seq_item_pull_port   -     @758 
#       monitor_rd_h         fifo_read_monitor        -     @744 
#         monitor_port_rd    uvm_analysis_port        -     @800 
#       monitor_wr_h         fifo_write_monitor       -     @737 
#         monitor_port_wr    uvm_analysis_port        -     @809 
#       sequencer_rd_h       fifo_sequencer           -     @628 
#         rsp_export         uvm_analysis_export      -     @635 
#         seq_item_export    uvm_seq_item_pull_imp    -     @729 
#         arbitration_queue  array                    0     -    
#         lock_queue         array                    0     -    
#         num_last_reqs      integral                 32    'd1  
#         num_last_rsps      integral                 32    'd1  
#       sequencer_wr_h       fifo_sequencer           -     @519 
#         rsp_export         uvm_analysis_export      -     @526 
#         seq_item_export    uvm_seq_item_pull_imp    -     @620 
#         arbitration_queue  array                    0     -    
#         lock_queue         array                    0     -    
#         num_last_reqs      integral                 32    'd1  
#         num_last_rsps      integral                 32    'd1  
#     coverage_h             fifo_coverage            -     @499 
#       analysis_imp         uvm_analysis_imp         -     @506 
#     scoreboard_h           fifo_scoreboard          -     @492 
#       scoreboard_port_rd   uvm_analysis_imp_port_b  -     @835 
#       scoreboard_port_wr   uvm_analysis_imp_port_a  -     @827 
# ---------------------------------------------------------------
# 
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------
# Name                       Type                     Size  Value
# ---------------------------------------------------------------
# uvm_test_top               half_test                -     @471 
#   environment_h            fifo_environment         -     @478 
#     agent_h                fifo_agent               -     @485 
#       driver_rd_h          fifo_read_driver         -     @774 
#         rsp_port           uvm_analysis_port        -     @789 
#         seq_item_port      uvm_seq_item_pull_port   -     @781 
#       driver_wr_h          fifo_write_driver        -     @751 
#         rsp_port           uvm_analysis_port        -     @766 
#         seq_item_port      uvm_seq_item_pull_port   -     @758 
#       monitor_rd_h         fifo_read_monitor        -     @744 
#         monitor_port_rd    uvm_analysis_port        -     @800 
#       monitor_wr_h         fifo_write_monitor       -     @737 
#         monitor_port_wr    uvm_analysis_port        -     @809 
#       sequencer_rd_h       fifo_sequencer           -     @628 
#         rsp_export         uvm_analysis_export      -     @635 
#         seq_item_export    uvm_seq_item_pull_imp    -     @729 
#         arbitration_queue  array                    0     -    
#         lock_queue         array                    0     -    
#         num_last_reqs      integral                 32    'd1  
#         num_last_rsps      integral                 32    'd1  
#       sequencer_wr_h       fifo_sequencer           -     @519 
#         rsp_export         uvm_analysis_export      -     @526 
#         seq_item_export    uvm_seq_item_pull_imp    -     @620 
#         arbitration_queue  array                    0     -    
#         lock_queue         array                    0     -    
#         num_last_reqs      integral                 32    'd1  
#         num_last_rsps      integral                 32    'd1  
#     coverage_h             fifo_coverage            -     @499 
#       analysis_imp         uvm_analysis_imp         -     @506 
#     scoreboard_h           fifo_scoreboard          -     @492 
#       scoreboard_port_rd   uvm_analysis_imp_port_b  -     @835 
#       scoreboard_port_wr   uvm_analysis_imp_port_a  -     @827 
# ---------------------------------------------------------------
# 
# UVM_INFO classes/sequence.sv(18) @ 0: uvm_test_top.environment_h.agent_h.sequencer_wr_h@@write_sequence_h [FIFO_WRITE_SEQ] Starting write sequence
# UVM_INFO classes/sequence.sv(59) @ 0: uvm_test_top.environment_h.agent_h.sequencer_rd_h@@read_sequence_h [FIFO_READ_SEQ] Starting read sequence
# UVM_INFO classes/driver.sv(96) @ 208: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 88  
# UVM_INFO classes/driver.sv(96) @ 240: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: c8  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @974 
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 25.000000
# UVM_INFO classes/coverage.sv(231) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 260: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 260: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 14, got 14
# UVM_INFO classes/driver.sv(96) @ 272: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 6c  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @983 
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 50.000000
# UVM_INFO classes/coverage.sv(231) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 292: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 292: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected af, got af
# UVM_INFO classes/driver.sv(96) @ 304: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: a5  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @991 
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 75.000000
# UVM_INFO classes/coverage.sv(231) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 324: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 324: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected ce, got ce
# UVM_INFO classes/driver.sv(96) @ 336: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 7e  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @999 
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 75.000000
# UVM_INFO classes/coverage.sv(231) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 356: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 356: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected df, got df
# UVM_INFO classes/driver.sv(96) @ 368: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: d9  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1007
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 388: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 388: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 40, got 40
# UVM_INFO classes/driver.sv(96) @ 400: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: b6  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1015
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 420: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 420: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected b3, got b3
# UVM_INFO classes/driver.sv(96) @ 432: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 90  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1023
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 452: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 452: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 32, got 32
# UVM_INFO classes/driver.sv(96) @ 464: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 4d  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1031
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 484: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 484: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected e3, got e3
# UVM_INFO classes/driver.sv(96) @ 496: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: 0f  
# UVM_INFO classes/sequence.sv(96) @ 496: uvm_test_top.environment_h.agent_h.sequencer_wr_h@@half_wr_seq_h [HALF_WRITE_SEQ] Starting write sequence for half_test
# UVM_INFO classes/sequence.sv(150) @ 496: uvm_test_top.environment_h.agent_h.sequencer_rd_h@@half_rd_seq_h [HALF_WRITE_SEQ] Starting write sequence for half_test
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1039
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 40.000000
# UVM_INFO classes/coverage.sv(229) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 0.000000
# UVM_INFO classes/coverage.sv(236) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 25.000000
# UVM_INFO classes/coverage.sv(237) @ 516: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 25.000000
# UVM_INFO classes/scoreboard.sv(71) @ 516: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 25, got 25
# UVM_INFO classes/driver.sv(96) @ 528: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1063
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 50.000000
# UVM_INFO classes/coverage.sv(229) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 50.000000
# UVM_INFO classes/coverage.sv(236) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 50.000000
# UVM_INFO classes/coverage.sv(237) @ 548: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 50.000000
# UVM_INFO classes/scoreboard.sv(71) @ 548: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 5d, got 5d
# UVM_INFO classes/driver.sv(96) @ 560: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 592: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 624: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 656: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 688: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 720: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 752: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 784: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 816: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 848: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 880: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 912: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 944: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 976: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1008: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1040: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1072: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1104: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1136: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1168: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1200: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1232: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1264: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1296: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1328: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1360: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1392: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1424: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1456: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1488: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1520: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1552: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1584: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1327
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 50.000000
# UVM_INFO classes/coverage.sv(229) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 50.000000
# UVM_INFO classes/coverage.sv(236) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 50.000000
# UVM_INFO classes/coverage.sv(237) @ 1604: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 50.000000
# UVM_INFO classes/scoreboard.sv(71) @ 1604: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 5d, got 5d
# UVM_INFO classes/driver.sv(96) @ 1616: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1648: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1343
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 50.000000
# UVM_INFO classes/coverage.sv(229) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 50.000000
# UVM_INFO classes/coverage.sv(236) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 50.000000
# UVM_INFO classes/coverage.sv(237) @ 1668: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 50.000000
# UVM_INFO classes/scoreboard.sv(71) @ 1668: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 5d, got 5d
# UVM_INFO classes/driver.sv(96) @ 1680: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1712: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1359
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 50.000000
# UVM_INFO classes/coverage.sv(229) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 50.000000
# UVM_INFO classes/coverage.sv(236) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 50.000000
# UVM_INFO classes/coverage.sv(237) @ 1732: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 50.000000
# UVM_INFO classes/scoreboard.sv(71) @ 1732: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected 5d, got 5d
# UVM_INFO classes/driver.sv(96) @ 1744: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1776: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# ----------------------------------------
# Name       Type              Size  Value
# ----------------------------------------
# mon_tx_rd  fifo_transaction  -     @1375
# ----------------------------------------
# UVM_INFO classes/coverage.sv(227) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_fifo: 50.000000
# UVM_INFO classes/coverage.sv(229) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_half_full_empty: 50.000000
# UVM_INFO classes/coverage.sv(230) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_integrity: 100.000000
# UVM_INFO classes/coverage.sv(231) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_data_patterns: 0.000000
# UVM_INFO classes/coverage.sv(232) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_burst_ops: 50.000000
# UVM_INFO classes/coverage.sv(234) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_idle_cycles: 50.000000
# UVM_INFO classes/coverage.sv(236) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_abrupt_change: 50.000000
# UVM_INFO classes/coverage.sv(237) @ 1796: uvm_test_top.environment_h.coverage_h [fifo_coverage] Coverage cg_throughput: 50.000000
# UVM_INFO classes/scoreboard.sv(71) @ 1796: uvm_test_top.environment_h.scoreboard_h [SCOREBOARD] Data match!: expected dd, got dd
# UVM_INFO classes/driver.sv(96) @ 1808: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 1  |  data_in: xx  
# UVM_INFO classes/driver.sv(96) @ 1840: uvm_test_top.environment_h.agent_h.driver_rd_h [fifo_read_driver] Driver tx_rd 		|  wr_en: 0  |  rd_en: 0  |  data_in: xx  
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1840: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  188
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [FIFO_READ_SEQ]     1
# [FIFO_WRITE_SEQ]     1
# [HALF_WRITE_SEQ]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    14
# [TEST_DONE]     1
# [UVMTOP]     2
# [fifo_coverage]   112
# [fifo_read_driver]    52
# ** Note: $finish    : /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1840 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2021.3_1 Coverage Utility 2021.08 Aug 15 2021
# Start time: 20:18:52 on Jun 07,2024
# vcover report async_fifo.ucdb 
# Coverage Report Summary Data by instance
# 
# =================================================================================
# === Instance: /top/dut/bfm
# === Design Unit: work.fifo_bfm
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      14         7         7    50.00%
# 
# =================================================================================
# === Instance: /top/dut/mem_inst
# === Design Unit: work.fifo_memory
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         4         4         0   100.00%
#     Expressions                      2         1         1    50.00%
#     Statements                       5         5         0   100.00%
# 
# =================================================================================
# === Instance: /top/dut/write_ptr
# === Design Unit: work.write_pointer
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
#     Expressions                      3         0         3     0.00%
#     Statements                      11        11         0   100.00%
# 
# =================================================================================
# === Instance: /top/dut/read_ptr
# === Design Unit: work.read_pointer
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
#     Expressions                      1         1         0   100.00%
#     Statements                      11        11         0   100.00%
# 
# =================================================================================
# === Instance: /top/dut/sync_w2r
# === Design Unit: work.sync
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
#     Statements                       5         5         0   100.00%
# 
# =================================================================================
# === Instance: /top/dut/sync_r2w
# === Design Unit: work.sync
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
#     Statements                       5         5         0   100.00%
# 
# =================================================================================
# === Instance: /top/dut
# === Design Unit: work.fifo_top
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      4         2         2    50.00%
# 
# =================================================================================
# === Instance: /fifo_pkg
# === Design Unit: work.fifo_pkg
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Assertions                       5         5         0   100.00%
#     Covergroups                      8        na        na    50.00%
#         Coverpoints/Crosses         17        na        na        na
#             Covergroup Bins         34        16        18    47.05%
# 
# 
# TOTAL COVERGROUP COVERAGE: 50.00%  COVERGROUP TYPES: 8
# 
# TOTAL ASSERTION COVERAGE: 100.00%  ASSERTIONS: 5
# 
# Total Coverage By Instance (filtered view): 75.25%
# 
# End time: 20:18:52 on Jun 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcover 2021.3_1 Coverage Utility 2021.08 Aug 15 2021
# Start time: 20:18:52 on Jun 07,2024
# vcover report async_fifo.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /fifo_pkg
# === Design Unit: work.fifo_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      8        na        na    50.00%
#         Coverpoints/Crosses         17        na        na        na
#             Covergroup Bins         34        16        18    47.05%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /fifo_pkg/fifo_coverage/cg_fifo                  50.00%        100          -    Uncovered            
#     covered/total bins:                                     5         10          -                      
#     missing/total bins:                                     5         10          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en                                           0          1          -    ZERO                 
#         bin wr_den                                          0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en                                           9          1          -    Covered              
#         bin rd_den                                          5          1          -    Covered              
#     Coverpoint #coverpoint__2#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin full_true                                       0          1          -    ZERO                 
#         bin full_false                                     14          1          -    Covered              
#     Coverpoint #coverpoint__3#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin empty_true                                      0          1          -    ZERO                 
#         bin empty_false                                    14          1          -    Covered              
#     Coverpoint #coverpoint__4#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_fifo  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     5         10          -                      
#     missing/total bins:                                     5         10          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en                                           0          1          -    ZERO                 
#         bin wr_den                                          0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en                                           9          1          -    Covered              
#         bin rd_den                                          5          1          -    Covered              
#     Coverpoint #coverpoint__2#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin full_true                                       0          1          -    ZERO                 
#         bin full_false                                     14          1          -    Covered              
#     Coverpoint #coverpoint__3#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin empty_true                                      0          1          -    ZERO                 
#         bin empty_false                                    14          1          -    Covered              
#     Coverpoint #coverpoint__4#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_half_full_empty       50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_half_full_empty  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_data_integrity       100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin data_low                                        3          1          -    Covered              
#         bin data_mid                                        5          1          -    Covered              
#         bin data_high                                       2          1          -    Covered              
#         bin data_max                                        4          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_data_integrity  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin data_low                                        3          1          -    Covered              
#         bin data_mid                                        5          1          -    Covered              
#         bin data_high                                       2          1          -    Covered              
#         bin data_max                                        4          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_data_patterns          0.00%        100          -    ZERO                 
#     covered/total bins:                                     0          6          -                      
#     missing/total bins:                                     6          6          -                      
#     % Hit:                                              0.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_data_patterns  
#                                                         0.00%        100          -    ZERO                 
#     covered/total bins:                                     0          6          -                      
#     missing/total bins:                                     6          6          -                      
#     % Hit:                                              0.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#  TYPE /fifo_pkg/fifo_coverage/cg_burst_ops             50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin burst_write                                     0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin burst_read                                      9          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_burst_ops  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin burst_write                                     0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin burst_read                                      9          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_idle_cycles           50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_idle                                      0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_idle                                      5          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_abrupt_change         50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_change                                    0          1          -    ZERO                 
#         bin wr_en_stable                                    0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_change                                    9          1          -    Covered              
#         bin rd_en_stable                                    5          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_abrupt_change  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_change                                    0          1          -    ZERO                 
#         bin wr_en_stable                                    0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_change                                    9          1          -    Covered              
#         bin rd_en_stable                                    5          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_throughput            50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_active                                    0          1          -    ZERO                 
#         bin wr_en_inactive                                  0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_active                                    9          1          -    Covered              
#         bin rd_en_inactive                                  5          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_throughput  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_active                                    0          1          -    ZERO                 
#         bin wr_en_inactive                                  0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_active                                    9          1          -    Covered              
#         bin rd_en_inactive                                  5          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /fifo_pkg/fifo_coverage/cg_fifo                  50.00%        100          -    Uncovered            
#     covered/total bins:                                     5         10          -                      
#     missing/total bins:                                     5         10          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en                                           0          1          -    ZERO                 
#         bin wr_den                                          0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en                                           9          1          -    Covered              
#         bin rd_den                                          5          1          -    Covered              
#     Coverpoint #coverpoint__2#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin full_true                                       0          1          -    ZERO                 
#         bin full_false                                     14          1          -    Covered              
#     Coverpoint #coverpoint__3#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin empty_true                                      0          1          -    ZERO                 
#         bin empty_false                                    14          1          -    Covered              
#     Coverpoint #coverpoint__4#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_fifo  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     5         10          -                      
#     missing/total bins:                                     5         10          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en                                           0          1          -    ZERO                 
#         bin wr_den                                          0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en                                           9          1          -    Covered              
#         bin rd_den                                          5          1          -    Covered              
#     Coverpoint #coverpoint__2#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin full_true                                       0          1          -    ZERO                 
#         bin full_false                                     14          1          -    Covered              
#     Coverpoint #coverpoint__3#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin empty_true                                      0          1          -    ZERO                 
#         bin empty_false                                    14          1          -    Covered              
#     Coverpoint #coverpoint__4#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_half_full_empty       50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_half_full_empty  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                         50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin half_full_true                                  0          1          -    ZERO                 
#         bin half_full_false                                14          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_data_integrity       100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin data_low                                        3          1          -    Covered              
#         bin data_mid                                        5          1          -    Covered              
#         bin data_high                                       2          1          -    Covered              
#         bin data_max                                        4          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_data_integrity  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin data_low                                        3          1          -    Covered              
#         bin data_mid                                        5          1          -    Covered              
#         bin data_high                                       2          1          -    Covered              
#         bin data_max                                        4          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_data_patterns          0.00%        100          -    ZERO                 
#     covered/total bins:                                     0          6          -                      
#     missing/total bins:                                     6          6          -                      
#     % Hit:                                              0.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_data_patterns  
#                                                         0.00%        100          -    ZERO                 
#     covered/total bins:                                     0          6          -                      
#     missing/total bins:                                     6          6          -                      
#     % Hit:                                              0.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          3          -                      
#         missing/total bins:                                 3          3          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin pattern_zero                                    0          1          -    ZERO                 
#         bin pattern_all_ones                                0          1          -    ZERO                 
#         bin pattern_alt_ones                                0          1          -    ZERO                 
#  TYPE /fifo_pkg/fifo_coverage/cg_burst_ops             50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin burst_write                                     0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin burst_read                                      9          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_burst_ops  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin burst_write                                     0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin burst_read                                      9          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_idle_cycles           50.00%        100          -    Uncovered            
#     covered/total bins:                                     1          2          -                      
#     missing/total bins:                                     1          2          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          1          -                      
#         missing/total bins:                                 1          1          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_idle                                      0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_idle                                      5          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_abrupt_change         50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_change                                    0          1          -    ZERO                 
#         bin wr_en_stable                                    0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_change                                    9          1          -    Covered              
#         bin rd_en_stable                                    5          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_abrupt_change  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_change                                    0          1          -    ZERO                 
#         bin wr_en_stable                                    0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_change                                    9          1          -    Covered              
#         bin rd_en_stable                                    5          1          -    Covered              
#  TYPE /fifo_pkg/fifo_coverage/cg_throughput            50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_active                                    0          1          -    ZERO                 
#         bin wr_en_inactive                                  0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_active                                    9          1          -    Covered              
#         bin rd_en_inactive                                  5          1          -    Covered              
#  Covergroup instance \/fifo_pkg::fifo_coverage::cg_throughput  
#                                                        50.00%        100          -    Uncovered            
#     covered/total bins:                                     2          4          -                      
#     missing/total bins:                                     2          4          -                      
#     % Hit:                                             50.00%        100          -                      
#     Coverpoint #coverpoint__0#                          0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          2          -                      
#         missing/total bins:                                 2          2          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin wr_en_active                                    0          1          -    ZERO                 
#         bin wr_en_inactive                                  0          1          -    ZERO                 
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_en_active                                    9          1          -    Covered              
#         bin rd_en_inactive                                  5          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 50.00%  COVERGROUP TYPES: 8
# 
# Total Coverage By Instance (filtered view): 50.00%
# 
# End time: 20:18:52 on Jun 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/top/dut/*
# End time: 20:32:30 on Jun 07,2024, Elapsed time: 0:13:53
# Errors: 0, Warnings: 0
