Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr  2 18:17:43 2022
| Host         : DESKTOP-PEVSSVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file countdown_timer_timing_summary_routed.rpt -pb countdown_timer_timing_summary_routed.pb -rpx countdown_timer_timing_summary_routed.rpx -warn_on_violation
| Design       : countdown_timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PulseGenerator_Counter/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.233        0.000                      0                  729        0.062        0.000                      0                  729        4.500        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.233        0.000                      0                  729        0.062        0.000                      0                  729        4.500        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.890ns (21.150%)  route 3.318ns (78.850%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.828     9.539    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.608    15.031    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[28]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X84Y59         FDRE (Setup_fdre_C_R)       -0.524    14.771    counter_total/counter_ds/s_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.890ns (21.150%)  route 3.318ns (78.850%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.828     9.539    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.608    15.031    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[29]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X84Y59         FDRE (Setup_fdre_C_R)       -0.524    14.771    counter_total/counter_ds/s_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.890ns (21.150%)  route 3.318ns (78.850%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.828     9.539    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.608    15.031    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X84Y59         FDRE (Setup_fdre_C_R)       -0.524    14.771    counter_total/counter_ds/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.847%)  route 3.184ns (78.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.694     9.405    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.611    15.034    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y52         FDSE (Setup_fdse_C_S)       -0.524    14.749    counter_total/counter_ds/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.847%)  route 3.184ns (78.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.694     9.405    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y52         FDRE                                         r  counter_total/counter_ds/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.611    15.034    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDRE                                         r  counter_total/counter_ds/s_counter_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y52         FDRE (Setup_fdre_C_R)       -0.524    14.749    counter_total/counter_ds/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.847%)  route 3.184ns (78.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.694     9.405    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.611    15.034    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y52         FDSE (Setup_fdse_C_S)       -0.524    14.749    counter_total/counter_ds/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.847%)  route 3.184ns (78.153%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.694     9.405    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y52         FDRE                                         r  counter_total/counter_ds/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.611    15.034    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDRE                                         r  counter_total/counter_ds/s_counter_reg[3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y52         FDRE (Setup_fdre_C_R)       -0.524    14.749    counter_total/counter_ds/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.888%)  route 3.176ns (78.112%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.686     9.397    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.609    15.032    counter_total/counter_ds/CLK
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[24]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y58         FDRE (Setup_fdre_C_R)       -0.524    14.747    counter_total/counter_ds/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.888%)  route 3.176ns (78.112%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.686     9.397    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.609    15.032    counter_total/counter_ds/CLK
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[25]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y58         FDRE (Setup_fdre_C_R)       -0.524    14.747    counter_total/counter_ds/s_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 counter_total/counter_ds/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/s_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.888%)  route 3.176ns (78.112%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.728     5.331    counter_total/counter_ds/CLK
    SLICE_X84Y59         FDRE                                         r  counter_total/counter_ds/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  counter_total/counter_ds/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.951     6.800    counter_total/counter_ds/s_counter_reg__0[30]
    SLICE_X83Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.924 f  counter_total/counter_ds/s_counter[0]_i_12__0/O
                         net (fo=1, routed)           0.580     7.504    counter_total/counter_ds/s_counter[0]_i_12__0_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.628 f  counter_total/counter_ds/s_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.959     8.586    counter_total/counter_ds/s_counter[0]_i_4__0_n_0
    SLICE_X87Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.710 r  counter_total/counter_ds/s_counter[0]_i_1__0/O
                         net (fo=31, routed)          0.686     9.397    counter_total/counter_ds/s_counter[0]_i_1__0_n_0
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.609    15.032    counter_total/counter_ds/CLK
    SLICE_X84Y58         FDRE                                         r  counter_total/counter_ds/s_counter_reg[26]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y58         FDRE (Setup_fdre_C_R)       -0.524    14.747    counter_total/counter_ds/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.291ns (59.081%)  route 0.202ns (40.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.601     1.520    DebounceUnit_C/CLK
    SLICE_X78Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  DebounceUnit_C/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.202     1.886    DebounceUnit_C/s_debounceCnt_reg_n_0_[15]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.013 r  DebounceUnit_C/s_debounceCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.013    DebounceUnit_C/s_debounceCnt0[16]
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.932     2.097    DebounceUnit_C/CLK
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.250     1.846    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.105     1.951    DebounceUnit_C/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.308ns (79.403%)  route 0.080ns (20.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  DebounceUnit_C/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           0.079     1.796    DebounceUnit_C/s_debounceCnt_reg_n_0_[16]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.909 r  DebounceUnit_C/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.910    DebounceUnit_C/s_debounceCnt0_carry__2_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  DebounceUnit_C/s_debounceCnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.964    DebounceUnit_C/s_debounceCnt0[17]
    SLICE_X79Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X79Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[17]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X79Y50         FDRE (Hold_fdre_C_D)         0.105     1.892    DebounceUnit_C/s_debounceCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.344ns (81.152%)  route 0.080ns (18.847%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  DebounceUnit_C/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           0.079     1.796    DebounceUnit_C/s_debounceCnt_reg_n_0_[16]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.909 r  DebounceUnit_C/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.910    DebounceUnit_C/s_debounceCnt0_carry__2_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  DebounceUnit_C/s_debounceCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.000    DebounceUnit_C/s_debounceCnt0[18]
    SLICE_X79Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X79Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X79Y50         FDRE (Hold_fdre_C_D)         0.105     1.892    DebounceUnit_C/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.347ns (81.285%)  route 0.080ns (18.715%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  DebounceUnit_C/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           0.079     1.796    DebounceUnit_C/s_debounceCnt_reg_n_0_[16]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.909 r  DebounceUnit_C/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.910    DebounceUnit_C/s_debounceCnt0_carry__2_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  DebounceUnit_C/s_debounceCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.949    DebounceUnit_C/s_debounceCnt0_carry__3_n_0
    SLICE_X79Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  DebounceUnit_C/s_debounceCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.003    DebounceUnit_C/s_debounceCnt0[21]
    SLICE_X79Y51         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X79Y51         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[21]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X79Y51         FDRE (Hold_fdre_C_D)         0.105     1.892    DebounceUnit_C/s_debounceCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.740%)  route 0.080ns (17.260%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X79Y49         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  DebounceUnit_C/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           0.079     1.796    DebounceUnit_C/s_debounceCnt_reg_n_0_[16]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.909 r  DebounceUnit_C/s_debounceCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.910    DebounceUnit_C/s_debounceCnt0_carry__2_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  DebounceUnit_C/s_debounceCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.949    DebounceUnit_C/s_debounceCnt0_carry__3_n_0
    SLICE_X79Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  DebounceUnit_C/s_debounceCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.039    DebounceUnit_C/s_debounceCnt0[22]
    SLICE_X79Y51         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X79Y51         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[22]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X79Y51         FDRE (Hold_fdre_C_D)         0.105     1.892    DebounceUnit_C/s_debounceCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.211ns (40.930%)  route 0.305ns (59.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X78Y49         FDRE                                         r  DebounceUnit_C/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 f  DebounceUnit_C/s_previousIn_reg/Q
                         net (fo=10, routed)          0.305     2.044    DebounceUnit_C/s_previousIn
    SLICE_X78Y50         LUT2 (Prop_lut2_I1_O)        0.047     2.091 r  DebounceUnit_C/s_debounceCnt[23]_i_3/O
                         net (fo=1, routed)           0.000     2.091    DebounceUnit_C/s_debounceCnt[23]_i_3_n_0
    SLICE_X78Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X78Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[23]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.131     1.918    DebounceUnit_C/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DebounceUnit_C/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnit_C/s_debounceCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.700%)  route 0.305ns (59.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.656     1.576    DebounceUnit_C/CLK
    SLICE_X78Y49         FDRE                                         r  DebounceUnit_C/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 f  DebounceUnit_C/s_previousIn_reg/Q
                         net (fo=10, routed)          0.305     2.044    DebounceUnit_C/s_previousIn
    SLICE_X78Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.089 r  DebounceUnit_C/s_debounceCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.089    DebounceUnit_C/s_debounceCnt[20]_i_1_n_0
    SLICE_X78Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     2.038    DebounceUnit_C/CLK
    SLICE_X78Y50         FDRE                                         r  DebounceUnit_C/s_debounceCnt_reg[20]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.121     1.908    DebounceUnit_C/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counter_total/counter_ds/s_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.758%)  route 0.135ns (45.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.607     1.526    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  counter_total/counter_ds/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.135     1.826    counter_total/counter_ds/s_counter_reg[0]
    SLICE_X87Y53         FDRE                                         r  counter_total/counter_ds/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.879     2.044    counter_total/counter_ds/CLK
    SLICE_X87Y53         FDRE                                         r  counter_total/counter_ds/counter_reg[0]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.075     1.639    counter_total/counter_ds/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_total/counter_dm/s_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_dm/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.608     1.527    counter_total/counter_dm/CLK
    SLICE_X88Y51         FDSE                                         r  counter_total/counter_dm/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  counter_total/counter_dm/s_counter_reg[0]/Q
                         net (fo=2, routed)           0.123     1.814    counter_total/counter_dm/s_counter_reg[0]
    SLICE_X89Y52         FDRE                                         r  counter_total/counter_dm/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.880     2.045    counter_total/counter_dm/CLK
    SLICE_X89Y52         FDRE                                         r  counter_total/counter_dm/counter_reg[0]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.070     1.613    counter_total/counter_dm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 counter_total/counter_ds/s_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_total/counter_ds/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.299%)  route 0.150ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.607     1.526    counter_total/counter_ds/CLK
    SLICE_X84Y52         FDSE                                         r  counter_total/counter_ds/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  counter_total/counter_ds/s_counter_reg[2]/Q
                         net (fo=4, routed)           0.150     1.840    counter_total/counter_ds/s_counter_reg[2]
    SLICE_X87Y53         FDRE                                         r  counter_total/counter_ds/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.879     2.044    counter_total/counter_ds/CLK
    SLICE_X87Y53         FDRE                                         r  counter_total/counter_ds/counter_reg[2]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.070     1.634    counter_total/counter_ds/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y48    DebounceUnit_C/s_debounceCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y48    DebounceUnit_C/s_debounceCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y48    DebounceUnit_C/s_debounceCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y48    DebounceUnit_C/s_debounceCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y50    DebounceUnit_C/s_debounceCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y50    DebounceUnit_C/s_debounceCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    counter_total/counter_um/s_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    counter_total/counter_um/s_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    counter_total/counter_um/s_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y48    DebounceUnit_C/s_debounceCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y48    DebounceUnit_C/s_debounceCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y48    DebounceUnit_C/s_debounceCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y49    DebounceUnit_C/s_debounceCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y53    Nexys4DispDriver/counter_3bits/s_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y48    DebounceUnit_C/s_debounceCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    counter_total/counter_ds/s_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    counter_total/counter_ds/s_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    counter_total/counter_ds/s_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    counter_total/counter_um/s_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    counter_total/counter_um/s_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    counter_total/counter_um/s_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    counter_total/counter_um/s_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    counter_total/counter_um/s_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    counter_total/counter_um/s_counter_reg[17]/C



