// Seed: 1549276776
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri id_10,
    output wire id_11,
    input wire id_12,
    input tri1 id_13,
    output tri id_14,
    input tri0 id_15
);
  tri id_17 = 1;
  genvar id_18;
endmodule
macromodule module_1 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2
    , id_11,
    output uwire id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9
);
  always id_11 = #1 1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_1,
      id_9,
      id_7,
      id_1,
      id_8,
      id_0,
      id_3,
      id_0,
      id_3,
      id_5,
      id_6,
      id_4,
      id_5,
      id_9
  );
  assign modCall_1.type_4 = 0;
  id_12(
      .id_0(id_8), .id_1(1)
  );
endmodule
