<stg><name>g_sum</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="4">
<condition id="25">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="5">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k = phi i5 [ 0, %0 ], [ %k_23, %2 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond2 = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_23 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_23"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %k to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %x_addr = getelementptr [80 x float]* %x, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="7">
<![CDATA[
:2  %x_load = load float* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="7">
<![CDATA[
:2  %x_load = load float* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_addr = getelementptr [16 x float]* %y, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %x_load, float* %y_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:0  %k_1 = phi i3 [ %k_24, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i3 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %k_24 = add i3 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_169 = trunc i3 %k_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader.preheader:1  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_169, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %tmp_cast = zext i6 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %b_k = phi i5 [ %b_k_9, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="b_k"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %b_k, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %b_k_9 = add i5 %b_k, 1

]]></Node>
<StgValue><ssdm name="b_k_9"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp1 = xor i5 %b_k, -16

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="5">
<![CDATA[
:1  %tmp1_cast = zext i5 %tmp1 to i7

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_154 = add i7 %tmp1_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_155 = zext i7 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %x_addr_2 = getelementptr [80 x float]* %x, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
:5  %x_load_2 = load float* %x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_156 = zext i5 %b_k to i64

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %y_addr_2 = getelementptr [16 x float]* %y, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="y_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:8  %y_load = load float* %y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
:5  %x_load_2 = load float* %x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:8  %y_load = load float* %y_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_157 = fadd float %y_load, %x_load_2

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %tmp_157, float* %y_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="y" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="k" fromId="63" toId="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="StgValue_7" to="k" fromId="7" toId="8">
</dataflow>
<dataflow id="66" from="k_23" to="k" fromId="11" toId="8">
<BackEdge/>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="StgValue_20" to="k" fromId="20" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="68" from="k" to="exitcond2" fromId="8" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="exitcond2" fromId="69" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="77" from="k" to="k_23" fromId="8" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="k_23" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="exitcond2" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="81" from="k" to="tmp" fromId="8" toId="13">
</dataflow>
<dataflow id="82" from="x" to="x_addr" fromId="61" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="x_addr" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="tmp" to="x_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="86" from="x_addr" to="x_load" fromId="14" toId="15">
</dataflow>
<dataflow id="87" from="x_addr" to="x_load" fromId="14" toId="17">
</dataflow>
<dataflow id="88" from="y" to="y_addr" fromId="62" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_83" to="y_addr" fromId="83" toId="18">
</dataflow>
<dataflow id="90" from="tmp" to="y_addr" fromId="13" toId="18">
</dataflow>
<dataflow id="91" from="x_load" to="StgValue_19" fromId="17" toId="19">
</dataflow>
<dataflow id="92" from="y_addr" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="k_24" to="k_1" fromId="24" toId="21">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_45" to="k_1" fromId="45" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="96" from="StgValue_95" to="k_1" fromId="95" toId="21">
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_16" to="k_1" fromId="16" toId="21">
</dataflow>
<dataflow id="98" from="k_1" to="exitcond1" fromId="21" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_99" to="exitcond1" fromId="99" toId="22">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty_54" fromId="71" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty_54" fromId="102" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty_54" fromId="102" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty_54" fromId="102" toId="23">
</dataflow>
<dataflow id="106" from="k_1" to="k_24" fromId="21" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="k_24" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="exitcond1" to="StgValue_25" fromId="22" toId="25">
</dataflow>
<dataflow id="110" from="k_1" to="tmp_169" fromId="21" toId="26">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_s" fromId="111" toId="27">
</dataflow>
<dataflow id="113" from="tmp_169" to="tmp_s" fromId="26" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_s" fromId="114" toId="27">
</dataflow>
<dataflow id="116" from="tmp_s" to="tmp_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="117" from="b_k_9" to="b_k" fromId="34" toId="31">
<BackEdge/>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="StgValue_50" to="b_k" fromId="50" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="119" from="StgValue_63" to="b_k" fromId="63" toId="31">
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="StgValue_29" to="b_k" fromId="29" toId="31">
</dataflow>
<dataflow id="121" from="b_k" to="exitcond" fromId="31" toId="32">
</dataflow>
<dataflow id="122" from="StgValue_69" to="exitcond" fromId="69" toId="32">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty_55" fromId="71" toId="33">
</dataflow>
<dataflow id="124" from="StgValue_73" to="empty_55" fromId="73" toId="33">
</dataflow>
<dataflow id="125" from="StgValue_73" to="empty_55" fromId="73" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_73" to="empty_55" fromId="73" toId="33">
</dataflow>
<dataflow id="127" from="b_k" to="b_k_9" fromId="31" toId="34">
</dataflow>
<dataflow id="128" from="StgValue_78" to="b_k_9" fromId="78" toId="34">
</dataflow>
<dataflow id="129" from="exitcond" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="130" from="b_k" to="tmp1" fromId="31" toId="36">
</dataflow>
<dataflow id="131" from="StgValue_69" to="tmp1" fromId="69" toId="36">
</dataflow>
<dataflow id="132" from="tmp1" to="tmp1_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="133" from="tmp1_cast" to="tmp_154" fromId="37" toId="38">
</dataflow>
<dataflow id="134" from="tmp_cast" to="tmp_154" fromId="28" toId="38">
</dataflow>
<dataflow id="135" from="tmp_154" to="tmp_155" fromId="38" toId="39">
</dataflow>
<dataflow id="136" from="x" to="x_addr_2" fromId="61" toId="40">
</dataflow>
<dataflow id="137" from="StgValue_83" to="x_addr_2" fromId="83" toId="40">
</dataflow>
<dataflow id="138" from="tmp_155" to="x_addr_2" fromId="39" toId="40">
</dataflow>
<dataflow id="139" from="x_addr_2" to="x_load_2" fromId="40" toId="41">
</dataflow>
<dataflow id="140" from="b_k" to="tmp_156" fromId="31" toId="42">
</dataflow>
<dataflow id="141" from="y" to="y_addr_2" fromId="62" toId="43">
</dataflow>
<dataflow id="142" from="StgValue_83" to="y_addr_2" fromId="83" toId="43">
</dataflow>
<dataflow id="143" from="tmp_156" to="y_addr_2" fromId="42" toId="43">
</dataflow>
<dataflow id="144" from="y_addr_2" to="y_load" fromId="43" toId="44">
</dataflow>
<dataflow id="145" from="x_addr_2" to="x_load_2" fromId="40" toId="46">
</dataflow>
<dataflow id="146" from="y_addr_2" to="y_load" fromId="43" toId="47">
</dataflow>
<dataflow id="147" from="y_load" to="tmp_157" fromId="47" toId="48">
</dataflow>
<dataflow id="148" from="x_load_2" to="tmp_157" fromId="46" toId="48">
</dataflow>
<dataflow id="149" from="tmp_157" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="150" from="y_addr_2" to="StgValue_49" fromId="43" toId="49">
</dataflow>
<dataflow id="151" from="exitcond2" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="152" from="exitcond1" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="153" from="exitcond" to="StgValue_5" fromId="32" toId="5">
</dataflow>
</dataflows>


</stg>
