// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition"

// DATE "08/30/2015 11:18:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi_loopback (
	m_clk_i,
	m_rst_i,
	m_spi_ssel_o,
	m_spi_sck_o,
	m_spi_mosi_o,
	m_spi_miso_i,
	m_di_req_o,
	m_di_i,
	m_wren_i,
	m_do_valid_o,
	m_do_o,
	s_clk_i,
	s_spi_ssel_i,
	s_spi_sck_i,
	s_spi_mosi_i,
	s_spi_miso_o,
	s_di_req_o,
	s_di_i,
	s_wren_i,
	s_do_valid_o,
	s_do_o);
input 	m_clk_i;
input 	m_rst_i;
output 	m_spi_ssel_o;
output 	m_spi_sck_o;
output 	m_spi_mosi_o;
input 	m_spi_miso_i;
output 	m_di_req_o;
input 	[31:0] m_di_i;
input 	m_wren_i;
output 	m_do_valid_o;
output 	[31:0] m_do_o;
input 	s_clk_i;
input 	s_spi_ssel_i;
input 	s_spi_sck_i;
input 	s_spi_mosi_i;
output 	s_spi_miso_o;
output 	s_di_req_o;
input 	[31:0] s_di_i;
input 	s_wren_i;
output 	s_do_valid_o;
output 	[31:0] s_do_o;

// Design Ports Information
// m_spi_ssel_o	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_spi_sck_o	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_spi_mosi_o	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_req_o	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_valid_o	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[10]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[11]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[15]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[16]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[18]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[19]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[20]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[21]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[22]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[23]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[24]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[28]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[30]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_do_o[31]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_spi_miso_o	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_req_o	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_valid_o	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[1]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[6]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[7]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[9]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[11]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[13]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[14]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[15]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[16]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[17]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[18]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[19]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[20]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[21]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[22]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[23]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[24]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[25]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[26]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[27]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[28]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[30]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_do_o[31]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_clk_i	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[31]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_wren_i	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_rst_i	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_spi_sck_i	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[31]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_clk_i	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wren_i	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_spi_ssel_i	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_spi_mosi_i	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_spi_miso_i	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[0]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[1]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[2]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[7]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[8]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[9]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[13]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[15]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[16]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[17]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[18]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[19]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[20]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[22]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[23]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[24]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[25]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[26]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[27]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[28]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[29]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_di_i[30]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[30]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[9]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[10]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[14]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[16]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[17]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[18]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[19]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[20]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[22]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[23]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[24]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[25]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[26]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[28]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_di_i[29]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("spi_loopback_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \m_spi_ssel_o~output_o ;
wire \m_spi_sck_o~output_o ;
wire \m_spi_mosi_o~output_o ;
wire \m_di_req_o~output_o ;
wire \m_do_valid_o~output_o ;
wire \m_do_o[0]~output_o ;
wire \m_do_o[1]~output_o ;
wire \m_do_o[2]~output_o ;
wire \m_do_o[3]~output_o ;
wire \m_do_o[4]~output_o ;
wire \m_do_o[5]~output_o ;
wire \m_do_o[6]~output_o ;
wire \m_do_o[7]~output_o ;
wire \m_do_o[8]~output_o ;
wire \m_do_o[9]~output_o ;
wire \m_do_o[10]~output_o ;
wire \m_do_o[11]~output_o ;
wire \m_do_o[12]~output_o ;
wire \m_do_o[13]~output_o ;
wire \m_do_o[14]~output_o ;
wire \m_do_o[15]~output_o ;
wire \m_do_o[16]~output_o ;
wire \m_do_o[17]~output_o ;
wire \m_do_o[18]~output_o ;
wire \m_do_o[19]~output_o ;
wire \m_do_o[20]~output_o ;
wire \m_do_o[21]~output_o ;
wire \m_do_o[22]~output_o ;
wire \m_do_o[23]~output_o ;
wire \m_do_o[24]~output_o ;
wire \m_do_o[25]~output_o ;
wire \m_do_o[26]~output_o ;
wire \m_do_o[27]~output_o ;
wire \m_do_o[28]~output_o ;
wire \m_do_o[29]~output_o ;
wire \m_do_o[30]~output_o ;
wire \m_do_o[31]~output_o ;
wire \s_spi_miso_o~output_o ;
wire \s_di_req_o~output_o ;
wire \s_do_valid_o~output_o ;
wire \s_do_o[0]~output_o ;
wire \s_do_o[1]~output_o ;
wire \s_do_o[2]~output_o ;
wire \s_do_o[3]~output_o ;
wire \s_do_o[4]~output_o ;
wire \s_do_o[5]~output_o ;
wire \s_do_o[6]~output_o ;
wire \s_do_o[7]~output_o ;
wire \s_do_o[8]~output_o ;
wire \s_do_o[9]~output_o ;
wire \s_do_o[10]~output_o ;
wire \s_do_o[11]~output_o ;
wire \s_do_o[12]~output_o ;
wire \s_do_o[13]~output_o ;
wire \s_do_o[14]~output_o ;
wire \s_do_o[15]~output_o ;
wire \s_do_o[16]~output_o ;
wire \s_do_o[17]~output_o ;
wire \s_do_o[18]~output_o ;
wire \s_do_o[19]~output_o ;
wire \s_do_o[20]~output_o ;
wire \s_do_o[21]~output_o ;
wire \s_do_o[22]~output_o ;
wire \s_do_o[23]~output_o ;
wire \s_do_o[24]~output_o ;
wire \s_do_o[25]~output_o ;
wire \s_do_o[26]~output_o ;
wire \s_do_o[27]~output_o ;
wire \s_do_o[28]~output_o ;
wire \s_do_o[29]~output_o ;
wire \s_do_o[30]~output_o ;
wire \s_do_o[31]~output_o ;
wire \m_clk_i~input_o ;
wire \m_clk_i~inputclkctrl_outclk ;
wire \Inst_spi_master|clk_cnt~1_combout ;
wire \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ;
wire \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ;
wire \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ;
wire \Inst_spi_master|clk_cnt~0_combout ;
wire \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q ;
wire \Inst_spi_master|Equal0~0_combout ;
wire \Inst_spi_master|spi_2x_ce~q ;
wire \Inst_spi_master|core_n_clk~0_combout ;
wire \Inst_spi_master|core_n_clk~q ;
wire \Inst_spi_master|core_ce~0_combout ;
wire \Inst_spi_master|core_ce~q ;
wire \m_rst_i~input_o ;
wire \Inst_spi_master|state_reg~12_combout ;
wire \Inst_spi_master|state_reg~9_combout ;
wire \Inst_spi_master|state_reg~2_combout ;
wire \Inst_spi_master|state_reg~3_combout ;
wire \Inst_spi_master|LessThan0~0_combout ;
wire \Inst_spi_master|Equal1~1_combout ;
wire \Inst_spi_master|state_reg~4_combout ;
wire \Inst_spi_master|Add1~1_combout ;
wire \Inst_spi_master|state_reg~6_combout ;
wire \Inst_spi_master|core_combi_proc~6_combout ;
wire \Inst_spi_master|state_reg~1_combout ;
wire \Inst_spi_master|Add1~2_combout ;
wire \Inst_spi_master|state_reg~7_combout ;
wire \Inst_spi_master|Equal1~0_combout ;
wire \Inst_spi_master|Equal1~2_combout ;
wire \Inst_spi_master|state_reg~8_combout ;
wire \Inst_spi_master|wr_ack_reg~q ;
wire \Inst_spi_master|wren~0_combout ;
wire \m_wren_i~input_o ;
wire \Inst_spi_master|wren~q ;
wire \Inst_spi_master|Selector2~1_combout ;
wire \Inst_spi_master|state_reg~10_combout ;
wire \Inst_spi_master|spi_mosi_o~0_combout ;
wire \Inst_spi_master|state_reg~11_combout ;
wire \Inst_spi_master|Equal2~0_combout ;
wire \Inst_spi_master|state_reg~13_combout ;
wire \Inst_spi_master|state_reg~0_combout ;
wire \Inst_spi_master|Add1~0_combout ;
wire \Inst_spi_master|state_reg~5_combout ;
wire \Inst_spi_master|core_combi_proc~4_combout ;
wire \Inst_spi_master|Equal3~0_combout ;
wire \Inst_spi_master|Selector0~1_combout ;
wire \Inst_spi_master|Selector0~0_combout ;
wire \Inst_spi_master|Selector0~2_combout ;
wire \Inst_spi_master|ssel_ena_reg~q ;
wire \Inst_spi_master|Selector1~0_combout ;
wire \Inst_spi_master|Selector1~1_combout ;
wire \Inst_spi_master|core_n_ce~0_combout ;
wire \Inst_spi_master|core_n_ce~q ;
wire \Inst_spi_master|sck_ena_reg~q ;
wire \Inst_spi_master|spi_clk_reg~0_combout ;
wire \Inst_spi_master|spi_clk_reg~q ;
wire \m_di_i[31]~input_o ;
wire \m_di_i[29]~input_o ;
wire \Inst_spi_master|di_reg[29]~feeder_combout ;
wire \m_di_i[28]~input_o ;
wire \m_di_i[26]~input_o ;
wire \m_di_i[25]~input_o ;
wire \Inst_spi_master|di_reg[25]~feeder_combout ;
wire \m_di_i[24]~input_o ;
wire \m_di_i[23]~input_o ;
wire \Inst_spi_master|di_reg[23]~feeder_combout ;
wire \m_di_i[22]~input_o ;
wire \Inst_spi_master|di_reg[22]~feeder_combout ;
wire \m_di_i[21]~input_o ;
wire \Inst_spi_master|di_reg[21]~feeder_combout ;
wire \m_di_i[20]~input_o ;
wire \Inst_spi_master|di_reg[20]~feeder_combout ;
wire \m_di_i[19]~input_o ;
wire \Inst_spi_master|di_reg[19]~feeder_combout ;
wire \m_di_i[18]~input_o ;
wire \Inst_spi_master|di_reg[18]~feeder_combout ;
wire \m_di_i[14]~input_o ;
wire \m_di_i[13]~input_o ;
wire \Inst_spi_master|di_reg[13]~feeder_combout ;
wire \m_di_i[9]~input_o ;
wire \m_di_i[7]~input_o ;
wire \m_di_i[6]~input_o ;
wire \m_di_i[5]~input_o ;
wire \m_di_i[3]~input_o ;
wire \Inst_spi_master|di_reg[3]~feeder_combout ;
wire \m_di_i[2]~input_o ;
wire \Inst_spi_master|di_reg[2]~feeder_combout ;
wire \m_di_i[1]~input_o ;
wire \Inst_spi_master|di_reg[1]~feeder_combout ;
wire \m_spi_miso_i~input_o ;
wire \Inst_spi_master|rx_bit_reg~feeder_combout ;
wire \Inst_spi_master|rx_bit_reg~q ;
wire \m_di_i[0]~input_o ;
wire \Inst_spi_master|Selector39~0_combout ;
wire \Inst_spi_master|Selector2~0_combout ;
wire \Inst_spi_master|sh_reg[30]~0_combout ;
wire \Inst_spi_master|Selector38~0_combout ;
wire \Inst_spi_master|Selector37~0_combout ;
wire \Inst_spi_master|Selector36~0_combout ;
wire \m_di_i[4]~input_o ;
wire \Inst_spi_master|Selector35~0_combout ;
wire \Inst_spi_master|Selector34~0_combout ;
wire \Inst_spi_master|Selector33~0_combout ;
wire \Inst_spi_master|Selector32~0_combout ;
wire \m_di_i[8]~input_o ;
wire \Inst_spi_master|Selector31~0_combout ;
wire \Inst_spi_master|Selector30~0_combout ;
wire \m_di_i[10]~input_o ;
wire \Inst_spi_master|di_reg[10]~feeder_combout ;
wire \Inst_spi_master|Selector29~0_combout ;
wire \m_di_i[11]~input_o ;
wire \Inst_spi_master|di_reg[11]~feeder_combout ;
wire \Inst_spi_master|Selector28~0_combout ;
wire \m_di_i[12]~input_o ;
wire \Inst_spi_master|Selector27~0_combout ;
wire \Inst_spi_master|Selector26~0_combout ;
wire \Inst_spi_master|Selector25~0_combout ;
wire \m_di_i[15]~input_o ;
wire \Inst_spi_master|Selector24~0_combout ;
wire \m_di_i[16]~input_o ;
wire \Inst_spi_master|Selector23~0_combout ;
wire \m_di_i[17]~input_o ;
wire \Inst_spi_master|di_reg[17]~feeder_combout ;
wire \Inst_spi_master|Selector22~0_combout ;
wire \Inst_spi_master|Selector21~0_combout ;
wire \Inst_spi_master|Selector20~0_combout ;
wire \Inst_spi_master|Selector19~0_combout ;
wire \Inst_spi_master|Selector18~0_combout ;
wire \Inst_spi_master|Selector17~0_combout ;
wire \Inst_spi_master|Selector16~0_combout ;
wire \Inst_spi_master|Selector15~0_combout ;
wire \Inst_spi_master|Selector14~0_combout ;
wire \Inst_spi_master|Selector13~0_combout ;
wire \m_di_i[27]~input_o ;
wire \Inst_spi_master|Selector12~0_combout ;
wire \Inst_spi_master|Selector11~0_combout ;
wire \Inst_spi_master|Selector10~0_combout ;
wire \m_di_i[30]~input_o ;
wire \Inst_spi_master|di_reg[30]~feeder_combout ;
wire \Inst_spi_master|Selector9~0_combout ;
wire \Inst_spi_master|Selector8~0_combout ;
wire \Inst_spi_master|Selector8~1_combout ;
wire \Inst_spi_master|Selector8~2_combout ;
wire \Inst_spi_master|spi_mosi_o~1_combout ;
wire \Inst_spi_master|WideOr2~combout ;
wire \Inst_spi_master|di_req_reg~q ;
wire \Inst_spi_master|di_req_o_A~feeder_combout ;
wire \Inst_spi_master|di_req_o_A~q ;
wire \Inst_spi_master|di_req_o_B~feeder_combout ;
wire \Inst_spi_master|di_req_o_B~q ;
wire \Inst_spi_master|di_req_o_C~feeder_combout ;
wire \Inst_spi_master|di_req_o_C~q ;
wire \Inst_spi_master|di_req_o_D~feeder_combout ;
wire \Inst_spi_master|di_req_o_D~q ;
wire \Inst_spi_master|di_req_o_next~0_combout ;
wire \Inst_spi_master|di_req_o_reg~q ;
wire \Inst_spi_master|core_combi_proc~5_combout ;
wire \Inst_spi_master|Selector40~0_combout ;
wire \Inst_spi_master|Selector40~1_combout ;
wire \Inst_spi_master|do_transfer_reg~q ;
wire \Inst_spi_master|do_valid_A~q ;
wire \Inst_spi_master|do_valid_B~feeder_combout ;
wire \Inst_spi_master|do_valid_B~q ;
wire \Inst_spi_master|do_valid_C~feeder_combout ;
wire \Inst_spi_master|do_valid_C~q ;
wire \Inst_spi_master|do_valid_D~feeder_combout ;
wire \Inst_spi_master|do_valid_D~q ;
wire \Inst_spi_master|do_valid_next~0_combout ;
wire \Inst_spi_master|do_valid_o_reg~q ;
wire \Inst_spi_master|do_buffer_reg[0]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[0]~0_combout ;
wire \Inst_spi_master|do_buffer_reg[1]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[2]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[4]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[6]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[7]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[10]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[11]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[12]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[14]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[16]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[17]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[18]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[20]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[21]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[22]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[23]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[25]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[26]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[27]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[28]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[29]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[30]~feeder_combout ;
wire \Inst_spi_master|do_buffer_reg[31]~feeder_combout ;
wire \s_spi_sck_i~input_o ;
wire \s_spi_sck_i~inputclkctrl_outclk ;
wire \Inst_spi_slave|preload_miso~feeder_combout ;
wire \s_spi_ssel_i~input_o ;
wire \s_spi_ssel_i~inputclkctrl_outclk ;
wire \Inst_spi_slave|preload_miso~q ;
wire \s_clk_i~input_o ;
wire \s_clk_i~inputclkctrl_outclk ;
wire \s_di_i[31]~input_o ;
wire \s_wren_i~input_o ;
wire \Inst_spi_slave|Equal1~1_combout ;
wire \Inst_spi_slave|Selector38~0_combout ;
wire \Inst_spi_slave|core_combi_proc~1_combout ;
wire \Inst_spi_slave|core_combi_proc~2_combout ;
wire \Inst_spi_slave|Selector38~1_combout ;
wire \Inst_spi_slave|Add0~0_combout ;
wire \Inst_spi_slave|Selector35~0_combout ;
wire \Inst_spi_slave|Equal1~0_combout ;
wire \Inst_spi_slave|Equal2~0_combout ;
wire \Inst_spi_slave|Equal0~0_combout ;
wire \Inst_spi_slave|Selector34~0_combout ;
wire \Inst_spi_slave|Equal0~1_combout ;
wire \Inst_spi_slave|LessThan0~0_combout ;
wire \Inst_spi_slave|Selector36~0_combout ;
wire \Inst_spi_slave|Equal1~2_combout ;
wire \Inst_spi_slave|core_combi_proc~0_combout ;
wire \Inst_spi_slave|Add0~1_combout ;
wire \Inst_spi_slave|Selector37~0_combout ;
wire \Inst_spi_slave|Selector0~0_combout ;
wire \Inst_spi_slave|wr_ack_reg~q ;
wire \Inst_spi_slave|wren~0_combout ;
wire \Inst_spi_slave|wren~q ;
wire \Inst_spi_slave|Selector1~0_combout ;
wire \s_di_i[30]~input_o ;
wire \s_di_i[29]~input_o ;
wire \s_di_i[28]~input_o ;
wire \Inst_spi_slave|di_reg[28]~feeder_combout ;
wire \s_di_i[27]~input_o ;
wire \s_di_i[25]~input_o ;
wire \Inst_spi_slave|di_reg[25]~feeder_combout ;
wire \s_di_i[24]~input_o ;
wire \Inst_spi_slave|di_reg[24]~feeder_combout ;
wire \Inst_spi_slave|WideOr0~combout ;
wire \s_di_i[23]~input_o ;
wire \Inst_spi_slave|di_reg[23]~feeder_combout ;
wire \s_di_i[22]~input_o ;
wire \s_di_i[21]~input_o ;
wire \Inst_spi_slave|di_reg[21]~feeder_combout ;
wire \s_di_i[20]~input_o ;
wire \s_di_i[19]~input_o ;
wire \Inst_spi_slave|di_reg[19]~feeder_combout ;
wire \s_di_i[18]~input_o ;
wire \s_di_i[17]~input_o ;
wire \s_di_i[16]~input_o ;
wire \Inst_spi_slave|di_reg[16]~feeder_combout ;
wire \s_di_i[15]~input_o ;
wire \s_di_i[14]~input_o ;
wire \s_di_i[13]~input_o ;
wire \Inst_spi_slave|di_reg[13]~feeder_combout ;
wire \s_di_i[12]~input_o ;
wire \Inst_spi_slave|di_reg[12]~feeder_combout ;
wire \s_di_i[11]~input_o ;
wire \Inst_spi_slave|di_reg[11]~feeder_combout ;
wire \s_di_i[10]~input_o ;
wire \Inst_spi_slave|di_reg[10]~feeder_combout ;
wire \s_di_i[9]~input_o ;
wire \s_di_i[8]~input_o ;
wire \s_di_i[7]~input_o ;
wire \Inst_spi_slave|di_reg[7]~feeder_combout ;
wire \s_di_i[6]~input_o ;
wire \s_di_i[5]~input_o ;
wire \Inst_spi_slave|di_reg[5]~feeder_combout ;
wire \s_di_i[4]~input_o ;
wire \s_di_i[3]~input_o ;
wire \s_di_i[2]~input_o ;
wire \Inst_spi_slave|di_reg[2]~feeder_combout ;
wire \s_di_i[1]~input_o ;
wire \s_di_i[0]~input_o ;
wire \s_spi_mosi_i~input_o ;
wire \Inst_spi_slave|Selector32~0_combout ;
wire \Inst_spi_slave|Selector31~0_combout ;
wire \Inst_spi_slave|Selector30~0_combout ;
wire \Inst_spi_slave|Selector29~0_combout ;
wire \Inst_spi_slave|Selector28~0_combout ;
wire \Inst_spi_slave|Selector27~0_combout ;
wire \Inst_spi_slave|Selector26~0_combout ;
wire \Inst_spi_slave|Selector25~0_combout ;
wire \Inst_spi_slave|sh_reg[8]~feeder_combout ;
wire \Inst_spi_slave|Selector24~0_combout ;
wire \Inst_spi_slave|Selector23~0_combout ;
wire \Inst_spi_slave|Selector22~0_combout ;
wire \Inst_spi_slave|Selector21~0_combout ;
wire \Inst_spi_slave|Selector20~0_combout ;
wire \Inst_spi_slave|Selector19~0_combout ;
wire \Inst_spi_slave|Selector18~0_combout ;
wire \Inst_spi_slave|Selector17~0_combout ;
wire \Inst_spi_slave|Selector16~0_combout ;
wire \Inst_spi_slave|Selector15~0_combout ;
wire \Inst_spi_slave|Selector14~0_combout ;
wire \Inst_spi_slave|Selector13~0_combout ;
wire \Inst_spi_slave|Selector12~0_combout ;
wire \Inst_spi_slave|Selector11~0_combout ;
wire \Inst_spi_slave|Selector10~0_combout ;
wire \Inst_spi_slave|Selector9~0_combout ;
wire \Inst_spi_slave|Selector8~0_combout ;
wire \Inst_spi_slave|Selector7~0_combout ;
wire \Inst_spi_slave|sh_reg[26]~feeder_combout ;
wire \s_di_i[26]~input_o ;
wire \Inst_spi_slave|di_reg[26]~feeder_combout ;
wire \Inst_spi_slave|Selector6~0_combout ;
wire \Inst_spi_slave|Selector5~0_combout ;
wire \Inst_spi_slave|Selector4~0_combout ;
wire \Inst_spi_slave|Selector3~0_combout ;
wire \Inst_spi_slave|Selector2~0_combout ;
wire \Inst_spi_slave|sh_reg[31]~feeder_combout ;
wire \Inst_spi_slave|Selector1~1_combout ;
wire \Inst_spi_slave|tx_bit_reg~q ;
wire \Inst_spi_slave|spi_miso_o~0_combout ;
wire \Inst_spi_slave|di_req_next~combout ;
wire \Inst_spi_slave|di_req_reg~q ;
wire \Inst_spi_slave|di_req_o_A~feeder_combout ;
wire \Inst_spi_slave|di_req_o_A~q ;
wire \Inst_spi_slave|di_req_o_B~feeder_combout ;
wire \Inst_spi_slave|di_req_o_B~q ;
wire \Inst_spi_slave|di_req_o_C~feeder_combout ;
wire \Inst_spi_slave|di_req_o_C~q ;
wire \Inst_spi_slave|di_req_o_D~feeder_combout ;
wire \Inst_spi_slave|di_req_o_D~q ;
wire \Inst_spi_slave|di_req_o_next~0_combout ;
wire \Inst_spi_slave|di_req_o_reg~q ;
wire \Inst_spi_slave|Selector39~0_combout ;
wire \Inst_spi_slave|Selector39~1_combout ;
wire \Inst_spi_slave|do_transfer_reg~feeder_combout ;
wire \Inst_spi_slave|do_transfer_reg~q ;
wire \Inst_spi_slave|do_valid_A~feeder_combout ;
wire \Inst_spi_slave|do_valid_A~q ;
wire \Inst_spi_slave|do_valid_B~feeder_combout ;
wire \Inst_spi_slave|do_valid_B~q ;
wire \Inst_spi_slave|do_valid_C~feeder_combout ;
wire \Inst_spi_slave|do_valid_C~q ;
wire \Inst_spi_slave|do_valid_D~feeder_combout ;
wire \Inst_spi_slave|do_valid_D~q ;
wire \Inst_spi_slave|do_valid_next~0_combout ;
wire \Inst_spi_slave|do_valid_o_reg~q ;
wire \Inst_spi_slave|do_buffer_reg[0]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[1]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[2]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[3]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[4]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[5]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[6]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[7]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[8]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[9]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[10]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[11]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[12]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[13]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[14]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[15]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[16]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[17]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[18]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[19]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[20]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[21]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[22]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[23]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[24]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[25]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[26]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[27]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[28]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[29]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[30]~feeder_combout ;
wire \Inst_spi_slave|do_buffer_reg[31]~feeder_combout ;
wire [31:0] \Inst_spi_master|di_reg ;
wire [31:0] \Inst_spi_master|sh_reg ;
wire [5:0] \Inst_spi_master|state_reg ;
wire [31:0] \Inst_spi_master|do_buffer_reg ;
wire [31:0] \Inst_spi_slave|di_reg ;
wire [31:0] \Inst_spi_slave|do_buffer_reg ;
wire [31:0] \Inst_spi_slave|sh_reg ;
wire [5:0] \Inst_spi_slave|state_reg ;


// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \m_spi_ssel_o~output (
	.i(!\Inst_spi_master|ssel_ena_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_spi_ssel_o~output_o ),
	.obar());
// synopsys translate_off
defparam \m_spi_ssel_o~output .bus_hold = "false";
defparam \m_spi_ssel_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \m_spi_sck_o~output (
	.i(\Inst_spi_master|spi_clk_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_spi_sck_o~output_o ),
	.obar());
// synopsys translate_off
defparam \m_spi_sck_o~output .bus_hold = "false";
defparam \m_spi_sck_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \m_spi_mosi_o~output (
	.i(\Inst_spi_master|spi_mosi_o~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_spi_mosi_o~output_o ),
	.obar());
// synopsys translate_off
defparam \m_spi_mosi_o~output .bus_hold = "false";
defparam \m_spi_mosi_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \m_di_req_o~output (
	.i(!\Inst_spi_master|di_req_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_di_req_o~output_o ),
	.obar());
// synopsys translate_off
defparam \m_di_req_o~output .bus_hold = "false";
defparam \m_di_req_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \m_do_valid_o~output (
	.i(\Inst_spi_master|do_valid_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_valid_o~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_valid_o~output .bus_hold = "false";
defparam \m_do_valid_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \m_do_o[0]~output (
	.i(\Inst_spi_master|do_buffer_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[0]~output .bus_hold = "false";
defparam \m_do_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \m_do_o[1]~output (
	.i(\Inst_spi_master|do_buffer_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[1]~output .bus_hold = "false";
defparam \m_do_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \m_do_o[2]~output (
	.i(\Inst_spi_master|do_buffer_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[2]~output .bus_hold = "false";
defparam \m_do_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \m_do_o[3]~output (
	.i(\Inst_spi_master|do_buffer_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[3]~output .bus_hold = "false";
defparam \m_do_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \m_do_o[4]~output (
	.i(\Inst_spi_master|do_buffer_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[4]~output .bus_hold = "false";
defparam \m_do_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \m_do_o[5]~output (
	.i(\Inst_spi_master|do_buffer_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[5]~output .bus_hold = "false";
defparam \m_do_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \m_do_o[6]~output (
	.i(\Inst_spi_master|do_buffer_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[6]~output .bus_hold = "false";
defparam \m_do_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \m_do_o[7]~output (
	.i(\Inst_spi_master|do_buffer_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[7]~output .bus_hold = "false";
defparam \m_do_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \m_do_o[8]~output (
	.i(\Inst_spi_master|do_buffer_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[8]~output .bus_hold = "false";
defparam \m_do_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \m_do_o[9]~output (
	.i(\Inst_spi_master|do_buffer_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[9]~output .bus_hold = "false";
defparam \m_do_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \m_do_o[10]~output (
	.i(\Inst_spi_master|do_buffer_reg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[10]~output .bus_hold = "false";
defparam \m_do_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \m_do_o[11]~output (
	.i(\Inst_spi_master|do_buffer_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[11]~output .bus_hold = "false";
defparam \m_do_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \m_do_o[12]~output (
	.i(\Inst_spi_master|do_buffer_reg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[12]~output .bus_hold = "false";
defparam \m_do_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \m_do_o[13]~output (
	.i(\Inst_spi_master|do_buffer_reg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[13]~output .bus_hold = "false";
defparam \m_do_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \m_do_o[14]~output (
	.i(\Inst_spi_master|do_buffer_reg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[14]~output .bus_hold = "false";
defparam \m_do_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \m_do_o[15]~output (
	.i(\Inst_spi_master|do_buffer_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[15]~output .bus_hold = "false";
defparam \m_do_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \m_do_o[16]~output (
	.i(\Inst_spi_master|do_buffer_reg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[16]~output .bus_hold = "false";
defparam \m_do_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \m_do_o[17]~output (
	.i(\Inst_spi_master|do_buffer_reg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[17]~output .bus_hold = "false";
defparam \m_do_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \m_do_o[18]~output (
	.i(\Inst_spi_master|do_buffer_reg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[18]~output .bus_hold = "false";
defparam \m_do_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \m_do_o[19]~output (
	.i(\Inst_spi_master|do_buffer_reg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[19]~output .bus_hold = "false";
defparam \m_do_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \m_do_o[20]~output (
	.i(\Inst_spi_master|do_buffer_reg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[20]~output .bus_hold = "false";
defparam \m_do_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \m_do_o[21]~output (
	.i(\Inst_spi_master|do_buffer_reg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[21]~output .bus_hold = "false";
defparam \m_do_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \m_do_o[22]~output (
	.i(\Inst_spi_master|do_buffer_reg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[22]~output .bus_hold = "false";
defparam \m_do_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \m_do_o[23]~output (
	.i(\Inst_spi_master|do_buffer_reg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[23]~output .bus_hold = "false";
defparam \m_do_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \m_do_o[24]~output (
	.i(\Inst_spi_master|do_buffer_reg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[24]~output .bus_hold = "false";
defparam \m_do_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \m_do_o[25]~output (
	.i(\Inst_spi_master|do_buffer_reg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[25]~output .bus_hold = "false";
defparam \m_do_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \m_do_o[26]~output (
	.i(\Inst_spi_master|do_buffer_reg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[26]~output .bus_hold = "false";
defparam \m_do_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \m_do_o[27]~output (
	.i(\Inst_spi_master|do_buffer_reg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[27]~output .bus_hold = "false";
defparam \m_do_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \m_do_o[28]~output (
	.i(\Inst_spi_master|do_buffer_reg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[28]~output .bus_hold = "false";
defparam \m_do_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \m_do_o[29]~output (
	.i(\Inst_spi_master|do_buffer_reg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[29]~output .bus_hold = "false";
defparam \m_do_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \m_do_o[30]~output (
	.i(\Inst_spi_master|do_buffer_reg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[30]~output .bus_hold = "false";
defparam \m_do_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \m_do_o[31]~output (
	.i(\Inst_spi_master|do_buffer_reg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_do_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_do_o[31]~output .bus_hold = "false";
defparam \m_do_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \s_spi_miso_o~output (
	.i(\Inst_spi_slave|spi_miso_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_spi_miso_o~output_o ),
	.obar());
// synopsys translate_off
defparam \s_spi_miso_o~output .bus_hold = "false";
defparam \s_spi_miso_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \s_di_req_o~output (
	.i(\Inst_spi_slave|di_req_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_di_req_o~output_o ),
	.obar());
// synopsys translate_off
defparam \s_di_req_o~output .bus_hold = "false";
defparam \s_di_req_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \s_do_valid_o~output (
	.i(\Inst_spi_slave|do_valid_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_valid_o~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_valid_o~output .bus_hold = "false";
defparam \s_do_valid_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \s_do_o[0]~output (
	.i(\Inst_spi_slave|do_buffer_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[0]~output .bus_hold = "false";
defparam \s_do_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \s_do_o[1]~output (
	.i(\Inst_spi_slave|do_buffer_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[1]~output .bus_hold = "false";
defparam \s_do_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \s_do_o[2]~output (
	.i(\Inst_spi_slave|do_buffer_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[2]~output .bus_hold = "false";
defparam \s_do_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \s_do_o[3]~output (
	.i(\Inst_spi_slave|do_buffer_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[3]~output .bus_hold = "false";
defparam \s_do_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \s_do_o[4]~output (
	.i(\Inst_spi_slave|do_buffer_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[4]~output .bus_hold = "false";
defparam \s_do_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \s_do_o[5]~output (
	.i(\Inst_spi_slave|do_buffer_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[5]~output .bus_hold = "false";
defparam \s_do_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \s_do_o[6]~output (
	.i(\Inst_spi_slave|do_buffer_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[6]~output .bus_hold = "false";
defparam \s_do_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \s_do_o[7]~output (
	.i(\Inst_spi_slave|do_buffer_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[7]~output .bus_hold = "false";
defparam \s_do_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \s_do_o[8]~output (
	.i(\Inst_spi_slave|do_buffer_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[8]~output .bus_hold = "false";
defparam \s_do_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \s_do_o[9]~output (
	.i(\Inst_spi_slave|do_buffer_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[9]~output .bus_hold = "false";
defparam \s_do_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \s_do_o[10]~output (
	.i(\Inst_spi_slave|do_buffer_reg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[10]~output .bus_hold = "false";
defparam \s_do_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \s_do_o[11]~output (
	.i(\Inst_spi_slave|do_buffer_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[11]~output .bus_hold = "false";
defparam \s_do_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \s_do_o[12]~output (
	.i(\Inst_spi_slave|do_buffer_reg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[12]~output .bus_hold = "false";
defparam \s_do_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \s_do_o[13]~output (
	.i(\Inst_spi_slave|do_buffer_reg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[13]~output .bus_hold = "false";
defparam \s_do_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \s_do_o[14]~output (
	.i(\Inst_spi_slave|do_buffer_reg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[14]~output .bus_hold = "false";
defparam \s_do_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \s_do_o[15]~output (
	.i(\Inst_spi_slave|do_buffer_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[15]~output .bus_hold = "false";
defparam \s_do_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \s_do_o[16]~output (
	.i(\Inst_spi_slave|do_buffer_reg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[16]~output .bus_hold = "false";
defparam \s_do_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \s_do_o[17]~output (
	.i(\Inst_spi_slave|do_buffer_reg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[17]~output .bus_hold = "false";
defparam \s_do_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \s_do_o[18]~output (
	.i(\Inst_spi_slave|do_buffer_reg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[18]~output .bus_hold = "false";
defparam \s_do_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \s_do_o[19]~output (
	.i(\Inst_spi_slave|do_buffer_reg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[19]~output .bus_hold = "false";
defparam \s_do_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \s_do_o[20]~output (
	.i(\Inst_spi_slave|do_buffer_reg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[20]~output .bus_hold = "false";
defparam \s_do_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \s_do_o[21]~output (
	.i(\Inst_spi_slave|do_buffer_reg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[21]~output .bus_hold = "false";
defparam \s_do_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \s_do_o[22]~output (
	.i(\Inst_spi_slave|do_buffer_reg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[22]~output .bus_hold = "false";
defparam \s_do_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \s_do_o[23]~output (
	.i(\Inst_spi_slave|do_buffer_reg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[23]~output .bus_hold = "false";
defparam \s_do_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \s_do_o[24]~output (
	.i(\Inst_spi_slave|do_buffer_reg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[24]~output .bus_hold = "false";
defparam \s_do_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \s_do_o[25]~output (
	.i(\Inst_spi_slave|do_buffer_reg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[25]~output .bus_hold = "false";
defparam \s_do_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \s_do_o[26]~output (
	.i(\Inst_spi_slave|do_buffer_reg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[26]~output .bus_hold = "false";
defparam \s_do_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \s_do_o[27]~output (
	.i(\Inst_spi_slave|do_buffer_reg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[27]~output .bus_hold = "false";
defparam \s_do_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \s_do_o[28]~output (
	.i(\Inst_spi_slave|do_buffer_reg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[28]~output .bus_hold = "false";
defparam \s_do_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \s_do_o[29]~output (
	.i(\Inst_spi_slave|do_buffer_reg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[29]~output .bus_hold = "false";
defparam \s_do_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \s_do_o[30]~output (
	.i(\Inst_spi_slave|do_buffer_reg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[30]~output .bus_hold = "false";
defparam \s_do_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \s_do_o[31]~output (
	.i(\Inst_spi_slave|do_buffer_reg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_do_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_do_o[31]~output .bus_hold = "false";
defparam \s_do_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \m_clk_i~input (
	.i(m_clk_i),
	.ibar(gnd),
	.o(\m_clk_i~input_o ));
// synopsys translate_off
defparam \m_clk_i~input .bus_hold = "false";
defparam \m_clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \m_clk_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\m_clk_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\m_clk_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \m_clk_i~inputclkctrl .clock_type = "global clock";
defparam \m_clk_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|clk_cnt~1 (
// Equation(s):
// \Inst_spi_master|clk_cnt~1_combout  = (!\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q  & ((\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ) # (!\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q )))

	.dataa(gnd),
	.datab(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.datac(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.datad(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|clk_cnt~1 .lut_mask = 16'h0C0F;
defparam \Inst_spi_master|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N25
dffeas \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0] .is_wysiwyg = "true";
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0 (
// Equation(s):
// \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout  = \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q  $ (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.datad(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0 .lut_mask = 16'h0FF0;
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N19
dffeas \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1] .is_wysiwyg = "true";
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|clk_cnt~0 (
// Equation(s):
// \Inst_spi_master|clk_cnt~0_combout  = (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q  & (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q  $ (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ))) # (!\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q  & 
// (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q  & \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ))

	.dataa(gnd),
	.datab(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.datac(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.datad(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|clk_cnt~0 .lut_mask = 16'h3CC0;
defparam \Inst_spi_master|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N7
dffeas \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2] .is_wysiwyg = "true";
defparam \Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|Equal0~0 (
// Equation(s):
// \Inst_spi_master|Equal0~0_combout  = ((\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ) # (\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q )) # (!\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q )

	.dataa(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.datab(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.datac(gnd),
	.datad(\Inst_spi_master|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal0~0 .lut_mask = 16'hFFDD;
defparam \Inst_spi_master|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N11
dffeas \Inst_spi_master|spi_2x_ce (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|spi_2x_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|spi_2x_ce .is_wysiwyg = "true";
defparam \Inst_spi_master|spi_2x_ce .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N22
cycloneive_lcell_comb \Inst_spi_master|core_n_clk~0 (
// Equation(s):
// \Inst_spi_master|core_n_clk~0_combout  = \Inst_spi_master|core_n_clk~q  $ (!\Inst_spi_master|spi_2x_ce~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|core_n_clk~q ),
	.datad(\Inst_spi_master|spi_2x_ce~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|core_n_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_n_clk~0 .lut_mask = 16'hF00F;
defparam \Inst_spi_master|core_n_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N23
dffeas \Inst_spi_master|core_n_clk (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|core_n_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|core_n_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|core_n_clk .is_wysiwyg = "true";
defparam \Inst_spi_master|core_n_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|core_ce~0 (
// Equation(s):
// \Inst_spi_master|core_ce~0_combout  = (!\Inst_spi_master|core_n_clk~q  & !\Inst_spi_master|spi_2x_ce~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|core_n_clk~q ),
	.datad(\Inst_spi_master|spi_2x_ce~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|core_ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_ce~0 .lut_mask = 16'h000F;
defparam \Inst_spi_master|core_ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N27
dffeas \Inst_spi_master|core_ce (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|core_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|core_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|core_ce .is_wysiwyg = "true";
defparam \Inst_spi_master|core_ce .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \m_rst_i~input (
	.i(m_rst_i),
	.ibar(gnd),
	.o(\m_rst_i~input_o ));
// synopsys translate_off
defparam \m_rst_i~input .bus_hold = "false";
defparam \m_rst_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N12
cycloneive_lcell_comb \Inst_spi_master|state_reg~12 (
// Equation(s):
// \Inst_spi_master|state_reg~12_combout  = (!\Inst_spi_master|core_ce~q  & (\Inst_spi_master|state_reg [0] & !\m_rst_i~input_o ))

	.dataa(gnd),
	.datab(\Inst_spi_master|core_ce~q ),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~12 .lut_mask = 16'h0030;
defparam \Inst_spi_master|state_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N20
cycloneive_lcell_comb \Inst_spi_master|state_reg~9 (
// Equation(s):
// \Inst_spi_master|state_reg~9_combout  = (\Inst_spi_master|core_ce~q  & !\m_rst_i~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|core_ce~q ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~9 .lut_mask = 16'h00F0;
defparam \Inst_spi_master|state_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N0
cycloneive_lcell_comb \Inst_spi_master|state_reg~2 (
// Equation(s):
// \Inst_spi_master|state_reg~2_combout  = (\Inst_spi_master|state_reg~0_combout ) # ((\Inst_spi_master|state_reg~1_combout  & (\Inst_spi_master|state_reg [0] $ (!\Inst_spi_master|state_reg [1]))))

	.dataa(\Inst_spi_master|state_reg~1_combout ),
	.datab(\Inst_spi_master|state_reg [0]),
	.datac(\Inst_spi_master|state_reg [1]),
	.datad(\Inst_spi_master|state_reg~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~2 .lut_mask = 16'hFF82;
defparam \Inst_spi_master|state_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|state_reg~3 (
// Equation(s):
// \Inst_spi_master|state_reg~3_combout  = (\m_rst_i~input_o ) # (\Inst_spi_master|core_ce~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m_rst_i~input_o ),
	.datad(\Inst_spi_master|core_ce~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~3 .lut_mask = 16'hFFF0;
defparam \Inst_spi_master|state_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N1
dffeas \Inst_spi_master|state_reg[1] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|state_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N22
cycloneive_lcell_comb \Inst_spi_master|LessThan0~0 (
// Equation(s):
// \Inst_spi_master|LessThan0~0_combout  = (\Inst_spi_master|state_reg [2] & ((\Inst_spi_master|state_reg [0]) # (\Inst_spi_master|state_reg [1])))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|LessThan0~0 .lut_mask = 16'hCCC0;
defparam \Inst_spi_master|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N28
cycloneive_lcell_comb \Inst_spi_master|Equal1~1 (
// Equation(s):
// \Inst_spi_master|Equal1~1_combout  = (!\Inst_spi_master|state_reg [3] & !\Inst_spi_master|state_reg [4])

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [3]),
	.datac(\Inst_spi_master|state_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal1~1 .lut_mask = 16'h0303;
defparam \Inst_spi_master|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N20
cycloneive_lcell_comb \Inst_spi_master|state_reg~4 (
// Equation(s):
// \Inst_spi_master|state_reg~4_combout  = (\Inst_spi_master|state_reg [5]) # ((\Inst_spi_master|core_combi_proc~4_combout  & (\Inst_spi_master|Equal1~1_combout  & !\Inst_spi_master|LessThan0~0_combout )))

	.dataa(\Inst_spi_master|core_combi_proc~4_combout ),
	.datab(\Inst_spi_master|Equal1~1_combout ),
	.datac(\Inst_spi_master|LessThan0~0_combout ),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~4 .lut_mask = 16'hFF08;
defparam \Inst_spi_master|state_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N24
cycloneive_lcell_comb \Inst_spi_master|Add1~1 (
// Equation(s):
// \Inst_spi_master|Add1~1_combout  = \Inst_spi_master|state_reg [3] $ (((\Inst_spi_master|state_reg [2]) # ((\Inst_spi_master|state_reg [0]) # (\Inst_spi_master|state_reg [1]))))

	.dataa(\Inst_spi_master|state_reg [3]),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Add1~1 .lut_mask = 16'h5556;
defparam \Inst_spi_master|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N4
cycloneive_lcell_comb \Inst_spi_master|state_reg~6 (
// Equation(s):
// \Inst_spi_master|state_reg~6_combout  = (\Inst_spi_master|state_reg~0_combout ) # ((!\Inst_spi_master|state_reg~4_combout  & (!\Inst_spi_master|Add1~1_combout  & !\m_rst_i~input_o )))

	.dataa(\Inst_spi_master|state_reg~0_combout ),
	.datab(\Inst_spi_master|state_reg~4_combout ),
	.datac(\Inst_spi_master|Add1~1_combout ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~6 .lut_mask = 16'hAAAB;
defparam \Inst_spi_master|state_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N5
dffeas \Inst_spi_master|state_reg[3] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|state_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N6
cycloneive_lcell_comb \Inst_spi_master|core_combi_proc~6 (
// Equation(s):
// \Inst_spi_master|core_combi_proc~6_combout  = (!\Inst_spi_master|LessThan0~0_combout  & (!\Inst_spi_master|state_reg [4] & !\Inst_spi_master|state_reg [3]))

	.dataa(\Inst_spi_master|LessThan0~0_combout ),
	.datab(\Inst_spi_master|state_reg [4]),
	.datac(\Inst_spi_master|state_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|core_combi_proc~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_combi_proc~6 .lut_mask = 16'h0101;
defparam \Inst_spi_master|core_combi_proc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N10
cycloneive_lcell_comb \Inst_spi_master|state_reg~1 (
// Equation(s):
// \Inst_spi_master|state_reg~1_combout  = (!\Inst_spi_master|state_reg [5] & (!\m_rst_i~input_o  & ((!\Inst_spi_master|core_combi_proc~4_combout ) # (!\Inst_spi_master|core_combi_proc~6_combout ))))

	.dataa(\Inst_spi_master|core_combi_proc~6_combout ),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|core_combi_proc~4_combout ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~1 .lut_mask = 16'h0013;
defparam \Inst_spi_master|state_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N18
cycloneive_lcell_comb \Inst_spi_master|Add1~2 (
// Equation(s):
// \Inst_spi_master|Add1~2_combout  = (\Inst_spi_master|state_reg [3]) # ((\Inst_spi_master|state_reg [2]) # ((\Inst_spi_master|state_reg [0]) # (\Inst_spi_master|state_reg [1])))

	.dataa(\Inst_spi_master|state_reg [3]),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Add1~2 .lut_mask = 16'hFFFE;
defparam \Inst_spi_master|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N14
cycloneive_lcell_comb \Inst_spi_master|state_reg~7 (
// Equation(s):
// \Inst_spi_master|state_reg~7_combout  = (\Inst_spi_master|state_reg~0_combout ) # ((\Inst_spi_master|state_reg~1_combout  & (\Inst_spi_master|Add1~2_combout  $ (!\Inst_spi_master|state_reg [4]))))

	.dataa(\Inst_spi_master|state_reg~1_combout ),
	.datab(\Inst_spi_master|Add1~2_combout ),
	.datac(\Inst_spi_master|state_reg [4]),
	.datad(\Inst_spi_master|state_reg~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~7 .lut_mask = 16'hFF82;
defparam \Inst_spi_master|state_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N15
dffeas \Inst_spi_master|state_reg[4] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|state_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N16
cycloneive_lcell_comb \Inst_spi_master|Equal1~0 (
// Equation(s):
// \Inst_spi_master|Equal1~0_combout  = (!\Inst_spi_master|state_reg [4] & (!\Inst_spi_master|state_reg [2] & (!\Inst_spi_master|state_reg [3] & !\Inst_spi_master|state_reg [1])))

	.dataa(\Inst_spi_master|state_reg [4]),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(\Inst_spi_master|state_reg [3]),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal1~0 .lut_mask = 16'h0001;
defparam \Inst_spi_master|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N30
cycloneive_lcell_comb \Inst_spi_master|Equal1~2 (
// Equation(s):
// \Inst_spi_master|Equal1~2_combout  = (\Inst_spi_master|state_reg [5] & (\Inst_spi_master|Equal1~0_combout  & \Inst_spi_master|state_reg [0]))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|state_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal1~2 .lut_mask = 16'hC000;
defparam \Inst_spi_master|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N26
cycloneive_lcell_comb \Inst_spi_master|state_reg~8 (
// Equation(s):
// \Inst_spi_master|state_reg~8_combout  = (\Inst_spi_master|state_reg [5] & (!\Inst_spi_master|core_ce~q  & !\m_rst_i~input_o ))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|core_ce~q ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~8 .lut_mask = 16'h000C;
defparam \Inst_spi_master|state_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N9
dffeas \Inst_spi_master|wr_ack_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|core_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|wr_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|wr_ack_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|wr_ack_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N24
cycloneive_lcell_comb \Inst_spi_master|wren~0 (
// Equation(s):
// \Inst_spi_master|wren~0_combout  = (\Inst_spi_master|wren~q  & !\Inst_spi_master|wr_ack_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|wren~q ),
	.datad(\Inst_spi_master|wr_ack_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|wren~0 .lut_mask = 16'h00F0;
defparam \Inst_spi_master|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \m_wren_i~input (
	.i(m_wren_i),
	.ibar(gnd),
	.o(\m_wren_i~input_o ));
// synopsys translate_off
defparam \m_wren_i~input .bus_hold = "false";
defparam \m_wren_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y71_N25
dffeas \Inst_spi_master|wren (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\m_wren_i~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|wren .is_wysiwyg = "true";
defparam \Inst_spi_master|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N8
cycloneive_lcell_comb \Inst_spi_master|Selector2~1 (
// Equation(s):
// \Inst_spi_master|Selector2~1_combout  = (!\Inst_spi_master|state_reg [5] & (\Inst_spi_master|Equal1~0_combout  & \Inst_spi_master|wren~q ))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|wren~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector2~1 .lut_mask = 16'h3000;
defparam \Inst_spi_master|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N24
cycloneive_lcell_comb \Inst_spi_master|state_reg~10 (
// Equation(s):
// \Inst_spi_master|state_reg~10_combout  = (\Inst_spi_master|state_reg~8_combout ) # ((\Inst_spi_master|state_reg~9_combout  & ((\Inst_spi_master|Equal1~2_combout ) # (\Inst_spi_master|Selector2~1_combout ))))

	.dataa(\Inst_spi_master|Equal1~2_combout ),
	.datab(\Inst_spi_master|state_reg~9_combout ),
	.datac(\Inst_spi_master|state_reg~8_combout ),
	.datad(\Inst_spi_master|Selector2~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~10 .lut_mask = 16'hFCF8;
defparam \Inst_spi_master|state_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N25
dffeas \Inst_spi_master|state_reg[5] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N12
cycloneive_lcell_comb \Inst_spi_master|spi_mosi_o~0 (
// Equation(s):
// \Inst_spi_master|spi_mosi_o~0_combout  = (!\Inst_spi_master|state_reg [0] & (!\Inst_spi_master|state_reg [5] & (\Inst_spi_master|Equal1~0_combout  & \Inst_spi_master|wren~q )))

	.dataa(\Inst_spi_master|state_reg [0]),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|wren~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|spi_mosi_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|spi_mosi_o~0 .lut_mask = 16'h1000;
defparam \Inst_spi_master|spi_mosi_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N0
cycloneive_lcell_comb \Inst_spi_master|state_reg~11 (
// Equation(s):
// \Inst_spi_master|state_reg~11_combout  = (\Inst_spi_master|state_reg~9_combout  & ((\Inst_spi_master|spi_mosi_o~0_combout ) # ((!\Inst_spi_master|state_reg [0] & !\Inst_spi_master|state_reg~4_combout ))))

	.dataa(\Inst_spi_master|state_reg [0]),
	.datab(\Inst_spi_master|state_reg~9_combout ),
	.datac(\Inst_spi_master|spi_mosi_o~0_combout ),
	.datad(\Inst_spi_master|state_reg~4_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~11 .lut_mask = 16'hC0C4;
defparam \Inst_spi_master|state_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N16
cycloneive_lcell_comb \Inst_spi_master|Equal2~0 (
// Equation(s):
// \Inst_spi_master|Equal2~0_combout  = (\Inst_spi_master|state_reg [5] & (\Inst_spi_master|Equal1~0_combout  & !\Inst_spi_master|state_reg [0]))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|state_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal2~0 .lut_mask = 16'h00C0;
defparam \Inst_spi_master|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N10
cycloneive_lcell_comb \Inst_spi_master|state_reg~13 (
// Equation(s):
// \Inst_spi_master|state_reg~13_combout  = (\Inst_spi_master|state_reg~12_combout ) # ((\Inst_spi_master|state_reg~11_combout ) # ((\Inst_spi_master|state_reg~9_combout  & \Inst_spi_master|Equal2~0_combout )))

	.dataa(\Inst_spi_master|state_reg~12_combout ),
	.datab(\Inst_spi_master|state_reg~9_combout ),
	.datac(\Inst_spi_master|state_reg~11_combout ),
	.datad(\Inst_spi_master|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~13 .lut_mask = 16'hFEFA;
defparam \Inst_spi_master|state_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N11
dffeas \Inst_spi_master|state_reg[0] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N6
cycloneive_lcell_comb \Inst_spi_master|state_reg~0 (
// Equation(s):
// \Inst_spi_master|state_reg~0_combout  = (!\Inst_spi_master|state_reg [0] & (\Inst_spi_master|state_reg [5] & (\Inst_spi_master|Equal1~0_combout  & !\m_rst_i~input_o )))

	.dataa(\Inst_spi_master|state_reg [0]),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~0 .lut_mask = 16'h0040;
defparam \Inst_spi_master|state_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N30
cycloneive_lcell_comb \Inst_spi_master|Add1~0 (
// Equation(s):
// \Inst_spi_master|Add1~0_combout  = \Inst_spi_master|state_reg [2] $ (((\Inst_spi_master|state_reg [0]) # (\Inst_spi_master|state_reg [1])))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Add1~0 .lut_mask = 16'h333C;
defparam \Inst_spi_master|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N2
cycloneive_lcell_comb \Inst_spi_master|state_reg~5 (
// Equation(s):
// \Inst_spi_master|state_reg~5_combout  = (\Inst_spi_master|state_reg~0_combout ) # ((!\Inst_spi_master|state_reg~4_combout  & (!\Inst_spi_master|Add1~0_combout  & !\m_rst_i~input_o )))

	.dataa(\Inst_spi_master|state_reg~0_combout ),
	.datab(\Inst_spi_master|state_reg~4_combout ),
	.datac(\Inst_spi_master|Add1~0_combout ),
	.datad(\m_rst_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|state_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|state_reg~5 .lut_mask = 16'hAAAB;
defparam \Inst_spi_master|state_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N3
dffeas \Inst_spi_master|state_reg[2] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|state_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|state_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|state_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_master|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N26
cycloneive_lcell_comb \Inst_spi_master|core_combi_proc~4 (
// Equation(s):
// \Inst_spi_master|core_combi_proc~4_combout  = (!\Inst_spi_master|state_reg [2] & !\Inst_spi_master|state_reg [1])

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [2]),
	.datac(gnd),
	.datad(\Inst_spi_master|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|core_combi_proc~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_combi_proc~4 .lut_mask = 16'h0033;
defparam \Inst_spi_master|core_combi_proc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N8
cycloneive_lcell_comb \Inst_spi_master|Equal3~0 (
// Equation(s):
// \Inst_spi_master|Equal3~0_combout  = (\Inst_spi_master|core_combi_proc~4_combout  & (\Inst_spi_master|Equal1~1_combout  & (\Inst_spi_master|state_reg [0] & !\Inst_spi_master|state_reg [5])))

	.dataa(\Inst_spi_master|core_combi_proc~4_combout ),
	.datab(\Inst_spi_master|Equal1~1_combout ),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Equal3~0 .lut_mask = 16'h0080;
defparam \Inst_spi_master|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N2
cycloneive_lcell_comb \Inst_spi_master|Selector0~1 (
// Equation(s):
// \Inst_spi_master|Selector0~1_combout  = (!\Inst_spi_master|Equal2~0_combout  & ((\Inst_spi_master|state_reg [5]) # ((\Inst_spi_master|core_combi_proc~4_combout  & \Inst_spi_master|core_combi_proc~6_combout ))))

	.dataa(\Inst_spi_master|core_combi_proc~4_combout ),
	.datab(\Inst_spi_master|Equal2~0_combout ),
	.datac(\Inst_spi_master|core_combi_proc~6_combout ),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector0~1 .lut_mask = 16'h3320;
defparam \Inst_spi_master|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N22
cycloneive_lcell_comb \Inst_spi_master|Selector0~0 (
// Equation(s):
// \Inst_spi_master|Selector0~0_combout  = (\Inst_spi_master|state_reg [0]) # ((\Inst_spi_master|state_reg [5]) # ((\Inst_spi_master|wren~q ) # (!\Inst_spi_master|Equal1~0_combout )))

	.dataa(\Inst_spi_master|state_reg [0]),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|wren~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector0~0 .lut_mask = 16'hFFEF;
defparam \Inst_spi_master|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N18
cycloneive_lcell_comb \Inst_spi_master|Selector0~2 (
// Equation(s):
// \Inst_spi_master|Selector0~2_combout  = (\Inst_spi_master|Selector0~0_combout  & ((\Inst_spi_master|ssel_ena_reg~q ) # ((!\Inst_spi_master|Equal3~0_combout  & \Inst_spi_master|Selector0~1_combout ))))

	.dataa(\Inst_spi_master|Equal3~0_combout ),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|ssel_ena_reg~q ),
	.datad(\Inst_spi_master|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector0~2 .lut_mask = 16'hF400;
defparam \Inst_spi_master|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N19
dffeas \Inst_spi_master|ssel_ena_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|core_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|ssel_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|ssel_ena_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|ssel_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N18
cycloneive_lcell_comb \Inst_spi_master|Selector1~0 (
// Equation(s):
// \Inst_spi_master|Selector1~0_combout  = (\Inst_spi_master|state_reg [0] & (\Inst_spi_master|Equal1~0_combout  & ((\Inst_spi_master|state_reg [5]) # (\Inst_spi_master|wren~q ))))

	.dataa(\Inst_spi_master|state_reg [0]),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|wren~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector1~0 .lut_mask = 16'hA080;
defparam \Inst_spi_master|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N20
cycloneive_lcell_comb \Inst_spi_master|Selector1~1 (
// Equation(s):
// \Inst_spi_master|Selector1~1_combout  = (\Inst_spi_master|Selector1~0_combout ) # ((!\Inst_spi_master|Selector0~1_combout  & \Inst_spi_master|sck_ena_reg~q ))

	.dataa(\Inst_spi_master|Selector0~1_combout ),
	.datab(\Inst_spi_master|Selector1~0_combout ),
	.datac(\Inst_spi_master|sck_ena_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector1~1 .lut_mask = 16'hDCDC;
defparam \Inst_spi_master|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N28
cycloneive_lcell_comb \Inst_spi_master|core_n_ce~0 (
// Equation(s):
// \Inst_spi_master|core_n_ce~0_combout  = (\Inst_spi_master|spi_2x_ce~q ) # (!\Inst_spi_master|core_n_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|core_n_clk~q ),
	.datad(\Inst_spi_master|spi_2x_ce~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|core_n_ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_n_ce~0 .lut_mask = 16'hFF0F;
defparam \Inst_spi_master|core_n_ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N29
dffeas \Inst_spi_master|core_n_ce (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|core_n_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|core_n_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|core_n_ce .is_wysiwyg = "true";
defparam \Inst_spi_master|core_n_ce .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y72_N21
dffeas \Inst_spi_master|sck_ena_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Inst_spi_master|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sck_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sck_ena_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|sck_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|spi_clk_reg~0 (
// Equation(s):
// \Inst_spi_master|spi_clk_reg~0_combout  = (\Inst_spi_master|core_n_clk~q  & \Inst_spi_master|sck_ena_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|core_n_clk~q ),
	.datad(\Inst_spi_master|sck_ena_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|spi_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|spi_clk_reg~0 .lut_mask = 16'hF000;
defparam \Inst_spi_master|spi_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N17
dffeas \Inst_spi_master|spi_clk_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|spi_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|spi_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|spi_clk_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|spi_clk_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \m_di_i[31]~input (
	.i(m_di_i[31]),
	.ibar(gnd),
	.o(\m_di_i[31]~input_o ));
// synopsys translate_off
defparam \m_di_i[31]~input .bus_hold = "false";
defparam \m_di_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y72_N25
dffeas \Inst_spi_master|di_reg[31] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \m_di_i[29]~input (
	.i(m_di_i[29]),
	.ibar(gnd),
	.o(\m_di_i[29]~input_o ));
// synopsys translate_off
defparam \m_di_i[29]~input .bus_hold = "false";
defparam \m_di_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N30
cycloneive_lcell_comb \Inst_spi_master|di_reg[29]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[29]~feeder_combout  = \m_di_i[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[29]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N31
dffeas \Inst_spi_master|di_reg[29] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \m_di_i[28]~input (
	.i(m_di_i[28]),
	.ibar(gnd),
	.o(\m_di_i[28]~input_o ));
// synopsys translate_off
defparam \m_di_i[28]~input .bus_hold = "false";
defparam \m_di_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y72_N5
dffeas \Inst_spi_master|di_reg[28] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \m_di_i[26]~input (
	.i(m_di_i[26]),
	.ibar(gnd),
	.o(\m_di_i[26]~input_o ));
// synopsys translate_off
defparam \m_di_i[26]~input .bus_hold = "false";
defparam \m_di_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y72_N9
dffeas \Inst_spi_master|di_reg[26] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \m_di_i[25]~input (
	.i(m_di_i[25]),
	.ibar(gnd),
	.o(\m_di_i[25]~input_o ));
// synopsys translate_off
defparam \m_di_i[25]~input .bus_hold = "false";
defparam \m_di_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N22
cycloneive_lcell_comb \Inst_spi_master|di_reg[25]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[25]~feeder_combout  = \m_di_i[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[25]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N23
dffeas \Inst_spi_master|di_reg[25] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \m_di_i[24]~input (
	.i(m_di_i[24]),
	.ibar(gnd),
	.o(\m_di_i[24]~input_o ));
// synopsys translate_off
defparam \m_di_i[24]~input .bus_hold = "false";
defparam \m_di_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y72_N15
dffeas \Inst_spi_master|di_reg[24] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \m_di_i[23]~input (
	.i(m_di_i[23]),
	.ibar(gnd),
	.o(\m_di_i[23]~input_o ));
// synopsys translate_off
defparam \m_di_i[23]~input .bus_hold = "false";
defparam \m_di_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|di_reg[23]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[23]~feeder_combout  = \m_di_i[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[23]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N13
dffeas \Inst_spi_master|di_reg[23] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N1
cycloneive_io_ibuf \m_di_i[22]~input (
	.i(m_di_i[22]),
	.ibar(gnd),
	.o(\m_di_i[22]~input_o ));
// synopsys translate_off
defparam \m_di_i[22]~input .bus_hold = "false";
defparam \m_di_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|di_reg[22]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[22]~feeder_combout  = \m_di_i[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[22]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N19
dffeas \Inst_spi_master|di_reg[22] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \m_di_i[21]~input (
	.i(m_di_i[21]),
	.ibar(gnd),
	.o(\m_di_i[21]~input_o ));
// synopsys translate_off
defparam \m_di_i[21]~input .bus_hold = "false";
defparam \m_di_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|di_reg[21]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[21]~feeder_combout  = \m_di_i[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[21]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N25
dffeas \Inst_spi_master|di_reg[21] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \m_di_i[20]~input (
	.i(m_di_i[20]),
	.ibar(gnd),
	.o(\m_di_i[20]~input_o ));
// synopsys translate_off
defparam \m_di_i[20]~input .bus_hold = "false";
defparam \m_di_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N22
cycloneive_lcell_comb \Inst_spi_master|di_reg[20]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[20]~feeder_combout  = \m_di_i[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[20]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N23
dffeas \Inst_spi_master|di_reg[20] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \m_di_i[19]~input (
	.i(m_di_i[19]),
	.ibar(gnd),
	.o(\m_di_i[19]~input_o ));
// synopsys translate_off
defparam \m_di_i[19]~input .bus_hold = "false";
defparam \m_di_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N28
cycloneive_lcell_comb \Inst_spi_master|di_reg[19]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[19]~feeder_combout  = \m_di_i[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[19]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N29
dffeas \Inst_spi_master|di_reg[19] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \m_di_i[18]~input (
	.i(m_di_i[18]),
	.ibar(gnd),
	.o(\m_di_i[18]~input_o ));
// synopsys translate_off
defparam \m_di_i[18]~input .bus_hold = "false";
defparam \m_di_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N2
cycloneive_lcell_comb \Inst_spi_master|di_reg[18]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[18]~feeder_combout  = \m_di_i[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[18]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N3
dffeas \Inst_spi_master|di_reg[18] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \m_di_i[14]~input (
	.i(m_di_i[14]),
	.ibar(gnd),
	.o(\m_di_i[14]~input_o ));
// synopsys translate_off
defparam \m_di_i[14]~input .bus_hold = "false";
defparam \m_di_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N29
dffeas \Inst_spi_master|di_reg[14] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \m_di_i[13]~input (
	.i(m_di_i[13]),
	.ibar(gnd),
	.o(\m_di_i[13]~input_o ));
// synopsys translate_off
defparam \m_di_i[13]~input .bus_hold = "false";
defparam \m_di_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|di_reg[13]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[13]~feeder_combout  = \m_di_i[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[13]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N11
dffeas \Inst_spi_master|di_reg[13] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N15
cycloneive_io_ibuf \m_di_i[9]~input (
	.i(m_di_i[9]),
	.ibar(gnd),
	.o(\m_di_i[9]~input_o ));
// synopsys translate_off
defparam \m_di_i[9]~input .bus_hold = "false";
defparam \m_di_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N19
dffeas \Inst_spi_master|di_reg[9] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \m_di_i[7]~input (
	.i(m_di_i[7]),
	.ibar(gnd),
	.o(\m_di_i[7]~input_o ));
// synopsys translate_off
defparam \m_di_i[7]~input .bus_hold = "false";
defparam \m_di_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y72_N31
dffeas \Inst_spi_master|di_reg[7] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \m_di_i[6]~input (
	.i(m_di_i[6]),
	.ibar(gnd),
	.o(\m_di_i[6]~input_o ));
// synopsys translate_off
defparam \m_di_i[6]~input .bus_hold = "false";
defparam \m_di_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y72_N21
dffeas \Inst_spi_master|di_reg[6] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \m_di_i[5]~input (
	.i(m_di_i[5]),
	.ibar(gnd),
	.o(\m_di_i[5]~input_o ));
// synopsys translate_off
defparam \m_di_i[5]~input .bus_hold = "false";
defparam \m_di_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y72_N3
dffeas \Inst_spi_master|di_reg[5] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \m_di_i[3]~input (
	.i(m_di_i[3]),
	.ibar(gnd),
	.o(\m_di_i[3]~input_o ));
// synopsys translate_off
defparam \m_di_i[3]~input .bus_hold = "false";
defparam \m_di_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N14
cycloneive_lcell_comb \Inst_spi_master|di_reg[3]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[3]~feeder_combout  = \m_di_i[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[3]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N15
dffeas \Inst_spi_master|di_reg[3] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \m_di_i[2]~input (
	.i(m_di_i[2]),
	.ibar(gnd),
	.o(\m_di_i[2]~input_o ));
// synopsys translate_off
defparam \m_di_i[2]~input .bus_hold = "false";
defparam \m_di_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|di_reg[2]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[2]~feeder_combout  = \m_di_i[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[2]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N5
dffeas \Inst_spi_master|di_reg[2] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \m_di_i[1]~input (
	.i(m_di_i[1]),
	.ibar(gnd),
	.o(\m_di_i[1]~input_o ));
// synopsys translate_off
defparam \m_di_i[1]~input .bus_hold = "false";
defparam \m_di_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|di_reg[1]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[1]~feeder_combout  = \m_di_i[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[1]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N27
dffeas \Inst_spi_master|di_reg[1] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \m_spi_miso_i~input (
	.i(m_spi_miso_i),
	.ibar(gnd),
	.o(\m_spi_miso_i~input_o ));
// synopsys translate_off
defparam \m_spi_miso_i~input .bus_hold = "false";
defparam \m_spi_miso_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|rx_bit_reg~feeder (
// Equation(s):
// \Inst_spi_master|rx_bit_reg~feeder_combout  = \m_spi_miso_i~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_spi_miso_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|rx_bit_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|rx_bit_reg~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|rx_bit_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N1
dffeas \Inst_spi_master|rx_bit_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|rx_bit_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Inst_spi_master|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|rx_bit_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|rx_bit_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|rx_bit_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \m_di_i[0]~input (
	.i(m_di_i[0]),
	.ibar(gnd),
	.o(\m_di_i[0]~input_o ));
// synopsys translate_off
defparam \m_di_i[0]~input .bus_hold = "false";
defparam \m_di_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y72_N1
dffeas \Inst_spi_master|di_reg[0] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|Selector39~0 (
// Equation(s):
// \Inst_spi_master|Selector39~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [0]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|rx_bit_reg~q ))

	.dataa(\Inst_spi_master|rx_bit_reg~q ),
	.datab(gnd),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|di_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector39~0 .lut_mask = 16'hFA0A;
defparam \Inst_spi_master|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N28
cycloneive_lcell_comb \Inst_spi_master|Selector2~0 (
// Equation(s):
// \Inst_spi_master|Selector2~0_combout  = (\Inst_spi_master|Equal1~0_combout  & !\Inst_spi_master|state_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector2~0 .lut_mask = 16'h00F0;
defparam \Inst_spi_master|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N4
cycloneive_lcell_comb \Inst_spi_master|sh_reg[30]~0 (
// Equation(s):
// \Inst_spi_master|sh_reg[30]~0_combout  = (\Inst_spi_master|core_ce~q  & (!\Inst_spi_master|Equal1~2_combout  & ((\Inst_spi_master|wren~q ) # (!\Inst_spi_master|Selector2~0_combout ))))

	.dataa(\Inst_spi_master|core_ce~q ),
	.datab(\Inst_spi_master|Selector2~0_combout ),
	.datac(\Inst_spi_master|Equal1~2_combout ),
	.datad(\Inst_spi_master|wren~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|sh_reg[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[30]~0 .lut_mask = 16'h0A02;
defparam \Inst_spi_master|sh_reg[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N25
dffeas \Inst_spi_master|sh_reg[0] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|Selector38~0 (
// Equation(s):
// \Inst_spi_master|Selector38~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [1])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [0])))

	.dataa(\Inst_spi_master|di_reg [1]),
	.datab(gnd),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector38~0 .lut_mask = 16'hAFA0;
defparam \Inst_spi_master|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N11
dffeas \Inst_spi_master|sh_reg[1] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|Selector37~0 (
// Equation(s):
// \Inst_spi_master|Selector37~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [2])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [1])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [2]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector37~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N13
dffeas \Inst_spi_master|sh_reg[2] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N22
cycloneive_lcell_comb \Inst_spi_master|Selector36~0 (
// Equation(s):
// \Inst_spi_master|Selector36~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [3])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [2])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [3]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [2]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector36~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N23
dffeas \Inst_spi_master|sh_reg[3] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \m_di_i[4]~input (
	.i(m_di_i[4]),
	.ibar(gnd),
	.o(\m_di_i[4]~input_o ));
// synopsys translate_off
defparam \m_di_i[4]~input .bus_hold = "false";
defparam \m_di_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y72_N17
dffeas \Inst_spi_master|di_reg[4] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N8
cycloneive_lcell_comb \Inst_spi_master|Selector35~0 (
// Equation(s):
// \Inst_spi_master|Selector35~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [4]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [3]))

	.dataa(\Inst_spi_master|sh_reg [3]),
	.datab(\Inst_spi_master|di_reg [4]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector35~0 .lut_mask = 16'hCACA;
defparam \Inst_spi_master|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N9
dffeas \Inst_spi_master|sh_reg[4] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|Selector34~0 (
// Equation(s):
// \Inst_spi_master|Selector34~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [5])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [4])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [5]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [4]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector34~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N19
dffeas \Inst_spi_master|sh_reg[5] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N28
cycloneive_lcell_comb \Inst_spi_master|Selector33~0 (
// Equation(s):
// \Inst_spi_master|Selector33~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [6])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [5])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [6]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector33~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N29
dffeas \Inst_spi_master|sh_reg[6] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|Selector32~0 (
// Equation(s):
// \Inst_spi_master|Selector32~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [7])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [6])))

	.dataa(\Inst_spi_master|di_reg [7]),
	.datab(gnd),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [6]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector32~0 .lut_mask = 16'hAFA0;
defparam \Inst_spi_master|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y72_N7
dffeas \Inst_spi_master|sh_reg[7] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \m_di_i[8]~input (
	.i(m_di_i[8]),
	.ibar(gnd),
	.o(\m_di_i[8]~input_o ));
// synopsys translate_off
defparam \m_di_i[8]~input .bus_hold = "false";
defparam \m_di_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N25
dffeas \Inst_spi_master|di_reg[8] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N8
cycloneive_lcell_comb \Inst_spi_master|Selector31~0 (
// Equation(s):
// \Inst_spi_master|Selector31~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [8]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [7]))

	.dataa(\Inst_spi_master|sh_reg [7]),
	.datab(\Inst_spi_master|di_reg [8]),
	.datac(gnd),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector31~0 .lut_mask = 16'hCCAA;
defparam \Inst_spi_master|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N9
dffeas \Inst_spi_master|sh_reg[8] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N2
cycloneive_lcell_comb \Inst_spi_master|Selector30~0 (
// Equation(s):
// \Inst_spi_master|Selector30~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [9])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [8])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [9]),
	.datac(\Inst_spi_master|sh_reg [8]),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector30~0 .lut_mask = 16'hCCF0;
defparam \Inst_spi_master|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N3
dffeas \Inst_spi_master|sh_reg[9] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \m_di_i[10]~input (
	.i(m_di_i[10]),
	.ibar(gnd),
	.o(\m_di_i[10]~input_o ));
// synopsys translate_off
defparam \m_di_i[10]~input .bus_hold = "false";
defparam \m_di_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|di_reg[10]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[10]~feeder_combout  = \m_di_i[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[10]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N5
dffeas \Inst_spi_master|di_reg[10] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N20
cycloneive_lcell_comb \Inst_spi_master|Selector29~0 (
// Equation(s):
// \Inst_spi_master|Selector29~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [10]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [9]))

	.dataa(gnd),
	.datab(\Inst_spi_master|sh_reg [9]),
	.datac(\Inst_spi_master|di_reg [10]),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector29~0 .lut_mask = 16'hF0CC;
defparam \Inst_spi_master|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N21
dffeas \Inst_spi_master|sh_reg[10] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \m_di_i[11]~input (
	.i(m_di_i[11]),
	.ibar(gnd),
	.o(\m_di_i[11]~input_o ));
// synopsys translate_off
defparam \m_di_i[11]~input .bus_hold = "false";
defparam \m_di_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N30
cycloneive_lcell_comb \Inst_spi_master|di_reg[11]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[11]~feeder_combout  = \m_di_i[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[11]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N31
dffeas \Inst_spi_master|di_reg[11] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|Selector28~0 (
// Equation(s):
// \Inst_spi_master|Selector28~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [11]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [10]))

	.dataa(gnd),
	.datab(\Inst_spi_master|sh_reg [10]),
	.datac(\Inst_spi_master|di_reg [11]),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector28~0 .lut_mask = 16'hF0CC;
defparam \Inst_spi_master|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N7
dffeas \Inst_spi_master|sh_reg[11] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \m_di_i[12]~input (
	.i(m_di_i[12]),
	.ibar(gnd),
	.o(\m_di_i[12]~input_o ));
// synopsys translate_off
defparam \m_di_i[12]~input .bus_hold = "false";
defparam \m_di_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N1
dffeas \Inst_spi_master|di_reg[12] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|Selector27~0 (
// Equation(s):
// \Inst_spi_master|Selector27~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [12]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [11]))

	.dataa(\Inst_spi_master|sh_reg [11]),
	.datab(\Inst_spi_master|di_reg [12]),
	.datac(gnd),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector27~0 .lut_mask = 16'hCCAA;
defparam \Inst_spi_master|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N17
dffeas \Inst_spi_master|sh_reg[12] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|Selector26~0 (
// Equation(s):
// \Inst_spi_master|Selector26~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [13])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [12])))

	.dataa(\Inst_spi_master|di_reg [13]),
	.datab(\Inst_spi_master|sh_reg [12]),
	.datac(gnd),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector26~0 .lut_mask = 16'hAACC;
defparam \Inst_spi_master|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N27
dffeas \Inst_spi_master|sh_reg[13] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|Selector25~0 (
// Equation(s):
// \Inst_spi_master|Selector25~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [14])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [13])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [14]),
	.datac(\Inst_spi_master|sh_reg [13]),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector25~0 .lut_mask = 16'hCCF0;
defparam \Inst_spi_master|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N13
dffeas \Inst_spi_master|sh_reg[14] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \m_di_i[15]~input (
	.i(m_di_i[15]),
	.ibar(gnd),
	.o(\m_di_i[15]~input_o ));
// synopsys translate_off
defparam \m_di_i[15]~input .bus_hold = "false";
defparam \m_di_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N23
dffeas \Inst_spi_master|di_reg[15] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N14
cycloneive_lcell_comb \Inst_spi_master|Selector24~0 (
// Equation(s):
// \Inst_spi_master|Selector24~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [15]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [14]))

	.dataa(\Inst_spi_master|sh_reg [14]),
	.datab(gnd),
	.datac(\Inst_spi_master|di_reg [15]),
	.datad(\Inst_spi_master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector24~0 .lut_mask = 16'hF0AA;
defparam \Inst_spi_master|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y72_N15
dffeas \Inst_spi_master|sh_reg[15] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \m_di_i[16]~input (
	.i(m_di_i[16]),
	.ibar(gnd),
	.o(\m_di_i[16]~input_o ));
// synopsys translate_off
defparam \m_di_i[16]~input .bus_hold = "false";
defparam \m_di_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y72_N29
dffeas \Inst_spi_master|di_reg[16] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N14
cycloneive_lcell_comb \Inst_spi_master|Selector23~0 (
// Equation(s):
// \Inst_spi_master|Selector23~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [16]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [15]))

	.dataa(\Inst_spi_master|sh_reg [15]),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(gnd),
	.datad(\Inst_spi_master|di_reg [16]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector23~0 .lut_mask = 16'hEE22;
defparam \Inst_spi_master|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N15
dffeas \Inst_spi_master|sh_reg[16] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \m_di_i[17]~input (
	.i(m_di_i[17]),
	.ibar(gnd),
	.o(\m_di_i[17]~input_o ));
// synopsys translate_off
defparam \m_di_i[17]~input .bus_hold = "false";
defparam \m_di_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N8
cycloneive_lcell_comb \Inst_spi_master|di_reg[17]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[17]~feeder_combout  = \m_di_i[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[17]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N9
dffeas \Inst_spi_master|di_reg[17] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|Selector22~0 (
// Equation(s):
// \Inst_spi_master|Selector22~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [17]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [16]))

	.dataa(\Inst_spi_master|sh_reg [16]),
	.datab(\Inst_spi_master|di_reg [17]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector22~0 .lut_mask = 16'hCACA;
defparam \Inst_spi_master|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N17
dffeas \Inst_spi_master|sh_reg[17] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|Selector21~0 (
// Equation(s):
// \Inst_spi_master|Selector21~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [18])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [17])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [18]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [17]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector21~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N11
dffeas \Inst_spi_master|sh_reg[18] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N20
cycloneive_lcell_comb \Inst_spi_master|Selector20~0 (
// Equation(s):
// \Inst_spi_master|Selector20~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [19])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [18])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [19]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [18]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector20~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N21
dffeas \Inst_spi_master|sh_reg[19] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|Selector19~0 (
// Equation(s):
// \Inst_spi_master|Selector19~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [20])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [19])))

	.dataa(\Inst_spi_master|di_reg [20]),
	.datab(gnd),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [19]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector19~0 .lut_mask = 16'hAFA0;
defparam \Inst_spi_master|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N7
dffeas \Inst_spi_master|sh_reg[20] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|Selector18~0 (
// Equation(s):
// \Inst_spi_master|Selector18~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [21])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [20])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [21]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [20]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector18~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N1
dffeas \Inst_spi_master|sh_reg[21] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|Selector17~0 (
// Equation(s):
// \Inst_spi_master|Selector17~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [22])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [21])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [22]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [21]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector17~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N27
dffeas \Inst_spi_master|sh_reg[22] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|Selector16~0 (
// Equation(s):
// \Inst_spi_master|Selector16~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [23])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [22])))

	.dataa(\Inst_spi_master|di_reg [23]),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|sh_reg [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector16~0 .lut_mask = 16'hB8B8;
defparam \Inst_spi_master|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N5
dffeas \Inst_spi_master|sh_reg[23] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N30
cycloneive_lcell_comb \Inst_spi_master|Selector15~0 (
// Equation(s):
// \Inst_spi_master|Selector15~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [24])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [23])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [24]),
	.datac(\Inst_spi_master|Selector0~1_combout ),
	.datad(\Inst_spi_master|sh_reg [23]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector15~0 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N31
dffeas \Inst_spi_master|sh_reg[24] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|Selector14~0 (
// Equation(s):
// \Inst_spi_master|Selector14~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [25])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [24])))

	.dataa(\Inst_spi_master|di_reg [25]),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [24]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector14~0 .lut_mask = 16'hBB88;
defparam \Inst_spi_master|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N17
dffeas \Inst_spi_master|sh_reg[25] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|Selector13~0 (
// Equation(s):
// \Inst_spi_master|Selector13~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [26])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [25])))

	.dataa(gnd),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|di_reg [26]),
	.datad(\Inst_spi_master|sh_reg [25]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector13~0 .lut_mask = 16'hF3C0;
defparam \Inst_spi_master|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N11
dffeas \Inst_spi_master|sh_reg[26] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \m_di_i[27]~input (
	.i(m_di_i[27]),
	.ibar(gnd),
	.o(\m_di_i[27]~input_o ));
// synopsys translate_off
defparam \m_di_i[27]~input .bus_hold = "false";
defparam \m_di_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y72_N3
dffeas \Inst_spi_master|di_reg[27] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m_di_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|Selector12~0 (
// Equation(s):
// \Inst_spi_master|Selector12~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [27]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [26]))

	.dataa(\Inst_spi_master|sh_reg [26]),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(gnd),
	.datad(\Inst_spi_master|di_reg [27]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector12~0 .lut_mask = 16'hEE22;
defparam \Inst_spi_master|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N13
dffeas \Inst_spi_master|sh_reg[27] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|Selector11~0 (
// Equation(s):
// \Inst_spi_master|Selector11~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [28])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [27])))

	.dataa(gnd),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|di_reg [28]),
	.datad(\Inst_spi_master|sh_reg [27]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector11~0 .lut_mask = 16'hF3C0;
defparam \Inst_spi_master|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N7
dffeas \Inst_spi_master|sh_reg[28] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|Selector10~0 (
// Equation(s):
// \Inst_spi_master|Selector10~0_combout  = (\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|di_reg [29])) # (!\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|sh_reg [28])))

	.dataa(gnd),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|di_reg [29]),
	.datad(\Inst_spi_master|sh_reg [28]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector10~0 .lut_mask = 16'hF3C0;
defparam \Inst_spi_master|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N1
dffeas \Inst_spi_master|sh_reg[29] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \m_di_i[30]~input (
	.i(m_di_i[30]),
	.ibar(gnd),
	.o(\m_di_i[30]~input_o ));
// synopsys translate_off
defparam \m_di_i[30]~input .bus_hold = "false";
defparam \m_di_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|di_reg[30]~feeder (
// Equation(s):
// \Inst_spi_master|di_reg[30]~feeder_combout  = \m_di_i[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_di_i[30]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N19
dffeas \Inst_spi_master|di_reg[30] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_master|di_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N20
cycloneive_lcell_comb \Inst_spi_master|Selector9~0 (
// Equation(s):
// \Inst_spi_master|Selector9~0_combout  = (\Inst_spi_master|Selector0~1_combout  & ((\Inst_spi_master|di_reg [30]))) # (!\Inst_spi_master|Selector0~1_combout  & (\Inst_spi_master|sh_reg [29]))

	.dataa(gnd),
	.datab(\Inst_spi_master|Selector0~1_combout ),
	.datac(\Inst_spi_master|sh_reg [29]),
	.datad(\Inst_spi_master|di_reg [30]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector9~0 .lut_mask = 16'hFC30;
defparam \Inst_spi_master|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y72_N21
dffeas \Inst_spi_master|sh_reg[30] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|Selector8~0 (
// Equation(s):
// \Inst_spi_master|Selector8~0_combout  = (\Inst_spi_master|Equal1~0_combout  & (\Inst_spi_master|state_reg [5] & (\Inst_spi_master|state_reg [0] & \Inst_spi_master|sh_reg [31])))

	.dataa(\Inst_spi_master|Equal1~0_combout ),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|sh_reg [31]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector8~0 .lut_mask = 16'h8000;
defparam \Inst_spi_master|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|Selector8~1 (
// Equation(s):
// \Inst_spi_master|Selector8~1_combout  = (\Inst_spi_master|Selector2~0_combout  & ((\Inst_spi_master|wren~q  & (\Inst_spi_master|di_reg [31])) # (!\Inst_spi_master|wren~q  & ((\Inst_spi_master|sh_reg [31])))))

	.dataa(\Inst_spi_master|wren~q ),
	.datab(\Inst_spi_master|Selector2~0_combout ),
	.datac(\Inst_spi_master|di_reg [31]),
	.datad(\Inst_spi_master|sh_reg [31]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector8~1 .lut_mask = 16'hC480;
defparam \Inst_spi_master|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|Selector8~2 (
// Equation(s):
// \Inst_spi_master|Selector8~2_combout  = (\Inst_spi_master|Selector8~0_combout ) # ((\Inst_spi_master|Selector8~1_combout ) # ((!\Inst_spi_master|Selector0~1_combout  & \Inst_spi_master|sh_reg [30])))

	.dataa(\Inst_spi_master|Selector0~1_combout ),
	.datab(\Inst_spi_master|sh_reg [30]),
	.datac(\Inst_spi_master|Selector8~0_combout ),
	.datad(\Inst_spi_master|Selector8~1_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector8~2 .lut_mask = 16'hFFF4;
defparam \Inst_spi_master|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N25
dffeas \Inst_spi_master|sh_reg[31] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|core_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|sh_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|sh_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_master|sh_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|spi_mosi_o~1 (
// Equation(s):
// \Inst_spi_master|spi_mosi_o~1_combout  = (\Inst_spi_master|spi_mosi_o~0_combout  & (\Inst_spi_master|di_reg [31])) # (!\Inst_spi_master|spi_mosi_o~0_combout  & ((\Inst_spi_master|sh_reg [31])))

	.dataa(gnd),
	.datab(\Inst_spi_master|di_reg [31]),
	.datac(\Inst_spi_master|spi_mosi_o~0_combout ),
	.datad(\Inst_spi_master|sh_reg [31]),
	.cin(gnd),
	.combout(\Inst_spi_master|spi_mosi_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|spi_mosi_o~1 .lut_mask = 16'hCFC0;
defparam \Inst_spi_master|spi_mosi_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N14
cycloneive_lcell_comb \Inst_spi_master|WideOr2 (
// Equation(s):
// \Inst_spi_master|WideOr2~combout  = (!\Inst_spi_master|Equal1~2_combout  & (!\Inst_spi_master|Equal2~0_combout  & ((\Inst_spi_master|core_combi_proc~6_combout ) # (\Inst_spi_master|state_reg [5]))))

	.dataa(\Inst_spi_master|Equal1~2_combout ),
	.datab(\Inst_spi_master|Equal2~0_combout ),
	.datac(\Inst_spi_master|core_combi_proc~6_combout ),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|WideOr2 .lut_mask = 16'h1110;
defparam \Inst_spi_master|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N15
dffeas \Inst_spi_master|di_req_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|core_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|di_req_o_A~feeder (
// Equation(s):
// \Inst_spi_master|di_req_o_A~feeder_combout  = \Inst_spi_master|di_req_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|di_req_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_req_o_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_A~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_req_o_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N13
dffeas \Inst_spi_master|di_req_o_A (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_req_o_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_o_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_A .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_o_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|di_req_o_B~feeder (
// Equation(s):
// \Inst_spi_master|di_req_o_B~feeder_combout  = \Inst_spi_master|di_req_o_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|di_req_o_A~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_req_o_B~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_B~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_req_o_B~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N11
dffeas \Inst_spi_master|di_req_o_B (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_req_o_B~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_o_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_B .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_o_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|di_req_o_C~feeder (
// Equation(s):
// \Inst_spi_master|di_req_o_C~feeder_combout  = \Inst_spi_master|di_req_o_B~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|di_req_o_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_req_o_C~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_C~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_req_o_C~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N25
dffeas \Inst_spi_master|di_req_o_C (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_req_o_C~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_o_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_C .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_o_C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|di_req_o_D~feeder (
// Equation(s):
// \Inst_spi_master|di_req_o_D~feeder_combout  = \Inst_spi_master|di_req_o_C~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|di_req_o_C~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_req_o_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_D~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|di_req_o_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N7
dffeas \Inst_spi_master|di_req_o_D (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_req_o_D~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_o_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_D .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_o_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|di_req_o_next~0 (
// Equation(s):
// \Inst_spi_master|di_req_o_next~0_combout  = (\Inst_spi_master|di_req_o_D~q ) # ((!\Inst_spi_master|di_req_o_B~q ) # (!\Inst_spi_master|di_req_o_A~q ))

	.dataa(\Inst_spi_master|di_req_o_D~q ),
	.datab(gnd),
	.datac(\Inst_spi_master|di_req_o_A~q ),
	.datad(\Inst_spi_master|di_req_o_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|di_req_o_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_next~0 .lut_mask = 16'hAFFF;
defparam \Inst_spi_master|di_req_o_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N1
dffeas \Inst_spi_master|di_req_o_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|di_req_o_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|di_req_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|di_req_o_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|di_req_o_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N28
cycloneive_lcell_comb \Inst_spi_master|core_combi_proc~5 (
// Equation(s):
// \Inst_spi_master|core_combi_proc~5_combout  = (\Inst_spi_master|state_reg [5]) # ((!\Inst_spi_master|state_reg [1] & !\Inst_spi_master|state_reg [2]))

	.dataa(gnd),
	.datab(\Inst_spi_master|state_reg [1]),
	.datac(\Inst_spi_master|state_reg [2]),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|core_combi_proc~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|core_combi_proc~5 .lut_mask = 16'hFF03;
defparam \Inst_spi_master|core_combi_proc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|Selector40~0 (
// Equation(s):
// \Inst_spi_master|Selector40~0_combout  = (\Inst_spi_master|Equal1~0_combout  & ((\Inst_spi_master|do_transfer_reg~q ) # ((\Inst_spi_master|state_reg [0] & !\Inst_spi_master|state_reg [5]))))

	.dataa(\Inst_spi_master|do_transfer_reg~q ),
	.datab(\Inst_spi_master|state_reg [0]),
	.datac(\Inst_spi_master|Equal1~0_combout ),
	.datad(\Inst_spi_master|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector40~0 .lut_mask = 16'hA0E0;
defparam \Inst_spi_master|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N22
cycloneive_lcell_comb \Inst_spi_master|Selector40~1 (
// Equation(s):
// \Inst_spi_master|Selector40~1_combout  = (\Inst_spi_master|Selector40~0_combout ) # ((\Inst_spi_master|core_combi_proc~6_combout  & (!\Inst_spi_master|core_combi_proc~5_combout  & \Inst_spi_master|do_transfer_reg~q )))

	.dataa(\Inst_spi_master|core_combi_proc~6_combout ),
	.datab(\Inst_spi_master|core_combi_proc~5_combout ),
	.datac(\Inst_spi_master|do_transfer_reg~q ),
	.datad(\Inst_spi_master|Selector40~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_master|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|Selector40~1 .lut_mask = 16'hFF20;
defparam \Inst_spi_master|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y72_N23
dffeas \Inst_spi_master|do_transfer_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|core_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_transfer_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_transfer_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|do_transfer_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y72_N25
dffeas \Inst_spi_master|do_valid_A (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|do_transfer_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_valid_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_valid_A .is_wysiwyg = "true";
defparam \Inst_spi_master|do_valid_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|do_valid_B~feeder (
// Equation(s):
// \Inst_spi_master|do_valid_B~feeder_combout  = \Inst_spi_master|do_valid_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|do_valid_A~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_valid_B~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_valid_B~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_valid_B~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y72_N7
dffeas \Inst_spi_master|do_valid_B (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_valid_B~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_valid_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_valid_B .is_wysiwyg = "true";
defparam \Inst_spi_master|do_valid_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|do_valid_C~feeder (
// Equation(s):
// \Inst_spi_master|do_valid_C~feeder_combout  = \Inst_spi_master|do_valid_B~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|do_valid_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_valid_C~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_valid_C~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_valid_C~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y72_N1
dffeas \Inst_spi_master|do_valid_C (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_valid_C~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_valid_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_valid_C .is_wysiwyg = "true";
defparam \Inst_spi_master|do_valid_C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|do_valid_D~feeder (
// Equation(s):
// \Inst_spi_master|do_valid_D~feeder_combout  = \Inst_spi_master|do_valid_C~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|do_valid_C~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_valid_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_valid_D~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_valid_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y72_N27
dffeas \Inst_spi_master|do_valid_D (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_valid_D~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_valid_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_valid_D .is_wysiwyg = "true";
defparam \Inst_spi_master|do_valid_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|do_valid_next~0 (
// Equation(s):
// \Inst_spi_master|do_valid_next~0_combout  = (\Inst_spi_master|do_valid_A~q  & (!\Inst_spi_master|do_valid_D~q  & \Inst_spi_master|do_valid_B~q ))

	.dataa(gnd),
	.datab(\Inst_spi_master|do_valid_A~q ),
	.datac(\Inst_spi_master|do_valid_D~q ),
	.datad(\Inst_spi_master|do_valid_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_valid_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_valid_next~0 .lut_mask = 16'h0C00;
defparam \Inst_spi_master|do_valid_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y72_N17
dffeas \Inst_spi_master|do_valid_o_reg (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_valid_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_valid_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_valid_o_reg .is_wysiwyg = "true";
defparam \Inst_spi_master|do_valid_o_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N24
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[0]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[0]~feeder_combout  = \Inst_spi_master|rx_bit_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|rx_bit_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[0]~0 (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[0]~0_combout  = (\Inst_spi_master|Equal1~0_combout  & (!\Inst_spi_master|state_reg [5] & (\Inst_spi_master|state_reg [0] & \Inst_spi_master|core_ce~q )))

	.dataa(\Inst_spi_master|Equal1~0_combout ),
	.datab(\Inst_spi_master|state_reg [5]),
	.datac(\Inst_spi_master|state_reg [0]),
	.datad(\Inst_spi_master|core_ce~q ),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[0]~0 .lut_mask = 16'h2000;
defparam \Inst_spi_master|do_buffer_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N25
dffeas \Inst_spi_master|do_buffer_reg[0] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[1]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[1]~feeder_combout  = \Inst_spi_master|sh_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N27
dffeas \Inst_spi_master|do_buffer_reg[1] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[2]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[2]~feeder_combout  = \Inst_spi_master|sh_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N11
dffeas \Inst_spi_master|do_buffer_reg[2] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y72_N29
dffeas \Inst_spi_master|do_buffer_reg[3] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N30
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[4]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[4]~feeder_combout  = \Inst_spi_master|sh_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [3]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N31
dffeas \Inst_spi_master|do_buffer_reg[4] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y72_N9
dffeas \Inst_spi_master|do_buffer_reg[5] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N2
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[6]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[6]~feeder_combout  = \Inst_spi_master|sh_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N3
dffeas \Inst_spi_master|do_buffer_reg[6] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[7]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[7]~feeder_combout  = \Inst_spi_master|sh_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [6]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N5
dffeas \Inst_spi_master|do_buffer_reg[7] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y72_N21
dffeas \Inst_spi_master|do_buffer_reg[8] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y72_N23
dffeas \Inst_spi_master|do_buffer_reg[9] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[10]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[10]~feeder_combout  = \Inst_spi_master|sh_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [9]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N17
dffeas \Inst_spi_master|do_buffer_reg[10] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N14
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[11]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[11]~feeder_combout  = \Inst_spi_master|sh_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [10]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N15
dffeas \Inst_spi_master|do_buffer_reg[11] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N16
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[12]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[12]~feeder_combout  = \Inst_spi_master|sh_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [11]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N17
dffeas \Inst_spi_master|do_buffer_reg[12] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y72_N19
dffeas \Inst_spi_master|do_buffer_reg[13] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N18
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[14]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[14]~feeder_combout  = \Inst_spi_master|sh_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [13]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N19
dffeas \Inst_spi_master|do_buffer_reg[14] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y72_N29
dffeas \Inst_spi_master|do_buffer_reg[15] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N4
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[16]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[16]~feeder_combout  = \Inst_spi_master|sh_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [15]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N5
dffeas \Inst_spi_master|do_buffer_reg[16] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[17]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[17]~feeder_combout  = \Inst_spi_master|sh_reg [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [16]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N7
dffeas \Inst_spi_master|do_buffer_reg[17] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N14
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[18]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[18]~feeder_combout  = \Inst_spi_master|sh_reg [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [17]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N15
dffeas \Inst_spi_master|do_buffer_reg[18] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \Inst_spi_master|do_buffer_reg[19] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[20]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[20]~feeder_combout  = \Inst_spi_master|sh_reg [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [19]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N27
dffeas \Inst_spi_master|do_buffer_reg[20] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y72_N8
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[21]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[21]~feeder_combout  = \Inst_spi_master|sh_reg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [20]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y72_N9
dffeas \Inst_spi_master|do_buffer_reg[21] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N0
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[22]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[22]~feeder_combout  = \Inst_spi_master|sh_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [21]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N1
dffeas \Inst_spi_master|do_buffer_reg[22] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y72_N26
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[23]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[23]~feeder_combout  = \Inst_spi_master|sh_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [22]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y72_N27
dffeas \Inst_spi_master|do_buffer_reg[23] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y72_N21
dffeas \Inst_spi_master|do_buffer_reg[24] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_master|sh_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N6
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[25]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[25]~feeder_combout  = \Inst_spi_master|sh_reg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [24]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N7
dffeas \Inst_spi_master|do_buffer_reg[25] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N8
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[26]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[26]~feeder_combout  = \Inst_spi_master|sh_reg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [25]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N9
dffeas \Inst_spi_master|do_buffer_reg[26] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N2
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[27]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[27]~feeder_combout  = \Inst_spi_master|sh_reg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [26]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N3
dffeas \Inst_spi_master|do_buffer_reg[27] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N10
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[28]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[28]~feeder_combout  = \Inst_spi_master|sh_reg [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [27]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N11
dffeas \Inst_spi_master|do_buffer_reg[28] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[29]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[29]~feeder_combout  = \Inst_spi_master|sh_reg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [28]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N13
dffeas \Inst_spi_master|do_buffer_reg[29] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N30
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[30]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[30]~feeder_combout  = \Inst_spi_master|sh_reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_master|sh_reg [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[30]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_master|do_buffer_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N31
dffeas \Inst_spi_master|do_buffer_reg[30] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N12
cycloneive_lcell_comb \Inst_spi_master|do_buffer_reg[31]~feeder (
// Equation(s):
// \Inst_spi_master|do_buffer_reg[31]~feeder_combout  = \Inst_spi_master|sh_reg [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_master|sh_reg [30]),
	.cin(gnd),
	.combout(\Inst_spi_master|do_buffer_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_master|do_buffer_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N13
dffeas \Inst_spi_master|do_buffer_reg[31] (
	.clk(\m_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_master|do_buffer_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_master|do_buffer_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_master|do_buffer_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_master|do_buffer_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_master|do_buffer_reg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \s_spi_sck_i~input (
	.i(s_spi_sck_i),
	.ibar(gnd),
	.o(\s_spi_sck_i~input_o ));
// synopsys translate_off
defparam \s_spi_sck_i~input .bus_hold = "false";
defparam \s_spi_sck_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \s_spi_sck_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\s_spi_sck_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\s_spi_sck_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \s_spi_sck_i~inputclkctrl .clock_type = "global clock";
defparam \s_spi_sck_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|preload_miso~feeder (
// Equation(s):
// \Inst_spi_slave|preload_miso~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|preload_miso~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|preload_miso~feeder .lut_mask = 16'hFFFF;
defparam \Inst_spi_slave|preload_miso~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \s_spi_ssel_i~input (
	.i(s_spi_ssel_i),
	.ibar(gnd),
	.o(\s_spi_ssel_i~input_o ));
// synopsys translate_off
defparam \s_spi_ssel_i~input .bus_hold = "false";
defparam \s_spi_ssel_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \s_spi_ssel_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\s_spi_ssel_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\s_spi_ssel_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \s_spi_ssel_i~inputclkctrl .clock_type = "global clock";
defparam \s_spi_ssel_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \Inst_spi_slave|preload_miso (
	.clk(\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|preload_miso~feeder_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|preload_miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|preload_miso .is_wysiwyg = "true";
defparam \Inst_spi_slave|preload_miso .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \s_clk_i~input (
	.i(s_clk_i),
	.ibar(gnd),
	.o(\s_clk_i~input_o ));
// synopsys translate_off
defparam \s_clk_i~input .bus_hold = "false";
defparam \s_clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \s_clk_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\s_clk_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\s_clk_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \s_clk_i~inputclkctrl .clock_type = "global clock";
defparam \s_clk_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \s_di_i[31]~input (
	.i(s_di_i[31]),
	.ibar(gnd),
	.o(\s_di_i[31]~input_o ));
// synopsys translate_off
defparam \s_di_i[31]~input .bus_hold = "false";
defparam \s_di_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \s_wren_i~input (
	.i(s_wren_i),
	.ibar(gnd),
	.o(\s_wren_i~input_o ));
// synopsys translate_off
defparam \s_wren_i~input .bus_hold = "false";
defparam \s_wren_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \Inst_spi_slave|di_reg[31] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Equal1~1 (
// Equation(s):
// \Inst_spi_slave|Equal1~1_combout  = (!\Inst_spi_slave|state_reg [0] & (\Inst_spi_slave|state_reg [1] & \Inst_spi_slave|Equal1~0_combout ))

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(\Inst_spi_slave|state_reg [1]),
	.datac(gnd),
	.datad(\Inst_spi_slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal1~1 .lut_mask = 16'h4400;
defparam \Inst_spi_slave|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|Selector38~0 (
// Equation(s):
// \Inst_spi_slave|Selector38~0_combout  = (\Inst_spi_slave|Equal0~1_combout ) # ((\Inst_spi_slave|Equal1~1_combout ) # ((!\Inst_spi_slave|state_reg [0] & \Inst_spi_slave|core_combi_proc~0_combout )))

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(\Inst_spi_slave|Equal0~1_combout ),
	.datac(\Inst_spi_slave|Equal1~1_combout ),
	.datad(\Inst_spi_slave|core_combi_proc~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector38~0 .lut_mask = 16'hFDFC;
defparam \Inst_spi_slave|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|core_combi_proc~1 (
// Equation(s):
// \Inst_spi_slave|core_combi_proc~1_combout  = (\Inst_spi_slave|state_reg [0] & ((\Inst_spi_slave|state_reg [2]) # (!\Inst_spi_slave|state_reg [1]))) # (!\Inst_spi_slave|state_reg [0] & ((\Inst_spi_slave|state_reg [1]) # (!\Inst_spi_slave|state_reg [2])))

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(gnd),
	.datac(\Inst_spi_slave|state_reg [1]),
	.datad(\Inst_spi_slave|state_reg [2]),
	.cin(gnd),
	.combout(\Inst_spi_slave|core_combi_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|core_combi_proc~1 .lut_mask = 16'hFA5F;
defparam \Inst_spi_slave|core_combi_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|core_combi_proc~2 (
// Equation(s):
// \Inst_spi_slave|core_combi_proc~2_combout  = (\Inst_spi_slave|state_reg [3]) # ((\Inst_spi_slave|core_combi_proc~1_combout ) # ((\Inst_spi_slave|state_reg [4]) # (\Inst_spi_slave|state_reg [5])))

	.dataa(\Inst_spi_slave|state_reg [3]),
	.datab(\Inst_spi_slave|core_combi_proc~1_combout ),
	.datac(\Inst_spi_slave|state_reg [4]),
	.datad(\Inst_spi_slave|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|core_combi_proc~2 .lut_mask = 16'hFFFE;
defparam \Inst_spi_slave|core_combi_proc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|Selector38~1 (
// Equation(s):
// \Inst_spi_slave|Selector38~1_combout  = (\Inst_spi_slave|Selector38~0_combout ) # ((!\Inst_spi_slave|state_reg [0] & !\Inst_spi_slave|core_combi_proc~2_combout ))

	.dataa(gnd),
	.datab(\Inst_spi_slave|Selector38~0_combout ),
	.datac(\Inst_spi_slave|state_reg [0]),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector38~1 .lut_mask = 16'hCCCF;
defparam \Inst_spi_slave|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \Inst_spi_slave|state_reg[0] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Add0~0 (
// Equation(s):
// \Inst_spi_slave|Add0~0_combout  = \Inst_spi_slave|state_reg [3] $ (((\Inst_spi_slave|state_reg [2]) # ((\Inst_spi_slave|state_reg [0]) # (\Inst_spi_slave|state_reg [1]))))

	.dataa(\Inst_spi_slave|state_reg [2]),
	.datab(\Inst_spi_slave|state_reg [0]),
	.datac(\Inst_spi_slave|state_reg [3]),
	.datad(\Inst_spi_slave|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Add0~0 .lut_mask = 16'h0F1E;
defparam \Inst_spi_slave|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|Selector35~0 (
// Equation(s):
// \Inst_spi_slave|Selector35~0_combout  = (\Inst_spi_slave|Equal0~1_combout ) # ((!\Inst_spi_slave|Add0~0_combout  & ((\Inst_spi_slave|core_combi_proc~0_combout ) # (!\Inst_spi_slave|core_combi_proc~2_combout ))))

	.dataa(\Inst_spi_slave|core_combi_proc~0_combout ),
	.datab(\Inst_spi_slave|Equal0~1_combout ),
	.datac(\Inst_spi_slave|Add0~0_combout ),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector35~0 .lut_mask = 16'hCECF;
defparam \Inst_spi_slave|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \Inst_spi_slave|state_reg[3] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|Equal1~0 (
// Equation(s):
// \Inst_spi_slave|Equal1~0_combout  = (!\Inst_spi_slave|state_reg [2] & (!\Inst_spi_slave|state_reg [4] & (!\Inst_spi_slave|state_reg [3] & !\Inst_spi_slave|state_reg [5])))

	.dataa(\Inst_spi_slave|state_reg [2]),
	.datab(\Inst_spi_slave|state_reg [4]),
	.datac(\Inst_spi_slave|state_reg [3]),
	.datad(\Inst_spi_slave|state_reg [5]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal1~0 .lut_mask = 16'h0001;
defparam \Inst_spi_slave|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Equal2~0 (
// Equation(s):
// \Inst_spi_slave|Equal2~0_combout  = (!\Inst_spi_slave|state_reg [1] & \Inst_spi_slave|Equal1~0_combout )

	.dataa(\Inst_spi_slave|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal2~0 .lut_mask = 16'h5500;
defparam \Inst_spi_slave|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \Inst_spi_slave|state_reg[5] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Equal2~0_combout ),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|Equal0~0 (
// Equation(s):
// \Inst_spi_slave|Equal0~0_combout  = (!\Inst_spi_slave|state_reg [2] & (!\Inst_spi_slave|state_reg [1] & (!\Inst_spi_slave|state_reg [3] & !\Inst_spi_slave|state_reg [0])))

	.dataa(\Inst_spi_slave|state_reg [2]),
	.datab(\Inst_spi_slave|state_reg [1]),
	.datac(\Inst_spi_slave|state_reg [3]),
	.datad(\Inst_spi_slave|state_reg [0]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal0~0 .lut_mask = 16'h0001;
defparam \Inst_spi_slave|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|Selector34~0 (
// Equation(s):
// \Inst_spi_slave|Selector34~0_combout  = (\Inst_spi_slave|state_reg [5] & (!\Inst_spi_slave|state_reg [4] & \Inst_spi_slave|Equal0~0_combout )) # (!\Inst_spi_slave|state_reg [5] & (\Inst_spi_slave|state_reg [4] & !\Inst_spi_slave|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Inst_spi_slave|state_reg [5]),
	.datac(\Inst_spi_slave|state_reg [4]),
	.datad(\Inst_spi_slave|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector34~0 .lut_mask = 16'h0C30;
defparam \Inst_spi_slave|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \Inst_spi_slave|state_reg[4] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|Equal0~1 (
// Equation(s):
// \Inst_spi_slave|Equal0~1_combout  = (!\Inst_spi_slave|state_reg [4] & (\Inst_spi_slave|state_reg [5] & \Inst_spi_slave|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Inst_spi_slave|state_reg [4]),
	.datac(\Inst_spi_slave|state_reg [5]),
	.datad(\Inst_spi_slave|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal0~1 .lut_mask = 16'h3000;
defparam \Inst_spi_slave|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|LessThan0~0 (
// Equation(s):
// \Inst_spi_slave|LessThan0~0_combout  = (!\Inst_spi_slave|state_reg [0] & !\Inst_spi_slave|state_reg [1])

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_slave|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|LessThan0~0 .lut_mask = 16'h0055;
defparam \Inst_spi_slave|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|Selector36~0 (
// Equation(s):
// \Inst_spi_slave|Selector36~0_combout  = (\Inst_spi_slave|Equal0~1_combout ) # ((\Inst_spi_slave|core_combi_proc~0_combout  & (\Inst_spi_slave|state_reg [2] $ (\Inst_spi_slave|LessThan0~0_combout ))))

	.dataa(\Inst_spi_slave|core_combi_proc~0_combout ),
	.datab(\Inst_spi_slave|Equal0~1_combout ),
	.datac(\Inst_spi_slave|state_reg [2]),
	.datad(\Inst_spi_slave|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector36~0 .lut_mask = 16'hCEEC;
defparam \Inst_spi_slave|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \Inst_spi_slave|state_reg[2] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|Equal1~2 (
// Equation(s):
// \Inst_spi_slave|Equal1~2_combout  = (!\Inst_spi_slave|state_reg [4] & !\Inst_spi_slave|state_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|state_reg [4]),
	.datad(\Inst_spi_slave|state_reg [3]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Equal1~2 .lut_mask = 16'h000F;
defparam \Inst_spi_slave|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|core_combi_proc~0 (
// Equation(s):
// \Inst_spi_slave|core_combi_proc~0_combout  = (!\Inst_spi_slave|state_reg [5] & (((\Inst_spi_slave|state_reg [2] & !\Inst_spi_slave|LessThan0~0_combout )) # (!\Inst_spi_slave|Equal1~2_combout )))

	.dataa(\Inst_spi_slave|state_reg [2]),
	.datab(\Inst_spi_slave|Equal1~2_combout ),
	.datac(\Inst_spi_slave|state_reg [5]),
	.datad(\Inst_spi_slave|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|core_combi_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|core_combi_proc~0 .lut_mask = 16'h030B;
defparam \Inst_spi_slave|core_combi_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Add0~1 (
// Equation(s):
// \Inst_spi_slave|Add0~1_combout  = \Inst_spi_slave|state_reg [0] $ (\Inst_spi_slave|state_reg [1])

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Add0~1 .lut_mask = 16'h55AA;
defparam \Inst_spi_slave|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|Selector37~0 (
// Equation(s):
// \Inst_spi_slave|Selector37~0_combout  = (\Inst_spi_slave|Equal0~1_combout ) # ((!\Inst_spi_slave|Add0~1_combout  & ((\Inst_spi_slave|core_combi_proc~0_combout ) # (!\Inst_spi_slave|core_combi_proc~2_combout ))))

	.dataa(\Inst_spi_slave|core_combi_proc~0_combout ),
	.datab(\Inst_spi_slave|Add0~1_combout ),
	.datac(\Inst_spi_slave|Equal0~1_combout ),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector37~0 .lut_mask = 16'hF2F3;
defparam \Inst_spi_slave|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \Inst_spi_slave|state_reg[1] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\s_spi_ssel_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|state_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_slave|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|Selector0~0 (
// Equation(s):
// \Inst_spi_slave|Selector0~0_combout  = (\Inst_spi_slave|Equal1~0_combout  & (!\Inst_spi_slave|state_reg [1] & ((\Inst_spi_slave|wren~q ) # (!\Inst_spi_slave|state_reg [0]))))

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(\Inst_spi_slave|Equal1~0_combout ),
	.datac(\Inst_spi_slave|wren~q ),
	.datad(\Inst_spi_slave|state_reg [1]),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector0~0 .lut_mask = 16'h00C4;
defparam \Inst_spi_slave|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \Inst_spi_slave|wr_ack_reg (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|wr_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|wr_ack_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|wr_ack_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|wren~0 (
// Equation(s):
// \Inst_spi_slave|wren~0_combout  = (\Inst_spi_slave|wren~q  & !\Inst_spi_slave|wr_ack_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|wren~q ),
	.datad(\Inst_spi_slave|wr_ack_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|wren~0 .lut_mask = 16'h00F0;
defparam \Inst_spi_slave|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \Inst_spi_slave|wren (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\s_wren_i~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|wren .is_wysiwyg = "true";
defparam \Inst_spi_slave|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|Selector1~0 (
// Equation(s):
// \Inst_spi_slave|Selector1~0_combout  = (!\Inst_spi_slave|state_reg [1] & (\Inst_spi_slave|state_reg [0] & (!\Inst_spi_slave|wren~q  & \Inst_spi_slave|Equal1~0_combout )))

	.dataa(\Inst_spi_slave|state_reg [1]),
	.datab(\Inst_spi_slave|state_reg [0]),
	.datac(\Inst_spi_slave|wren~q ),
	.datad(\Inst_spi_slave|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector1~0 .lut_mask = 16'h0400;
defparam \Inst_spi_slave|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \s_di_i[30]~input (
	.i(s_di_i[30]),
	.ibar(gnd),
	.o(\s_di_i[30]~input_o ));
// synopsys translate_off
defparam \s_di_i[30]~input .bus_hold = "false";
defparam \s_di_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \Inst_spi_slave|di_reg[30] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \s_di_i[29]~input (
	.i(s_di_i[29]),
	.ibar(gnd),
	.o(\s_di_i[29]~input_o ));
// synopsys translate_off
defparam \s_di_i[29]~input .bus_hold = "false";
defparam \s_di_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \Inst_spi_slave|di_reg[29] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \s_di_i[28]~input (
	.i(s_di_i[28]),
	.ibar(gnd),
	.o(\s_di_i[28]~input_o ));
// synopsys translate_off
defparam \s_di_i[28]~input .bus_hold = "false";
defparam \s_di_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \Inst_spi_slave|di_reg[28]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[28]~feeder_combout  = \s_di_i[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[28]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \Inst_spi_slave|di_reg[28] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \s_di_i[27]~input (
	.i(s_di_i[27]),
	.ibar(gnd),
	.o(\s_di_i[27]~input_o ));
// synopsys translate_off
defparam \s_di_i[27]~input .bus_hold = "false";
defparam \s_di_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \Inst_spi_slave|di_reg[27] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \s_di_i[25]~input (
	.i(s_di_i[25]),
	.ibar(gnd),
	.o(\s_di_i[25]~input_o ));
// synopsys translate_off
defparam \s_di_i[25]~input .bus_hold = "false";
defparam \s_di_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|di_reg[25]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[25]~feeder_combout  = \s_di_i[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[25]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \Inst_spi_slave|di_reg[25] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \s_di_i[24]~input (
	.i(s_di_i[24]),
	.ibar(gnd),
	.o(\s_di_i[24]~input_o ));
// synopsys translate_off
defparam \s_di_i[24]~input .bus_hold = "false";
defparam \s_di_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|di_reg[24]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[24]~feeder_combout  = \s_di_i[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[24]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \Inst_spi_slave|di_reg[24] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|WideOr0 (
// Equation(s):
// \Inst_spi_slave|WideOr0~combout  = (\Inst_spi_slave|Equal1~1_combout ) # ((\Inst_spi_slave|Equal0~1_combout ) # ((\Inst_spi_slave|core_combi_proc~0_combout ) # (!\Inst_spi_slave|core_combi_proc~2_combout )))

	.dataa(\Inst_spi_slave|Equal1~1_combout ),
	.datab(\Inst_spi_slave|Equal0~1_combout ),
	.datac(\Inst_spi_slave|core_combi_proc~0_combout ),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|WideOr0 .lut_mask = 16'hFEFF;
defparam \Inst_spi_slave|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \s_di_i[23]~input (
	.i(s_di_i[23]),
	.ibar(gnd),
	.o(\s_di_i[23]~input_o ));
// synopsys translate_off
defparam \s_di_i[23]~input .bus_hold = "false";
defparam \s_di_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \Inst_spi_slave|di_reg[23]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[23]~feeder_combout  = \s_di_i[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[23]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \Inst_spi_slave|di_reg[23] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \s_di_i[22]~input (
	.i(s_di_i[22]),
	.ibar(gnd),
	.o(\s_di_i[22]~input_o ));
// synopsys translate_off
defparam \s_di_i[22]~input .bus_hold = "false";
defparam \s_di_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \Inst_spi_slave|di_reg[22] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \s_di_i[21]~input (
	.i(s_di_i[21]),
	.ibar(gnd),
	.o(\s_di_i[21]~input_o ));
// synopsys translate_off
defparam \s_di_i[21]~input .bus_hold = "false";
defparam \s_di_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \Inst_spi_slave|di_reg[21]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[21]~feeder_combout  = \s_di_i[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[21]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \Inst_spi_slave|di_reg[21] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \s_di_i[20]~input (
	.i(s_di_i[20]),
	.ibar(gnd),
	.o(\s_di_i[20]~input_o ));
// synopsys translate_off
defparam \s_di_i[20]~input .bus_hold = "false";
defparam \s_di_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \Inst_spi_slave|di_reg[20] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \s_di_i[19]~input (
	.i(s_di_i[19]),
	.ibar(gnd),
	.o(\s_di_i[19]~input_o ));
// synopsys translate_off
defparam \s_di_i[19]~input .bus_hold = "false";
defparam \s_di_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \Inst_spi_slave|di_reg[19]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[19]~feeder_combout  = \s_di_i[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[19]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \Inst_spi_slave|di_reg[19] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \s_di_i[18]~input (
	.i(s_di_i[18]),
	.ibar(gnd),
	.o(\s_di_i[18]~input_o ));
// synopsys translate_off
defparam \s_di_i[18]~input .bus_hold = "false";
defparam \s_di_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \Inst_spi_slave|di_reg[18] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \s_di_i[17]~input (
	.i(s_di_i[17]),
	.ibar(gnd),
	.o(\s_di_i[17]~input_o ));
// synopsys translate_off
defparam \s_di_i[17]~input .bus_hold = "false";
defparam \s_di_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \Inst_spi_slave|di_reg[17] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \s_di_i[16]~input (
	.i(s_di_i[16]),
	.ibar(gnd),
	.o(\s_di_i[16]~input_o ));
// synopsys translate_off
defparam \s_di_i[16]~input .bus_hold = "false";
defparam \s_di_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \Inst_spi_slave|di_reg[16]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[16]~feeder_combout  = \s_di_i[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[16]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \Inst_spi_slave|di_reg[16] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \s_di_i[15]~input (
	.i(s_di_i[15]),
	.ibar(gnd),
	.o(\s_di_i[15]~input_o ));
// synopsys translate_off
defparam \s_di_i[15]~input .bus_hold = "false";
defparam \s_di_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \Inst_spi_slave|di_reg[15] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \s_di_i[14]~input (
	.i(s_di_i[14]),
	.ibar(gnd),
	.o(\s_di_i[14]~input_o ));
// synopsys translate_off
defparam \s_di_i[14]~input .bus_hold = "false";
defparam \s_di_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N27
dffeas \Inst_spi_slave|di_reg[14] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \s_di_i[13]~input (
	.i(s_di_i[13]),
	.ibar(gnd),
	.o(\s_di_i[13]~input_o ));
// synopsys translate_off
defparam \s_di_i[13]~input .bus_hold = "false";
defparam \s_di_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \Inst_spi_slave|di_reg[13]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[13]~feeder_combout  = \s_di_i[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[13]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \Inst_spi_slave|di_reg[13] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \s_di_i[12]~input (
	.i(s_di_i[12]),
	.ibar(gnd),
	.o(\s_di_i[12]~input_o ));
// synopsys translate_off
defparam \s_di_i[12]~input .bus_hold = "false";
defparam \s_di_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \Inst_spi_slave|di_reg[12]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[12]~feeder_combout  = \s_di_i[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[12]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \Inst_spi_slave|di_reg[12] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \s_di_i[11]~input (
	.i(s_di_i[11]),
	.ibar(gnd),
	.o(\s_di_i[11]~input_o ));
// synopsys translate_off
defparam \s_di_i[11]~input .bus_hold = "false";
defparam \s_di_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \Inst_spi_slave|di_reg[11]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[11]~feeder_combout  = \s_di_i[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[11]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \Inst_spi_slave|di_reg[11] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \s_di_i[10]~input (
	.i(s_di_i[10]),
	.ibar(gnd),
	.o(\s_di_i[10]~input_o ));
// synopsys translate_off
defparam \s_di_i[10]~input .bus_hold = "false";
defparam \s_di_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|di_reg[10]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[10]~feeder_combout  = \s_di_i[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[10]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \Inst_spi_slave|di_reg[10] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \s_di_i[9]~input (
	.i(s_di_i[9]),
	.ibar(gnd),
	.o(\s_di_i[9]~input_o ));
// synopsys translate_off
defparam \s_di_i[9]~input .bus_hold = "false";
defparam \s_di_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \Inst_spi_slave|di_reg[9] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \s_di_i[8]~input (
	.i(s_di_i[8]),
	.ibar(gnd),
	.o(\s_di_i[8]~input_o ));
// synopsys translate_off
defparam \s_di_i[8]~input .bus_hold = "false";
defparam \s_di_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \Inst_spi_slave|di_reg[8] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \s_di_i[7]~input (
	.i(s_di_i[7]),
	.ibar(gnd),
	.o(\s_di_i[7]~input_o ));
// synopsys translate_off
defparam \s_di_i[7]~input .bus_hold = "false";
defparam \s_di_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|di_reg[7]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[7]~feeder_combout  = \s_di_i[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[7]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \Inst_spi_slave|di_reg[7] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \s_di_i[6]~input (
	.i(s_di_i[6]),
	.ibar(gnd),
	.o(\s_di_i[6]~input_o ));
// synopsys translate_off
defparam \s_di_i[6]~input .bus_hold = "false";
defparam \s_di_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \Inst_spi_slave|di_reg[6] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \s_di_i[5]~input (
	.i(s_di_i[5]),
	.ibar(gnd),
	.o(\s_di_i[5]~input_o ));
// synopsys translate_off
defparam \s_di_i[5]~input .bus_hold = "false";
defparam \s_di_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|di_reg[5]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[5]~feeder_combout  = \s_di_i[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[5]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \Inst_spi_slave|di_reg[5] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \s_di_i[4]~input (
	.i(s_di_i[4]),
	.ibar(gnd),
	.o(\s_di_i[4]~input_o ));
// synopsys translate_off
defparam \s_di_i[4]~input .bus_hold = "false";
defparam \s_di_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \Inst_spi_slave|di_reg[4] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneive_io_ibuf \s_di_i[3]~input (
	.i(s_di_i[3]),
	.ibar(gnd),
	.o(\s_di_i[3]~input_o ));
// synopsys translate_off
defparam \s_di_i[3]~input .bus_hold = "false";
defparam \s_di_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \Inst_spi_slave|di_reg[3] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \s_di_i[2]~input (
	.i(s_di_i[2]),
	.ibar(gnd),
	.o(\s_di_i[2]~input_o ));
// synopsys translate_off
defparam \s_di_i[2]~input .bus_hold = "false";
defparam \s_di_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \Inst_spi_slave|di_reg[2]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[2]~feeder_combout  = \s_di_i[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[2]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \Inst_spi_slave|di_reg[2] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \s_di_i[1]~input (
	.i(s_di_i[1]),
	.ibar(gnd),
	.o(\s_di_i[1]~input_o ));
// synopsys translate_off
defparam \s_di_i[1]~input .bus_hold = "false";
defparam \s_di_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \Inst_spi_slave|di_reg[1] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \s_di_i[0]~input (
	.i(s_di_i[0]),
	.ibar(gnd),
	.o(\s_di_i[0]~input_o ));
// synopsys translate_off
defparam \s_di_i[0]~input .bus_hold = "false";
defparam \s_di_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \Inst_spi_slave|di_reg[0] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_di_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \s_spi_mosi_i~input (
	.i(s_spi_mosi_i),
	.ibar(gnd),
	.o(\s_spi_mosi_i~input_o ));
// synopsys translate_off
defparam \s_spi_mosi_i~input .bus_hold = "false";
defparam \s_spi_mosi_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \Inst_spi_slave|sh_reg[0] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_spi_mosi_i~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|Selector32~0 (
// Equation(s):
// \Inst_spi_slave|Selector32~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [0]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [0]))))

	.dataa(\Inst_spi_slave|di_reg [0]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [0]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector32~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \Inst_spi_slave|sh_reg[1] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|Selector31~0 (
// Equation(s):
// \Inst_spi_slave|Selector31~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [1]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [1]))))

	.dataa(\Inst_spi_slave|di_reg [1]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [1]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector31~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \Inst_spi_slave|sh_reg[2] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|Selector30~0 (
// Equation(s):
// \Inst_spi_slave|Selector30~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [2]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [2]))))

	.dataa(\Inst_spi_slave|di_reg [2]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [2]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector30~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \Inst_spi_slave|sh_reg[3] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|Selector29~0 (
// Equation(s):
// \Inst_spi_slave|Selector29~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [3]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [3]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [3]),
	.datac(\Inst_spi_slave|sh_reg [3]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector29~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \Inst_spi_slave|sh_reg[4] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Selector28~0 (
// Equation(s):
// \Inst_spi_slave|Selector28~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [4]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [4]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [4]),
	.datac(\Inst_spi_slave|sh_reg [4]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector28~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \Inst_spi_slave|sh_reg[5] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|Selector27~0 (
// Equation(s):
// \Inst_spi_slave|Selector27~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [5]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [5]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [5]),
	.datac(\Inst_spi_slave|sh_reg [5]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector27~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \Inst_spi_slave|sh_reg[6] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Selector26~0 (
// Equation(s):
// \Inst_spi_slave|Selector26~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [6]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [6]))))

	.dataa(\Inst_spi_slave|di_reg [6]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [6]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector26~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \Inst_spi_slave|sh_reg[7] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|Selector25~0 (
// Equation(s):
// \Inst_spi_slave|Selector25~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [7]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [7]))))

	.dataa(\Inst_spi_slave|di_reg [7]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [7]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector25~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|sh_reg[8]~feeder (
// Equation(s):
// \Inst_spi_slave|sh_reg[8]~feeder_combout  = \Inst_spi_slave|Selector25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector25~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|sh_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|sh_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \Inst_spi_slave|sh_reg[8] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|sh_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|Selector24~0 (
// Equation(s):
// \Inst_spi_slave|Selector24~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [8]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [8]))))

	.dataa(\Inst_spi_slave|di_reg [8]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [8]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector24~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \Inst_spi_slave|sh_reg[9] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Selector23~0 (
// Equation(s):
// \Inst_spi_slave|Selector23~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [9]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [9]))))

	.dataa(\Inst_spi_slave|di_reg [9]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [9]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector23~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \Inst_spi_slave|sh_reg[10] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|Selector22~0 (
// Equation(s):
// \Inst_spi_slave|Selector22~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [10]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [10]))))

	.dataa(\Inst_spi_slave|di_reg [10]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [10]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector22~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \Inst_spi_slave|sh_reg[11] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|Selector21~0 (
// Equation(s):
// \Inst_spi_slave|Selector21~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [11]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [11]))))

	.dataa(\Inst_spi_slave|di_reg [11]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [11]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector21~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \Inst_spi_slave|sh_reg[12] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|Selector20~0 (
// Equation(s):
// \Inst_spi_slave|Selector20~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [12]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [12]))))

	.dataa(\Inst_spi_slave|di_reg [12]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [12]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector20~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \Inst_spi_slave|sh_reg[13] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Selector19~0 (
// Equation(s):
// \Inst_spi_slave|Selector19~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [13]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [13]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [13]),
	.datac(\Inst_spi_slave|sh_reg [13]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector19~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \Inst_spi_slave|sh_reg[14] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|Selector18~0 (
// Equation(s):
// \Inst_spi_slave|Selector18~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [14]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [14]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [14]),
	.datac(\Inst_spi_slave|sh_reg [14]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector18~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \Inst_spi_slave|sh_reg[15] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Selector17~0 (
// Equation(s):
// \Inst_spi_slave|Selector17~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [15]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [15]))))

	.dataa(\Inst_spi_slave|di_reg [15]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [15]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector17~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \Inst_spi_slave|sh_reg[16] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|Selector16~0 (
// Equation(s):
// \Inst_spi_slave|Selector16~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [16]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [16]))))

	.dataa(\Inst_spi_slave|di_reg [16]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [16]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector16~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \Inst_spi_slave|sh_reg[17] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|Selector15~0 (
// Equation(s):
// \Inst_spi_slave|Selector15~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [17]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [17]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [17]),
	.datac(\Inst_spi_slave|sh_reg [17]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector15~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \Inst_spi_slave|sh_reg[18] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|Selector14~0 (
// Equation(s):
// \Inst_spi_slave|Selector14~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [18]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [18]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [18]),
	.datac(\Inst_spi_slave|sh_reg [18]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector14~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \Inst_spi_slave|sh_reg[19] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|Selector13~0 (
// Equation(s):
// \Inst_spi_slave|Selector13~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [19]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [19]))))

	.dataa(\Inst_spi_slave|di_reg [19]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [19]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector13~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \Inst_spi_slave|sh_reg[20] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \Inst_spi_slave|Selector12~0 (
// Equation(s):
// \Inst_spi_slave|Selector12~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [20]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [20]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [20]),
	.datac(\Inst_spi_slave|sh_reg [20]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector12~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \Inst_spi_slave|sh_reg[21] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|Selector11~0 (
// Equation(s):
// \Inst_spi_slave|Selector11~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [21]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [21]))))

	.dataa(\Inst_spi_slave|di_reg [21]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [21]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector11~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \Inst_spi_slave|sh_reg[22] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Selector10~0 (
// Equation(s):
// \Inst_spi_slave|Selector10~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [22]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [22]))))

	.dataa(\Inst_spi_slave|di_reg [22]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [22]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector10~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \Inst_spi_slave|sh_reg[23] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|Selector9~0 (
// Equation(s):
// \Inst_spi_slave|Selector9~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [23]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [23]))))

	.dataa(\Inst_spi_slave|di_reg [23]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [23]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector9~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \Inst_spi_slave|sh_reg[24] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|Selector8~0 (
// Equation(s):
// \Inst_spi_slave|Selector8~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [24]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [24]))))

	.dataa(\Inst_spi_slave|di_reg [24]),
	.datab(\Inst_spi_slave|WideOr0~combout ),
	.datac(\Inst_spi_slave|sh_reg [24]),
	.datad(\Inst_spi_slave|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector8~0 .lut_mask = 16'h00E2;
defparam \Inst_spi_slave|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \Inst_spi_slave|sh_reg[25] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|Selector7~0 (
// Equation(s):
// \Inst_spi_slave|Selector7~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [25]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [25]))))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [25]),
	.datac(\Inst_spi_slave|sh_reg [25]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector7~0 .lut_mask = 16'h5044;
defparam \Inst_spi_slave|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|sh_reg[26]~feeder (
// Equation(s):
// \Inst_spi_slave|sh_reg[26]~feeder_combout  = \Inst_spi_slave|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|sh_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[26]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|sh_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \Inst_spi_slave|sh_reg[26] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|sh_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \s_di_i[26]~input (
	.i(s_di_i[26]),
	.ibar(gnd),
	.o(\s_di_i[26]~input_o ));
// synopsys translate_off
defparam \s_di_i[26]~input .bus_hold = "false";
defparam \s_di_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|di_reg[26]~feeder (
// Equation(s):
// \Inst_spi_slave|di_reg[26]~feeder_combout  = \s_di_i[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_di_i[26]~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \Inst_spi_slave|di_reg[26] (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_wren_i~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \Inst_spi_slave|Selector6~0 (
// Equation(s):
// \Inst_spi_slave|Selector6~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|sh_reg [26])) # (!\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|di_reg [26])))))

	.dataa(\Inst_spi_slave|sh_reg [26]),
	.datab(\Inst_spi_slave|di_reg [26]),
	.datac(\Inst_spi_slave|Selector1~0_combout ),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector6~0 .lut_mask = 16'h0A0C;
defparam \Inst_spi_slave|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \Inst_spi_slave|sh_reg[27] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|Selector5~0 (
// Equation(s):
// \Inst_spi_slave|Selector5~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [27]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [27]))))

	.dataa(\Inst_spi_slave|di_reg [27]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [27]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector5~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \Inst_spi_slave|sh_reg[28] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|Selector4~0 (
// Equation(s):
// \Inst_spi_slave|Selector4~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [28]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [28]))))

	.dataa(\Inst_spi_slave|di_reg [28]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [28]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector4~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \Inst_spi_slave|sh_reg[29] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|Selector3~0 (
// Equation(s):
// \Inst_spi_slave|Selector3~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [29]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [29]))))

	.dataa(\Inst_spi_slave|di_reg [29]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [29]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector3~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \Inst_spi_slave|sh_reg[30] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_spi_slave|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|Selector2~0 (
// Equation(s):
// \Inst_spi_slave|Selector2~0_combout  = (!\Inst_spi_slave|Selector1~0_combout  & ((\Inst_spi_slave|WideOr0~combout  & ((\Inst_spi_slave|sh_reg [30]))) # (!\Inst_spi_slave|WideOr0~combout  & (\Inst_spi_slave|di_reg [30]))))

	.dataa(\Inst_spi_slave|di_reg [30]),
	.datab(\Inst_spi_slave|Selector1~0_combout ),
	.datac(\Inst_spi_slave|sh_reg [30]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector2~0 .lut_mask = 16'h3022;
defparam \Inst_spi_slave|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|sh_reg[31]~feeder (
// Equation(s):
// \Inst_spi_slave|sh_reg[31]~feeder_combout  = \Inst_spi_slave|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|sh_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|sh_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \Inst_spi_slave|sh_reg[31] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|sh_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|sh_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|sh_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_slave|sh_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|Selector1~1 (
// Equation(s):
// \Inst_spi_slave|Selector1~1_combout  = (\Inst_spi_slave|WideOr0~combout  & (((\Inst_spi_slave|sh_reg [31])))) # (!\Inst_spi_slave|WideOr0~combout  & (!\Inst_spi_slave|Selector1~0_combout  & (\Inst_spi_slave|di_reg [31])))

	.dataa(\Inst_spi_slave|Selector1~0_combout ),
	.datab(\Inst_spi_slave|di_reg [31]),
	.datac(\Inst_spi_slave|sh_reg [31]),
	.datad(\Inst_spi_slave|WideOr0~combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector1~1 .lut_mask = 16'hF044;
defparam \Inst_spi_slave|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \Inst_spi_slave|tx_bit_reg (
	.clk(\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|tx_bit_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|tx_bit_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|tx_bit_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|spi_miso_o~0 (
// Equation(s):
// \Inst_spi_slave|spi_miso_o~0_combout  = (\Inst_spi_slave|preload_miso~q  & ((\Inst_spi_slave|tx_bit_reg~q ))) # (!\Inst_spi_slave|preload_miso~q  & (\Inst_spi_slave|di_reg [31]))

	.dataa(\Inst_spi_slave|preload_miso~q ),
	.datab(gnd),
	.datac(\Inst_spi_slave|di_reg [31]),
	.datad(\Inst_spi_slave|tx_bit_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|spi_miso_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|spi_miso_o~0 .lut_mask = 16'hFA50;
defparam \Inst_spi_slave|spi_miso_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|di_req_next (
// Equation(s):
// \Inst_spi_slave|di_req_next~combout  = ((\Inst_spi_slave|state_reg [1] & (\Inst_spi_slave|Equal1~0_combout  & !\Inst_spi_slave|state_reg [0]))) # (!\Inst_spi_slave|core_combi_proc~2_combout )

	.dataa(\Inst_spi_slave|state_reg [1]),
	.datab(\Inst_spi_slave|Equal1~0_combout ),
	.datac(\Inst_spi_slave|state_reg [0]),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_next~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_next .lut_mask = 16'h08FF;
defparam \Inst_spi_slave|di_req_next .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \Inst_spi_slave|di_req_reg (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_next~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|di_req_o_A~feeder (
// Equation(s):
// \Inst_spi_slave|di_req_o_A~feeder_combout  = \Inst_spi_slave|di_req_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|di_req_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_o_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_A~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_req_o_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \Inst_spi_slave|di_req_o_A (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_o_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_o_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_A .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_o_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N10
cycloneive_lcell_comb \Inst_spi_slave|di_req_o_B~feeder (
// Equation(s):
// \Inst_spi_slave|di_req_o_B~feeder_combout  = \Inst_spi_slave|di_req_o_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|di_req_o_A~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_o_B~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_B~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|di_req_o_B~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N11
dffeas \Inst_spi_slave|di_req_o_B (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_o_B~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_o_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_B .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_o_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N6
cycloneive_lcell_comb \Inst_spi_slave|di_req_o_C~feeder (
// Equation(s):
// \Inst_spi_slave|di_req_o_C~feeder_combout  = \Inst_spi_slave|di_req_o_B~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|di_req_o_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_o_C~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_C~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_req_o_C~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N7
dffeas \Inst_spi_slave|di_req_o_C (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_o_C~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_o_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_C .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_o_C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N12
cycloneive_lcell_comb \Inst_spi_slave|di_req_o_D~feeder (
// Equation(s):
// \Inst_spi_slave|di_req_o_D~feeder_combout  = \Inst_spi_slave|di_req_o_C~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|di_req_o_C~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_o_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_D~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|di_req_o_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N13
dffeas \Inst_spi_slave|di_req_o_D (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_o_D~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_o_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_D .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_o_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N24
cycloneive_lcell_comb \Inst_spi_slave|di_req_o_next~0 (
// Equation(s):
// \Inst_spi_slave|di_req_o_next~0_combout  = (!\Inst_spi_slave|di_req_o_D~q  & (\Inst_spi_slave|di_req_o_A~q  & \Inst_spi_slave|di_req_o_B~q ))

	.dataa(\Inst_spi_slave|di_req_o_D~q ),
	.datab(gnd),
	.datac(\Inst_spi_slave|di_req_o_A~q ),
	.datad(\Inst_spi_slave|di_req_o_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|di_req_o_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_next~0 .lut_mask = 16'h5000;
defparam \Inst_spi_slave|di_req_o_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N25
dffeas \Inst_spi_slave|di_req_o_reg (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|di_req_o_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|di_req_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|di_req_o_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|di_req_o_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|Selector39~0 (
// Equation(s):
// \Inst_spi_slave|Selector39~0_combout  = (\Inst_spi_slave|Equal0~1_combout ) # (((\Inst_spi_slave|state_reg [0] & \Inst_spi_slave|Equal2~0_combout )) # (!\Inst_spi_slave|core_combi_proc~2_combout ))

	.dataa(\Inst_spi_slave|state_reg [0]),
	.datab(\Inst_spi_slave|Equal0~1_combout ),
	.datac(\Inst_spi_slave|Equal2~0_combout ),
	.datad(\Inst_spi_slave|core_combi_proc~2_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector39~0 .lut_mask = 16'hECFF;
defparam \Inst_spi_slave|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|Selector39~1 (
// Equation(s):
// \Inst_spi_slave|Selector39~1_combout  = (\Inst_spi_slave|Equal1~1_combout ) # ((\Inst_spi_slave|do_transfer_reg~q  & \Inst_spi_slave|Selector39~0_combout ))

	.dataa(\Inst_spi_slave|Equal1~1_combout ),
	.datab(\Inst_spi_slave|do_transfer_reg~q ),
	.datac(\Inst_spi_slave|Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|Selector39~1 .lut_mask = 16'hEAEA;
defparam \Inst_spi_slave|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|do_transfer_reg~feeder (
// Equation(s):
// \Inst_spi_slave|do_transfer_reg~feeder_combout  = \Inst_spi_slave|Selector39~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector39~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_transfer_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_transfer_reg~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_transfer_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \Inst_spi_slave|do_transfer_reg (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_transfer_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_transfer_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_transfer_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_transfer_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|do_valid_A~feeder (
// Equation(s):
// \Inst_spi_slave|do_valid_A~feeder_combout  = \Inst_spi_slave|do_transfer_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|do_transfer_reg~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_valid_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_A~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_valid_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \Inst_spi_slave|do_valid_A (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_valid_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_valid_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_A .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_valid_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \Inst_spi_slave|do_valid_B~feeder (
// Equation(s):
// \Inst_spi_slave|do_valid_B~feeder_combout  = \Inst_spi_slave|do_valid_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|do_valid_A~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_valid_B~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_B~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_valid_B~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \Inst_spi_slave|do_valid_B (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_valid_B~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_valid_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_B .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_valid_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|do_valid_C~feeder (
// Equation(s):
// \Inst_spi_slave|do_valid_C~feeder_combout  = \Inst_spi_slave|do_valid_B~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|do_valid_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_valid_C~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_C~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_valid_C~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \Inst_spi_slave|do_valid_C (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_valid_C~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_valid_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_C .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_valid_C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|do_valid_D~feeder (
// Equation(s):
// \Inst_spi_slave|do_valid_D~feeder_combout  = \Inst_spi_slave|do_valid_C~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|do_valid_C~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_valid_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_D~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_valid_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \Inst_spi_slave|do_valid_D (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_valid_D~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_valid_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_D .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_valid_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|do_valid_next~0 (
// Equation(s):
// \Inst_spi_slave|do_valid_next~0_combout  = (\Inst_spi_slave|do_valid_A~q  & (!\Inst_spi_slave|do_valid_D~q  & \Inst_spi_slave|do_valid_B~q ))

	.dataa(gnd),
	.datab(\Inst_spi_slave|do_valid_A~q ),
	.datac(\Inst_spi_slave|do_valid_D~q ),
	.datad(\Inst_spi_slave|do_valid_B~q ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_valid_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_next~0 .lut_mask = 16'h0C00;
defparam \Inst_spi_slave|do_valid_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \Inst_spi_slave|do_valid_o_reg (
	.clk(\s_clk_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_valid_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_valid_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_valid_o_reg .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_valid_o_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[0]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[0]~feeder_combout  = \s_spi_mosi_i~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_spi_mosi_i~input_o ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \Inst_spi_slave|do_buffer_reg[0] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[0] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[1]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[1]~feeder_combout  = \Inst_spi_slave|Selector32~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector32~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \Inst_spi_slave|do_buffer_reg[1] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[1] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[2]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[2]~feeder_combout  = \Inst_spi_slave|Selector31~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector31~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \Inst_spi_slave|do_buffer_reg[2] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[2] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[3]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[3]~feeder_combout  = \Inst_spi_slave|Selector30~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector30~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \Inst_spi_slave|do_buffer_reg[3] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[3] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[4]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[4]~feeder_combout  = \Inst_spi_slave|Selector29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector29~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \Inst_spi_slave|do_buffer_reg[4] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[4] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[5]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[5]~feeder_combout  = \Inst_spi_slave|Selector28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \Inst_spi_slave|do_buffer_reg[5] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[5] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[6]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[6]~feeder_combout  = \Inst_spi_slave|Selector27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector27~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \Inst_spi_slave|do_buffer_reg[6] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[6] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[7]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[7]~feeder_combout  = \Inst_spi_slave|Selector26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \Inst_spi_slave|do_buffer_reg[7] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[7] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[8]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[8]~feeder_combout  = \Inst_spi_slave|Selector25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector25~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \Inst_spi_slave|do_buffer_reg[8] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[8] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[9]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[9]~feeder_combout  = \Inst_spi_slave|Selector24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \Inst_spi_slave|do_buffer_reg[9] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[9] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[10]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[10]~feeder_combout  = \Inst_spi_slave|Selector23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \Inst_spi_slave|do_buffer_reg[10] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[10] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[11]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[11]~feeder_combout  = \Inst_spi_slave|Selector22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \Inst_spi_slave|do_buffer_reg[11] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[11] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[12]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[12]~feeder_combout  = \Inst_spi_slave|Selector21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector21~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \Inst_spi_slave|do_buffer_reg[12] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[12] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[13]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[13]~feeder_combout  = \Inst_spi_slave|Selector20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector20~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \Inst_spi_slave|do_buffer_reg[13] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[13] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[14]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[14]~feeder_combout  = \Inst_spi_slave|Selector19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector19~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[14]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \Inst_spi_slave|do_buffer_reg[14] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[14] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[15]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[15]~feeder_combout  = \Inst_spi_slave|Selector18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector18~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \Inst_spi_slave|do_buffer_reg[15] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[15] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[16]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[16]~feeder_combout  = \Inst_spi_slave|Selector17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[16]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \Inst_spi_slave|do_buffer_reg[16] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[16] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[17]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[17]~feeder_combout  = \Inst_spi_slave|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[17]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \Inst_spi_slave|do_buffer_reg[17] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[17] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[18]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[18]~feeder_combout  = \Inst_spi_slave|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector15~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \Inst_spi_slave|do_buffer_reg[18] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[18] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[19]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[19]~feeder_combout  = \Inst_spi_slave|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector14~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \Inst_spi_slave|do_buffer_reg[19] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[19] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[20]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[20]~feeder_combout  = \Inst_spi_slave|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector13~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \Inst_spi_slave|do_buffer_reg[20] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[20] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[21]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[21]~feeder_combout  = \Inst_spi_slave|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[21]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \Inst_spi_slave|do_buffer_reg[21] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[21] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[22]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[22]~feeder_combout  = \Inst_spi_slave|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \Inst_spi_slave|do_buffer_reg[22] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[22] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[23]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[23]~feeder_combout  = \Inst_spi_slave|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[23]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \Inst_spi_slave|do_buffer_reg[23] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[23] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[24]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[24]~feeder_combout  = \Inst_spi_slave|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[24]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \Inst_spi_slave|do_buffer_reg[24] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[24] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[25]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[25]~feeder_combout  = \Inst_spi_slave|Selector8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector8~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \Inst_spi_slave|do_buffer_reg[25] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[25] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[26]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[26]~feeder_combout  = \Inst_spi_slave|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[26]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \Inst_spi_slave|do_buffer_reg[26] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[26] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[27]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[27]~feeder_combout  = \Inst_spi_slave|Selector6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \Inst_spi_slave|do_buffer_reg[27] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[27] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[28]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[28]~feeder_combout  = \Inst_spi_slave|Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[28]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \Inst_spi_slave|do_buffer_reg[28] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[28] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[29]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[29]~feeder_combout  = \Inst_spi_slave|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \Inst_spi_slave|do_buffer_reg[29] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[29] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[30]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[30]~feeder_combout  = \Inst_spi_slave|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_spi_slave|Selector3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[30]~feeder .lut_mask = 16'hF0F0;
defparam \Inst_spi_slave|do_buffer_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \Inst_spi_slave|do_buffer_reg[30] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[30] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \Inst_spi_slave|do_buffer_reg[31]~feeder (
// Equation(s):
// \Inst_spi_slave|do_buffer_reg[31]~feeder_combout  = \Inst_spi_slave|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_spi_slave|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Inst_spi_slave|do_buffer_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \Inst_spi_slave|do_buffer_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \Inst_spi_slave|do_buffer_reg[31] (
	.clk(!\s_spi_sck_i~inputclkctrl_outclk ),
	.d(\Inst_spi_slave|do_buffer_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_spi_slave|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_spi_slave|do_buffer_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_spi_slave|do_buffer_reg[31] .is_wysiwyg = "true";
defparam \Inst_spi_slave|do_buffer_reg[31] .power_up = "low";
// synopsys translate_on

assign m_spi_ssel_o = \m_spi_ssel_o~output_o ;

assign m_spi_sck_o = \m_spi_sck_o~output_o ;

assign m_spi_mosi_o = \m_spi_mosi_o~output_o ;

assign m_di_req_o = \m_di_req_o~output_o ;

assign m_do_valid_o = \m_do_valid_o~output_o ;

assign m_do_o[0] = \m_do_o[0]~output_o ;

assign m_do_o[1] = \m_do_o[1]~output_o ;

assign m_do_o[2] = \m_do_o[2]~output_o ;

assign m_do_o[3] = \m_do_o[3]~output_o ;

assign m_do_o[4] = \m_do_o[4]~output_o ;

assign m_do_o[5] = \m_do_o[5]~output_o ;

assign m_do_o[6] = \m_do_o[6]~output_o ;

assign m_do_o[7] = \m_do_o[7]~output_o ;

assign m_do_o[8] = \m_do_o[8]~output_o ;

assign m_do_o[9] = \m_do_o[9]~output_o ;

assign m_do_o[10] = \m_do_o[10]~output_o ;

assign m_do_o[11] = \m_do_o[11]~output_o ;

assign m_do_o[12] = \m_do_o[12]~output_o ;

assign m_do_o[13] = \m_do_o[13]~output_o ;

assign m_do_o[14] = \m_do_o[14]~output_o ;

assign m_do_o[15] = \m_do_o[15]~output_o ;

assign m_do_o[16] = \m_do_o[16]~output_o ;

assign m_do_o[17] = \m_do_o[17]~output_o ;

assign m_do_o[18] = \m_do_o[18]~output_o ;

assign m_do_o[19] = \m_do_o[19]~output_o ;

assign m_do_o[20] = \m_do_o[20]~output_o ;

assign m_do_o[21] = \m_do_o[21]~output_o ;

assign m_do_o[22] = \m_do_o[22]~output_o ;

assign m_do_o[23] = \m_do_o[23]~output_o ;

assign m_do_o[24] = \m_do_o[24]~output_o ;

assign m_do_o[25] = \m_do_o[25]~output_o ;

assign m_do_o[26] = \m_do_o[26]~output_o ;

assign m_do_o[27] = \m_do_o[27]~output_o ;

assign m_do_o[28] = \m_do_o[28]~output_o ;

assign m_do_o[29] = \m_do_o[29]~output_o ;

assign m_do_o[30] = \m_do_o[30]~output_o ;

assign m_do_o[31] = \m_do_o[31]~output_o ;

assign s_spi_miso_o = \s_spi_miso_o~output_o ;

assign s_di_req_o = \s_di_req_o~output_o ;

assign s_do_valid_o = \s_do_valid_o~output_o ;

assign s_do_o[0] = \s_do_o[0]~output_o ;

assign s_do_o[1] = \s_do_o[1]~output_o ;

assign s_do_o[2] = \s_do_o[2]~output_o ;

assign s_do_o[3] = \s_do_o[3]~output_o ;

assign s_do_o[4] = \s_do_o[4]~output_o ;

assign s_do_o[5] = \s_do_o[5]~output_o ;

assign s_do_o[6] = \s_do_o[6]~output_o ;

assign s_do_o[7] = \s_do_o[7]~output_o ;

assign s_do_o[8] = \s_do_o[8]~output_o ;

assign s_do_o[9] = \s_do_o[9]~output_o ;

assign s_do_o[10] = \s_do_o[10]~output_o ;

assign s_do_o[11] = \s_do_o[11]~output_o ;

assign s_do_o[12] = \s_do_o[12]~output_o ;

assign s_do_o[13] = \s_do_o[13]~output_o ;

assign s_do_o[14] = \s_do_o[14]~output_o ;

assign s_do_o[15] = \s_do_o[15]~output_o ;

assign s_do_o[16] = \s_do_o[16]~output_o ;

assign s_do_o[17] = \s_do_o[17]~output_o ;

assign s_do_o[18] = \s_do_o[18]~output_o ;

assign s_do_o[19] = \s_do_o[19]~output_o ;

assign s_do_o[20] = \s_do_o[20]~output_o ;

assign s_do_o[21] = \s_do_o[21]~output_o ;

assign s_do_o[22] = \s_do_o[22]~output_o ;

assign s_do_o[23] = \s_do_o[23]~output_o ;

assign s_do_o[24] = \s_do_o[24]~output_o ;

assign s_do_o[25] = \s_do_o[25]~output_o ;

assign s_do_o[26] = \s_do_o[26]~output_o ;

assign s_do_o[27] = \s_do_o[27]~output_o ;

assign s_do_o[28] = \s_do_o[28]~output_o ;

assign s_do_o[29] = \s_do_o[29]~output_o ;

assign s_do_o[30] = \s_do_o[30]~output_o ;

assign s_do_o[31] = \s_do_o[31]~output_o ;

endmodule
