#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  4 03:41:57 2023
# Process ID: 20162
# Current directory: /home/ubuntu/SOC_Design/course-lab_2/lab2_slave/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/fir_n11_strm/xsim_script.tcl}
# Log file: /home/ubuntu/SOC_Design/course-lab_2/lab2_slave/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/SOC_Design/course-lab_2/lab2_slave/solution1/sim/verilog/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
source xsim.dir/fir_n11_strm/xsim_script.tcl
# xsim {fir_n11_strm} -autoloadwcfg -tclbatch {fir_n11_strm.tcl}
Time resolution is 1 ps
source fir_n11_strm.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "67855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 67915 ns : File "/home/ubuntu/SOC_Design/course-lab_2/lab2_slave/solution1/sim/verilog/fir_n11_strm.autotb.v" Line 458
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct  4 03:42:00 2023...
