$comment
	File created using the following command:
		vcd file ula_mips.msim.vcd -direction
$end
$date
	Thu Nov 01 17:53:33 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module mips_teste_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " dadolido [31] $end
$var wire 1 # dadolido [30] $end
$var wire 1 $ dadolido [29] $end
$var wire 1 % dadolido [28] $end
$var wire 1 & dadolido [27] $end
$var wire 1 ' dadolido [26] $end
$var wire 1 ( dadolido [25] $end
$var wire 1 ) dadolido [24] $end
$var wire 1 * dadolido [23] $end
$var wire 1 + dadolido [22] $end
$var wire 1 , dadolido [21] $end
$var wire 1 - dadolido [20] $end
$var wire 1 . dadolido [19] $end
$var wire 1 / dadolido [18] $end
$var wire 1 0 dadolido [17] $end
$var wire 1 1 dadolido [16] $end
$var wire 1 2 dadolido [15] $end
$var wire 1 3 dadolido [14] $end
$var wire 1 4 dadolido [13] $end
$var wire 1 5 dadolido [12] $end
$var wire 1 6 dadolido [11] $end
$var wire 1 7 dadolido [10] $end
$var wire 1 8 dadolido [9] $end
$var wire 1 9 dadolido [8] $end
$var wire 1 : dadolido [7] $end
$var wire 1 ; dadolido [6] $end
$var wire 1 < dadolido [5] $end
$var wire 1 = dadolido [4] $end
$var wire 1 > dadolido [3] $end
$var wire 1 ? dadolido [2] $end
$var wire 1 @ dadolido [1] $end
$var wire 1 A dadolido [0] $end
$var wire 1 B end1 [4] $end
$var wire 1 C end1 [3] $end
$var wire 1 D end1 [2] $end
$var wire 1 E end1 [1] $end
$var wire 1 F end1 [0] $end
$var wire 1 G end2 [4] $end
$var wire 1 H end2 [3] $end
$var wire 1 I end2 [2] $end
$var wire 1 J end2 [1] $end
$var wire 1 K end2 [0] $end
$var wire 1 L end3 [4] $end
$var wire 1 M end3 [3] $end
$var wire 1 N end3 [2] $end
$var wire 1 O end3 [1] $end
$var wire 1 P end3 [0] $end
$var wire 1 Q entrada1_ULA [31] $end
$var wire 1 R entrada1_ULA [30] $end
$var wire 1 S entrada1_ULA [29] $end
$var wire 1 T entrada1_ULA [28] $end
$var wire 1 U entrada1_ULA [27] $end
$var wire 1 V entrada1_ULA [26] $end
$var wire 1 W entrada1_ULA [25] $end
$var wire 1 X entrada1_ULA [24] $end
$var wire 1 Y entrada1_ULA [23] $end
$var wire 1 Z entrada1_ULA [22] $end
$var wire 1 [ entrada1_ULA [21] $end
$var wire 1 \ entrada1_ULA [20] $end
$var wire 1 ] entrada1_ULA [19] $end
$var wire 1 ^ entrada1_ULA [18] $end
$var wire 1 _ entrada1_ULA [17] $end
$var wire 1 ` entrada1_ULA [16] $end
$var wire 1 a entrada1_ULA [15] $end
$var wire 1 b entrada1_ULA [14] $end
$var wire 1 c entrada1_ULA [13] $end
$var wire 1 d entrada1_ULA [12] $end
$var wire 1 e entrada1_ULA [11] $end
$var wire 1 f entrada1_ULA [10] $end
$var wire 1 g entrada1_ULA [9] $end
$var wire 1 h entrada1_ULA [8] $end
$var wire 1 i entrada1_ULA [7] $end
$var wire 1 j entrada1_ULA [6] $end
$var wire 1 k entrada1_ULA [5] $end
$var wire 1 l entrada1_ULA [4] $end
$var wire 1 m entrada1_ULA [3] $end
$var wire 1 n entrada1_ULA [2] $end
$var wire 1 o entrada1_ULA [1] $end
$var wire 1 p entrada1_ULA [0] $end
$var wire 1 q entrada2_ULA [31] $end
$var wire 1 r entrada2_ULA [30] $end
$var wire 1 s entrada2_ULA [29] $end
$var wire 1 t entrada2_ULA [28] $end
$var wire 1 u entrada2_ULA [27] $end
$var wire 1 v entrada2_ULA [26] $end
$var wire 1 w entrada2_ULA [25] $end
$var wire 1 x entrada2_ULA [24] $end
$var wire 1 y entrada2_ULA [23] $end
$var wire 1 z entrada2_ULA [22] $end
$var wire 1 { entrada2_ULA [21] $end
$var wire 1 | entrada2_ULA [20] $end
$var wire 1 } entrada2_ULA [19] $end
$var wire 1 ~ entrada2_ULA [18] $end
$var wire 1 !! entrada2_ULA [17] $end
$var wire 1 "! entrada2_ULA [16] $end
$var wire 1 #! entrada2_ULA [15] $end
$var wire 1 $! entrada2_ULA [14] $end
$var wire 1 %! entrada2_ULA [13] $end
$var wire 1 &! entrada2_ULA [12] $end
$var wire 1 '! entrada2_ULA [11] $end
$var wire 1 (! entrada2_ULA [10] $end
$var wire 1 )! entrada2_ULA [9] $end
$var wire 1 *! entrada2_ULA [8] $end
$var wire 1 +! entrada2_ULA [7] $end
$var wire 1 ,! entrada2_ULA [6] $end
$var wire 1 -! entrada2_ULA [5] $end
$var wire 1 .! entrada2_ULA [4] $end
$var wire 1 /! entrada2_ULA [3] $end
$var wire 1 0! entrada2_ULA [2] $end
$var wire 1 1! entrada2_ULA [1] $end
$var wire 1 2! entrada2_ULA [0] $end
$var wire 1 3! instrucao [31] $end
$var wire 1 4! instrucao [30] $end
$var wire 1 5! instrucao [29] $end
$var wire 1 6! instrucao [28] $end
$var wire 1 7! instrucao [27] $end
$var wire 1 8! instrucao [26] $end
$var wire 1 9! instrucao [25] $end
$var wire 1 :! instrucao [24] $end
$var wire 1 ;! instrucao [23] $end
$var wire 1 <! instrucao [22] $end
$var wire 1 =! instrucao [21] $end
$var wire 1 >! instrucao [20] $end
$var wire 1 ?! instrucao [19] $end
$var wire 1 @! instrucao [18] $end
$var wire 1 A! instrucao [17] $end
$var wire 1 B! instrucao [16] $end
$var wire 1 C! instrucao [15] $end
$var wire 1 D! instrucao [14] $end
$var wire 1 E! instrucao [13] $end
$var wire 1 F! instrucao [12] $end
$var wire 1 G! instrucao [11] $end
$var wire 1 H! instrucao [10] $end
$var wire 1 I! instrucao [9] $end
$var wire 1 J! instrucao [8] $end
$var wire 1 K! instrucao [7] $end
$var wire 1 L! instrucao [6] $end
$var wire 1 M! instrucao [5] $end
$var wire 1 N! instrucao [4] $end
$var wire 1 O! instrucao [3] $end
$var wire 1 P! instrucao [2] $end
$var wire 1 Q! instrucao [1] $end
$var wire 1 R! instrucao [0] $end
$var wire 1 S! mux_ulamem $end
$var wire 1 T! Reg3 [31] $end
$var wire 1 U! Reg3 [30] $end
$var wire 1 V! Reg3 [29] $end
$var wire 1 W! Reg3 [28] $end
$var wire 1 X! Reg3 [27] $end
$var wire 1 Y! Reg3 [26] $end
$var wire 1 Z! Reg3 [25] $end
$var wire 1 [! Reg3 [24] $end
$var wire 1 \! Reg3 [23] $end
$var wire 1 ]! Reg3 [22] $end
$var wire 1 ^! Reg3 [21] $end
$var wire 1 _! Reg3 [20] $end
$var wire 1 `! Reg3 [19] $end
$var wire 1 a! Reg3 [18] $end
$var wire 1 b! Reg3 [17] $end
$var wire 1 c! Reg3 [16] $end
$var wire 1 d! Reg3 [15] $end
$var wire 1 e! Reg3 [14] $end
$var wire 1 f! Reg3 [13] $end
$var wire 1 g! Reg3 [12] $end
$var wire 1 h! Reg3 [11] $end
$var wire 1 i! Reg3 [10] $end
$var wire 1 j! Reg3 [9] $end
$var wire 1 k! Reg3 [8] $end
$var wire 1 l! Reg3 [7] $end
$var wire 1 m! Reg3 [6] $end
$var wire 1 n! Reg3 [5] $end
$var wire 1 o! Reg3 [4] $end
$var wire 1 p! Reg3 [3] $end
$var wire 1 q! Reg3 [2] $end
$var wire 1 r! Reg3 [1] $end
$var wire 1 s! Reg3 [0] $end
$var wire 1 t! saida [31] $end
$var wire 1 u! saida [30] $end
$var wire 1 v! saida [29] $end
$var wire 1 w! saida [28] $end
$var wire 1 x! saida [27] $end
$var wire 1 y! saida [26] $end
$var wire 1 z! saida [25] $end
$var wire 1 {! saida [24] $end
$var wire 1 |! saida [23] $end
$var wire 1 }! saida [22] $end
$var wire 1 ~! saida [21] $end
$var wire 1 !" saida [20] $end
$var wire 1 "" saida [19] $end
$var wire 1 #" saida [18] $end
$var wire 1 $" saida [17] $end
$var wire 1 %" saida [16] $end
$var wire 1 &" saida [15] $end
$var wire 1 '" saida [14] $end
$var wire 1 (" saida [13] $end
$var wire 1 )" saida [12] $end
$var wire 1 *" saida [11] $end
$var wire 1 +" saida [10] $end
$var wire 1 ," saida [9] $end
$var wire 1 -" saida [8] $end
$var wire 1 ." saida [7] $end
$var wire 1 /" saida [6] $end
$var wire 1 0" saida [5] $end
$var wire 1 1" saida [4] $end
$var wire 1 2" saida [3] $end
$var wire 1 3" saida [2] $end
$var wire 1 4" saida [1] $end
$var wire 1 5" saida [0] $end
$var wire 1 6" saida2Regs [31] $end
$var wire 1 7" saida2Regs [30] $end
$var wire 1 8" saida2Regs [29] $end
$var wire 1 9" saida2Regs [28] $end
$var wire 1 :" saida2Regs [27] $end
$var wire 1 ;" saida2Regs [26] $end
$var wire 1 <" saida2Regs [25] $end
$var wire 1 =" saida2Regs [24] $end
$var wire 1 >" saida2Regs [23] $end
$var wire 1 ?" saida2Regs [22] $end
$var wire 1 @" saida2Regs [21] $end
$var wire 1 A" saida2Regs [20] $end
$var wire 1 B" saida2Regs [19] $end
$var wire 1 C" saida2Regs [18] $end
$var wire 1 D" saida2Regs [17] $end
$var wire 1 E" saida2Regs [16] $end
$var wire 1 F" saida2Regs [15] $end
$var wire 1 G" saida2Regs [14] $end
$var wire 1 H" saida2Regs [13] $end
$var wire 1 I" saida2Regs [12] $end
$var wire 1 J" saida2Regs [11] $end
$var wire 1 K" saida2Regs [10] $end
$var wire 1 L" saida2Regs [9] $end
$var wire 1 M" saida2Regs [8] $end
$var wire 1 N" saida2Regs [7] $end
$var wire 1 O" saida2Regs [6] $end
$var wire 1 P" saida2Regs [5] $end
$var wire 1 Q" saida2Regs [4] $end
$var wire 1 R" saida2Regs [3] $end
$var wire 1 S" saida2Regs [2] $end
$var wire 1 T" saida2Regs [1] $end
$var wire 1 U" saida2Regs [0] $end
$var wire 1 V" saidaExtensor [31] $end
$var wire 1 W" saidaExtensor [30] $end
$var wire 1 X" saidaExtensor [29] $end
$var wire 1 Y" saidaExtensor [28] $end
$var wire 1 Z" saidaExtensor [27] $end
$var wire 1 [" saidaExtensor [26] $end
$var wire 1 \" saidaExtensor [25] $end
$var wire 1 ]" saidaExtensor [24] $end
$var wire 1 ^" saidaExtensor [23] $end
$var wire 1 _" saidaExtensor [22] $end
$var wire 1 `" saidaExtensor [21] $end
$var wire 1 a" saidaExtensor [20] $end
$var wire 1 b" saidaExtensor [19] $end
$var wire 1 c" saidaExtensor [18] $end
$var wire 1 d" saidaExtensor [17] $end
$var wire 1 e" saidaExtensor [16] $end
$var wire 1 f" saidaExtensor [15] $end
$var wire 1 g" saidaExtensor [14] $end
$var wire 1 h" saidaExtensor [13] $end
$var wire 1 i" saidaExtensor [12] $end
$var wire 1 j" saidaExtensor [11] $end
$var wire 1 k" saidaExtensor [10] $end
$var wire 1 l" saidaExtensor [9] $end
$var wire 1 m" saidaExtensor [8] $end
$var wire 1 n" saidaExtensor [7] $end
$var wire 1 o" saidaExtensor [6] $end
$var wire 1 p" saidaExtensor [5] $end
$var wire 1 q" saidaExtensor [4] $end
$var wire 1 r" saidaExtensor [3] $end
$var wire 1 s" saidaExtensor [2] $end
$var wire 1 t" saidaExtensor [1] $end
$var wire 1 u" saidaExtensor [0] $end
$var wire 1 v" ula_control [3] $end
$var wire 1 w" ula_control [2] $end
$var wire 1 x" ula_control [1] $end
$var wire 1 y" ula_control [0] $end

$scope module i1 $end
$var wire 1 z" gnd $end
$var wire 1 {" vcc $end
$var wire 1 |" unknown $end
$var tri1 1 }" devclrn $end
$var tri1 1 ~" devpor $end
$var tri1 1 !# devoe $end
$var wire 1 "# Reg3[0]~output_o $end
$var wire 1 ## Reg3[1]~output_o $end
$var wire 1 $# Reg3[2]~output_o $end
$var wire 1 %# Reg3[3]~output_o $end
$var wire 1 &# Reg3[4]~output_o $end
$var wire 1 '# Reg3[5]~output_o $end
$var wire 1 (# Reg3[6]~output_o $end
$var wire 1 )# Reg3[7]~output_o $end
$var wire 1 *# Reg3[8]~output_o $end
$var wire 1 +# Reg3[9]~output_o $end
$var wire 1 ,# Reg3[10]~output_o $end
$var wire 1 -# Reg3[11]~output_o $end
$var wire 1 .# Reg3[12]~output_o $end
$var wire 1 /# Reg3[13]~output_o $end
$var wire 1 0# Reg3[14]~output_o $end
$var wire 1 1# Reg3[15]~output_o $end
$var wire 1 2# Reg3[16]~output_o $end
$var wire 1 3# Reg3[17]~output_o $end
$var wire 1 4# Reg3[18]~output_o $end
$var wire 1 5# Reg3[19]~output_o $end
$var wire 1 6# Reg3[20]~output_o $end
$var wire 1 7# Reg3[21]~output_o $end
$var wire 1 8# Reg3[22]~output_o $end
$var wire 1 9# Reg3[23]~output_o $end
$var wire 1 :# Reg3[24]~output_o $end
$var wire 1 ;# Reg3[25]~output_o $end
$var wire 1 <# Reg3[26]~output_o $end
$var wire 1 =# Reg3[27]~output_o $end
$var wire 1 ># Reg3[28]~output_o $end
$var wire 1 ?# Reg3[29]~output_o $end
$var wire 1 @# Reg3[30]~output_o $end
$var wire 1 A# Reg3[31]~output_o $end
$var wire 1 B# saida2Regs[0]~output_o $end
$var wire 1 C# saida2Regs[1]~output_o $end
$var wire 1 D# saida2Regs[2]~output_o $end
$var wire 1 E# saida2Regs[3]~output_o $end
$var wire 1 F# saida2Regs[4]~output_o $end
$var wire 1 G# saida2Regs[5]~output_o $end
$var wire 1 H# saida2Regs[6]~output_o $end
$var wire 1 I# saida2Regs[7]~output_o $end
$var wire 1 J# saida2Regs[8]~output_o $end
$var wire 1 K# saida2Regs[9]~output_o $end
$var wire 1 L# saida2Regs[10]~output_o $end
$var wire 1 M# saida2Regs[11]~output_o $end
$var wire 1 N# saida2Regs[12]~output_o $end
$var wire 1 O# saida2Regs[13]~output_o $end
$var wire 1 P# saida2Regs[14]~output_o $end
$var wire 1 Q# saida2Regs[15]~output_o $end
$var wire 1 R# saida2Regs[16]~output_o $end
$var wire 1 S# saida2Regs[17]~output_o $end
$var wire 1 T# saida2Regs[18]~output_o $end
$var wire 1 U# saida2Regs[19]~output_o $end
$var wire 1 V# saida2Regs[20]~output_o $end
$var wire 1 W# saida2Regs[21]~output_o $end
$var wire 1 X# saida2Regs[22]~output_o $end
$var wire 1 Y# saida2Regs[23]~output_o $end
$var wire 1 Z# saida2Regs[24]~output_o $end
$var wire 1 [# saida2Regs[25]~output_o $end
$var wire 1 \# saida2Regs[26]~output_o $end
$var wire 1 ]# saida2Regs[27]~output_o $end
$var wire 1 ^# saida2Regs[28]~output_o $end
$var wire 1 _# saida2Regs[29]~output_o $end
$var wire 1 `# saida2Regs[30]~output_o $end
$var wire 1 a# saida2Regs[31]~output_o $end
$var wire 1 b# instrucao[0]~output_o $end
$var wire 1 c# instrucao[1]~output_o $end
$var wire 1 d# instrucao[2]~output_o $end
$var wire 1 e# instrucao[3]~output_o $end
$var wire 1 f# instrucao[4]~output_o $end
$var wire 1 g# instrucao[5]~output_o $end
$var wire 1 h# instrucao[6]~output_o $end
$var wire 1 i# instrucao[7]~output_o $end
$var wire 1 j# instrucao[8]~output_o $end
$var wire 1 k# instrucao[9]~output_o $end
$var wire 1 l# instrucao[10]~output_o $end
$var wire 1 m# instrucao[11]~output_o $end
$var wire 1 n# instrucao[12]~output_o $end
$var wire 1 o# instrucao[13]~output_o $end
$var wire 1 p# instrucao[14]~output_o $end
$var wire 1 q# instrucao[15]~output_o $end
$var wire 1 r# instrucao[16]~output_o $end
$var wire 1 s# instrucao[17]~output_o $end
$var wire 1 t# instrucao[18]~output_o $end
$var wire 1 u# instrucao[19]~output_o $end
$var wire 1 v# instrucao[20]~output_o $end
$var wire 1 w# instrucao[21]~output_o $end
$var wire 1 x# instrucao[22]~output_o $end
$var wire 1 y# instrucao[23]~output_o $end
$var wire 1 z# instrucao[24]~output_o $end
$var wire 1 {# instrucao[25]~output_o $end
$var wire 1 |# instrucao[26]~output_o $end
$var wire 1 }# instrucao[27]~output_o $end
$var wire 1 ~# instrucao[28]~output_o $end
$var wire 1 !$ instrucao[29]~output_o $end
$var wire 1 "$ instrucao[30]~output_o $end
$var wire 1 #$ instrucao[31]~output_o $end
$var wire 1 $$ entrada1_ULA[0]~output_o $end
$var wire 1 %$ entrada1_ULA[1]~output_o $end
$var wire 1 &$ entrada1_ULA[2]~output_o $end
$var wire 1 '$ entrada1_ULA[3]~output_o $end
$var wire 1 ($ entrada1_ULA[4]~output_o $end
$var wire 1 )$ entrada1_ULA[5]~output_o $end
$var wire 1 *$ entrada1_ULA[6]~output_o $end
$var wire 1 +$ entrada1_ULA[7]~output_o $end
$var wire 1 ,$ entrada1_ULA[8]~output_o $end
$var wire 1 -$ entrada1_ULA[9]~output_o $end
$var wire 1 .$ entrada1_ULA[10]~output_o $end
$var wire 1 /$ entrada1_ULA[11]~output_o $end
$var wire 1 0$ entrada1_ULA[12]~output_o $end
$var wire 1 1$ entrada1_ULA[13]~output_o $end
$var wire 1 2$ entrada1_ULA[14]~output_o $end
$var wire 1 3$ entrada1_ULA[15]~output_o $end
$var wire 1 4$ entrada1_ULA[16]~output_o $end
$var wire 1 5$ entrada1_ULA[17]~output_o $end
$var wire 1 6$ entrada1_ULA[18]~output_o $end
$var wire 1 7$ entrada1_ULA[19]~output_o $end
$var wire 1 8$ entrada1_ULA[20]~output_o $end
$var wire 1 9$ entrada1_ULA[21]~output_o $end
$var wire 1 :$ entrada1_ULA[22]~output_o $end
$var wire 1 ;$ entrada1_ULA[23]~output_o $end
$var wire 1 <$ entrada1_ULA[24]~output_o $end
$var wire 1 =$ entrada1_ULA[25]~output_o $end
$var wire 1 >$ entrada1_ULA[26]~output_o $end
$var wire 1 ?$ entrada1_ULA[27]~output_o $end
$var wire 1 @$ entrada1_ULA[28]~output_o $end
$var wire 1 A$ entrada1_ULA[29]~output_o $end
$var wire 1 B$ entrada1_ULA[30]~output_o $end
$var wire 1 C$ entrada1_ULA[31]~output_o $end
$var wire 1 D$ entrada2_ULA[0]~output_o $end
$var wire 1 E$ entrada2_ULA[1]~output_o $end
$var wire 1 F$ entrada2_ULA[2]~output_o $end
$var wire 1 G$ entrada2_ULA[3]~output_o $end
$var wire 1 H$ entrada2_ULA[4]~output_o $end
$var wire 1 I$ entrada2_ULA[5]~output_o $end
$var wire 1 J$ entrada2_ULA[6]~output_o $end
$var wire 1 K$ entrada2_ULA[7]~output_o $end
$var wire 1 L$ entrada2_ULA[8]~output_o $end
$var wire 1 M$ entrada2_ULA[9]~output_o $end
$var wire 1 N$ entrada2_ULA[10]~output_o $end
$var wire 1 O$ entrada2_ULA[11]~output_o $end
$var wire 1 P$ entrada2_ULA[12]~output_o $end
$var wire 1 Q$ entrada2_ULA[13]~output_o $end
$var wire 1 R$ entrada2_ULA[14]~output_o $end
$var wire 1 S$ entrada2_ULA[15]~output_o $end
$var wire 1 T$ entrada2_ULA[16]~output_o $end
$var wire 1 U$ entrada2_ULA[17]~output_o $end
$var wire 1 V$ entrada2_ULA[18]~output_o $end
$var wire 1 W$ entrada2_ULA[19]~output_o $end
$var wire 1 X$ entrada2_ULA[20]~output_o $end
$var wire 1 Y$ entrada2_ULA[21]~output_o $end
$var wire 1 Z$ entrada2_ULA[22]~output_o $end
$var wire 1 [$ entrada2_ULA[23]~output_o $end
$var wire 1 \$ entrada2_ULA[24]~output_o $end
$var wire 1 ]$ entrada2_ULA[25]~output_o $end
$var wire 1 ^$ entrada2_ULA[26]~output_o $end
$var wire 1 _$ entrada2_ULA[27]~output_o $end
$var wire 1 `$ entrada2_ULA[28]~output_o $end
$var wire 1 a$ entrada2_ULA[29]~output_o $end
$var wire 1 b$ entrada2_ULA[30]~output_o $end
$var wire 1 c$ entrada2_ULA[31]~output_o $end
$var wire 1 d$ saida[0]~output_o $end
$var wire 1 e$ saida[1]~output_o $end
$var wire 1 f$ saida[2]~output_o $end
$var wire 1 g$ saida[3]~output_o $end
$var wire 1 h$ saida[4]~output_o $end
$var wire 1 i$ saida[5]~output_o $end
$var wire 1 j$ saida[6]~output_o $end
$var wire 1 k$ saida[7]~output_o $end
$var wire 1 l$ saida[8]~output_o $end
$var wire 1 m$ saida[9]~output_o $end
$var wire 1 n$ saida[10]~output_o $end
$var wire 1 o$ saida[11]~output_o $end
$var wire 1 p$ saida[12]~output_o $end
$var wire 1 q$ saida[13]~output_o $end
$var wire 1 r$ saida[14]~output_o $end
$var wire 1 s$ saida[15]~output_o $end
$var wire 1 t$ saida[16]~output_o $end
$var wire 1 u$ saida[17]~output_o $end
$var wire 1 v$ saida[18]~output_o $end
$var wire 1 w$ saida[19]~output_o $end
$var wire 1 x$ saida[20]~output_o $end
$var wire 1 y$ saida[21]~output_o $end
$var wire 1 z$ saida[22]~output_o $end
$var wire 1 {$ saida[23]~output_o $end
$var wire 1 |$ saida[24]~output_o $end
$var wire 1 }$ saida[25]~output_o $end
$var wire 1 ~$ saida[26]~output_o $end
$var wire 1 !% saida[27]~output_o $end
$var wire 1 "% saida[28]~output_o $end
$var wire 1 #% saida[29]~output_o $end
$var wire 1 $% saida[30]~output_o $end
$var wire 1 %% saida[31]~output_o $end
$var wire 1 &% saidaExtensor[0]~output_o $end
$var wire 1 '% saidaExtensor[1]~output_o $end
$var wire 1 (% saidaExtensor[2]~output_o $end
$var wire 1 )% saidaExtensor[3]~output_o $end
$var wire 1 *% saidaExtensor[4]~output_o $end
$var wire 1 +% saidaExtensor[5]~output_o $end
$var wire 1 ,% saidaExtensor[6]~output_o $end
$var wire 1 -% saidaExtensor[7]~output_o $end
$var wire 1 .% saidaExtensor[8]~output_o $end
$var wire 1 /% saidaExtensor[9]~output_o $end
$var wire 1 0% saidaExtensor[10]~output_o $end
$var wire 1 1% saidaExtensor[11]~output_o $end
$var wire 1 2% saidaExtensor[12]~output_o $end
$var wire 1 3% saidaExtensor[13]~output_o $end
$var wire 1 4% saidaExtensor[14]~output_o $end
$var wire 1 5% saidaExtensor[15]~output_o $end
$var wire 1 6% saidaExtensor[16]~output_o $end
$var wire 1 7% saidaExtensor[17]~output_o $end
$var wire 1 8% saidaExtensor[18]~output_o $end
$var wire 1 9% saidaExtensor[19]~output_o $end
$var wire 1 :% saidaExtensor[20]~output_o $end
$var wire 1 ;% saidaExtensor[21]~output_o $end
$var wire 1 <% saidaExtensor[22]~output_o $end
$var wire 1 =% saidaExtensor[23]~output_o $end
$var wire 1 >% saidaExtensor[24]~output_o $end
$var wire 1 ?% saidaExtensor[25]~output_o $end
$var wire 1 @% saidaExtensor[26]~output_o $end
$var wire 1 A% saidaExtensor[27]~output_o $end
$var wire 1 B% saidaExtensor[28]~output_o $end
$var wire 1 C% saidaExtensor[29]~output_o $end
$var wire 1 D% saidaExtensor[30]~output_o $end
$var wire 1 E% saidaExtensor[31]~output_o $end
$var wire 1 F% dadolido[0]~output_o $end
$var wire 1 G% dadolido[1]~output_o $end
$var wire 1 H% dadolido[2]~output_o $end
$var wire 1 I% dadolido[3]~output_o $end
$var wire 1 J% dadolido[4]~output_o $end
$var wire 1 K% dadolido[5]~output_o $end
$var wire 1 L% dadolido[6]~output_o $end
$var wire 1 M% dadolido[7]~output_o $end
$var wire 1 N% dadolido[8]~output_o $end
$var wire 1 O% dadolido[9]~output_o $end
$var wire 1 P% dadolido[10]~output_o $end
$var wire 1 Q% dadolido[11]~output_o $end
$var wire 1 R% dadolido[12]~output_o $end
$var wire 1 S% dadolido[13]~output_o $end
$var wire 1 T% dadolido[14]~output_o $end
$var wire 1 U% dadolido[15]~output_o $end
$var wire 1 V% dadolido[16]~output_o $end
$var wire 1 W% dadolido[17]~output_o $end
$var wire 1 X% dadolido[18]~output_o $end
$var wire 1 Y% dadolido[19]~output_o $end
$var wire 1 Z% dadolido[20]~output_o $end
$var wire 1 [% dadolido[21]~output_o $end
$var wire 1 \% dadolido[22]~output_o $end
$var wire 1 ]% dadolido[23]~output_o $end
$var wire 1 ^% dadolido[24]~output_o $end
$var wire 1 _% dadolido[25]~output_o $end
$var wire 1 `% dadolido[26]~output_o $end
$var wire 1 a% dadolido[27]~output_o $end
$var wire 1 b% dadolido[28]~output_o $end
$var wire 1 c% dadolido[29]~output_o $end
$var wire 1 d% dadolido[30]~output_o $end
$var wire 1 e% dadolido[31]~output_o $end
$var wire 1 f% ula_control[0]~output_o $end
$var wire 1 g% ula_control[1]~output_o $end
$var wire 1 h% ula_control[2]~output_o $end
$var wire 1 i% ula_control[3]~output_o $end
$var wire 1 j% mux_ulamem~output_o $end
$var wire 1 k% end1[0]~output_o $end
$var wire 1 l% end1[1]~output_o $end
$var wire 1 m% end1[2]~output_o $end
$var wire 1 n% end1[3]~output_o $end
$var wire 1 o% end1[4]~output_o $end
$var wire 1 p% end2[0]~output_o $end
$var wire 1 q% end2[1]~output_o $end
$var wire 1 r% end2[2]~output_o $end
$var wire 1 s% end2[3]~output_o $end
$var wire 1 t% end2[4]~output_o $end
$var wire 1 u% end3[0]~output_o $end
$var wire 1 v% end3[1]~output_o $end
$var wire 1 w% end3[2]~output_o $end
$var wire 1 x% end3[3]~output_o $end
$var wire 1 y% end3[4]~output_o $end
$var wire 1 z% clk~input_o $end
$var wire 1 {% memoriaInst|rom~12_combout $end
$var wire 1 |% memoriaInst|rom~13_combout $end
$var wire 1 }% somador1|Add0~1 $end
$var wire 1 ~% somador1|Add0~3 $end
$var wire 1 !& somador1|Add0~4_combout $end
$var wire 1 "& somador1|Add0~2_combout $end
$var wire 1 #& somador1|Add0~0_combout $end
$var wire 1 $& somador2|Add0~1 $end
$var wire 1 %& somador2|Add0~3 $end
$var wire 1 && somador2|Add0~4_combout $end
$var wire 1 '& memoriaInst|rom~3_combout $end
$var wire 1 (& memoriaInst|rom~4_combout $end
$var wire 1 )& somador1|Add0~5 $end
$var wire 1 *& somador1|Add0~7 $end
$var wire 1 +& somador1|Add0~8_combout $end
$var wire 1 ,& somador1|Add0~6_combout $end
$var wire 1 -& somador2|Add0~5 $end
$var wire 1 .& somador2|Add0~7 $end
$var wire 1 /& somador2|Add0~8_combout $end
$var wire 1 0& PC|q[6]~2_combout $end
$var wire 1 1& memoriaInst|rom~5_combout $end
$var wire 1 2& memoriaInst|rom~6_combout $end
$var wire 1 3& memoriaInst|rom~7_combout $end
$var wire 1 4& fd_ctrl|Equal0~0_combout $end
$var wire 1 5& memoriaInst|rom~8_combout $end
$var wire 1 6& somador1|Add0~13 $end
$var wire 1 7& somador1|Add0~14_combout $end
$var wire 1 8& somador1|Add0~9 $end
$var wire 1 9& somador1|Add0~10_combout $end
$var wire 1 :& somador2|Add0~9 $end
$var wire 1 ;& somador2|Add0~11 $end
$var wire 1 <& somador2|Add0~13 $end
$var wire 1 =& somador2|Add0~15_combout $end
$var wire 1 >& PC|q[9]~4_combout $end
$var wire 1 ?& memoriaInst|rom~9_combout $end
$var wire 1 @& fd_ctrl|Equal1~0_combout $end
$var wire 1 A& mux_ULA|Y[6]~6_combout $end
$var wire 1 B& memoriaInst|rom~26_combout $end
$var wire 1 C& fd_ctrl|ULAop[1]~0_combout $end
$var wire 1 D& memoriaInst|rom~27_combout $end
$var wire 1 E& mux_RtRd|Y[2]~6_combout $end
$var wire 1 F& memoriaInst|rom~24_combout $end
$var wire 1 G& memoriaInst|rom~28_combout $end
$var wire 1 H& mux_RtRd|Y[1]~3_combout $end
$var wire 1 I& memoriaInst|rom~22_combout $end
$var wire 1 J& memoriaInst|rom~29_combout $end
$var wire 1 K& mux_RtRd|Y[0]~2_combout $end
$var wire 1 L& regs|registrador~1270_combout $end
$var wire 1 M& regs|registrador~1278_combout $end
$var wire 1 N& regs|registrador~108_q $end
$var wire 1 O& memoriaInst|rom~18_combout $end
$var wire 1 P& memoriaInst|rom~19_combout $end
$var wire 1 Q& regs|registrador~1271_combout $end
$var wire 1 R& regs|registrador~1279_combout $end
$var wire 1 S& regs|registrador~76_q $end
$var wire 1 T& memoriaInst|rom~20_combout $end
$var wire 1 U& memoriaInst|rom~21_combout $end
$var wire 1 V& regs|registrador~1272_combout $end
$var wire 1 W& regs|registrador~1280_combout $end
$var wire 1 X& regs|registrador~44_q $end
$var wire 1 Y& regs|registrador~1114_combout $end
$var wire 1 Z& regs|registrador~1273_combout $end
$var wire 1 [& regs|registrador~1281_combout $end
$var wire 1 \& regs|registrador~140_q $end
$var wire 1 ]& regs|registrador~1115_combout $end
$var wire 1 ^& regs|saidaA[6]~6_combout $end
$var wire 1 _& ula_ctrl|ula_ctrl~52_combout $end
$var wire 1 `& ula_ctrl|ula_ctrl~51_combout $end
$var wire 1 a& ula_ctrl|ula_ctrl~53_combout $end
$var wire 1 b& ula_ctrl|ula_ctrl~56_combout $end
$var wire 1 c& ula_ctrl|ula_ctrl[1]~57_combout $end
$var wire 1 d& ula_ctrl|ula_ctrl[1]~54_combout $end
$var wire 1 e& ula_ctrl|ula_ctrl[2]~55_combout $end
$var wire 1 f& regs|registrador~1274_combout $end
$var wire 1 g& regs|registrador~1282_combout $end
$var wire 1 h& regs|registrador~204_q $end
$var wire 1 i& memoriaInst|rom~23_combout $end
$var wire 1 j& regs|registrador~1275_combout $end
$var wire 1 k& regs|registrador~1283_combout $end
$var wire 1 l& regs|registrador~236_q $end
$var wire 1 m& memoriaInst|rom~25_combout $end
$var wire 1 n& regs|registrador~1276_combout $end
$var wire 1 o& regs|registrador~1284_combout $end
$var wire 1 p& regs|registrador~172_q $end
$var wire 1 q& regs|registrador~1116_combout $end
$var wire 1 r& regs|registrador~1277_combout $end
$var wire 1 s& regs|registrador~1285_combout $end
$var wire 1 t& regs|registrador~268_q $end
$var wire 1 u& regs|registrador~1117_combout $end
$var wire 1 v& regs|registrador~1118_combout $end
$var wire 1 w& regs|registrador~1119_combout $end
$var wire 1 x& mux_Rt_im|Y[31]~48_combout $end
$var wire 1 y& mux_Rt_im|Y[6]~50_combout $end
$var wire 1 z& regs|registrador~75_q $end
$var wire 1 {& regs|registrador~107_q $end
$var wire 1 |& regs|registrador~43_q $end
$var wire 1 }& regs|registrador~1108_combout $end
$var wire 1 ~& regs|registrador~139_q $end
$var wire 1 !' regs|registrador~1109_combout $end
$var wire 1 "' regs|saidaA[5]~5_combout $end
$var wire 1 #' regs|registrador~106_q $end
$var wire 1 $' regs|registrador~74_q $end
$var wire 1 %' regs|registrador~42_q $end
$var wire 1 &' regs|registrador~1102_combout $end
$var wire 1 '' regs|registrador~138_q $end
$var wire 1 (' regs|registrador~1103_combout $end
$var wire 1 )' regs|saidaA[4]~4_combout $end
$var wire 1 *' memoriaInst|rom~16_combout $end
$var wire 1 +' regs|registrador~73_q $end
$var wire 1 ,' regs|registrador~105_q $end
$var wire 1 -' regs|registrador~41_q $end
$var wire 1 .' regs|registrador~1096_combout $end
$var wire 1 /' regs|registrador~137_q $end
$var wire 1 0' regs|registrador~1097_combout $end
$var wire 1 1' regs|saidaA[3]~3_combout $end
$var wire 1 2' memoriaDados|ram~2_combout $end
$var wire 1 3' mux_ULA|Y[2]~2_combout $end
$var wire 1 4' regs|registrador~200_q $end
$var wire 1 5' regs|registrador~232_q $end
$var wire 1 6' regs|registrador~168_q $end
$var wire 1 7' regs|registrador~1080_combout $end
$var wire 1 8' regs|registrador~264_q $end
$var wire 1 9' regs|registrador~1081_combout $end
$var wire 1 :' regs|registrador~104_q $end
$var wire 1 ;' regs|registrador~72_q $end
$var wire 1 <' regs|registrador~40_q $end
$var wire 1 =' regs|registrador~1082_combout $end
$var wire 1 >' regs|registrador~136_q $end
$var wire 1 ?' regs|registrador~1083_combout $end
$var wire 1 @' regs|Equal1~8_combout $end
$var wire 1 A' regs|saidaB[2]~0_combout $end
$var wire 1 B' mux_Rt_im|Y[2]~76_combout $end
$var wire 1 C' regs|registrador~1078_combout $end
$var wire 1 D' regs|registrador~1079_combout $end
$var wire 1 E' regs|saidaA[2]~0_combout $end
$var wire 1 F' memoriaDados|ram~1_combout $end
$var wire 1 G' regs|registrador~71_q $end
$var wire 1 H' regs|registrador~103_q $end
$var wire 1 I' regs|registrador~39_q $end
$var wire 1 J' regs|registrador~1088_combout $end
$var wire 1 K' regs|registrador~135_q $end
$var wire 1 L' regs|registrador~1089_combout $end
$var wire 1 M' regs|saidaA[1]~1_combout $end
$var wire 1 N' regs|registrador~102_q $end
$var wire 1 O' regs|registrador~70_q $end
$var wire 1 P' regs|registrador~38_q $end
$var wire 1 Q' regs|registrador~1090_combout $end
$var wire 1 R' regs|registrador~134_q $end
$var wire 1 S' regs|registrador~1091_combout $end
$var wire 1 T' regs|saidaA[0]~2_combout $end
$var wire 1 U' regs|registrador~198_q $end
$var wire 1 V' regs|registrador~230_q $end
$var wire 1 W' regs|registrador~166_q $end
$var wire 1 X' regs|registrador~1092_combout $end
$var wire 1 Y' regs|registrador~262_q $end
$var wire 1 Z' regs|registrador~1093_combout $end
$var wire 1 [' regs|registrador~1094_combout $end
$var wire 1 \' regs|registrador~1095_combout $end
$var wire 1 ]' regs|saidaB[0]~2_combout $end
$var wire 1 ^' mux_Rt_im|Y[0]~78_combout $end
$var wire 1 _' ula|full_adder|c_out[0]~0_combout $end
$var wire 1 `' ula|mux4|Mux30~0_combout $end
$var wire 1 a' ula|mux4|Mux30~1_combout $end
$var wire 1 b' mux_ULA|Y[1]~1_combout $end
$var wire 1 c' regs|registrador~199_q $end
$var wire 1 d' regs|registrador~231_q $end
$var wire 1 e' regs|registrador~167_q $end
$var wire 1 f' regs|registrador~1084_combout $end
$var wire 1 g' regs|registrador~263_q $end
$var wire 1 h' regs|registrador~1085_combout $end
$var wire 1 i' regs|registrador~1086_combout $end
$var wire 1 j' regs|registrador~1087_combout $end
$var wire 1 k' regs|saidaB[1]~1_combout $end
$var wire 1 l' mux_Rt_im|Y[1]~77_combout $end
$var wire 1 m' ula|full_adder|c_out[1]~1_combout $end
$var wire 1 n' ula|full_adder|c_out[2]~2_combout $end
$var wire 1 o' ula|mux4|Mux28~0_combout $end
$var wire 1 p' ula|mux4|Mux28~1_combout $end
$var wire 1 q' mux_ULA|Y[3]~3_combout $end
$var wire 1 r' regs|registrador~201_q $end
$var wire 1 s' regs|registrador~233_q $end
$var wire 1 t' regs|registrador~169_q $end
$var wire 1 u' regs|registrador~1098_combout $end
$var wire 1 v' regs|registrador~265_q $end
$var wire 1 w' regs|registrador~1099_combout $end
$var wire 1 x' regs|registrador~1100_combout $end
$var wire 1 y' regs|registrador~1101_combout $end
$var wire 1 z' regs|saidaB[3]~3_combout $end
$var wire 1 {' mux_Rt_im|Y[3]~79_combout $end
$var wire 1 |' ula|full_adder|c_out[3]~3_combout $end
$var wire 1 }' ula|mux4|Mux27~0_combout $end
$var wire 1 ~' ula|mux4|Mux27~1_combout $end
$var wire 1 !( mux_ULA|Y[4]~4_combout $end
$var wire 1 "( regs|registrador~202_q $end
$var wire 1 #( regs|registrador~234_q $end
$var wire 1 $( regs|registrador~170_q $end
$var wire 1 %( regs|registrador~1104_combout $end
$var wire 1 &( regs|registrador~266_q $end
$var wire 1 '( regs|registrador~1105_combout $end
$var wire 1 (( regs|registrador~1106_combout $end
$var wire 1 )( regs|registrador~1107_combout $end
$var wire 1 *( mux_Rt_im|Y[4]~49_combout $end
$var wire 1 +( ula|full_adder|c_out[4]~4_combout $end
$var wire 1 ,( ula|mux4|Mux26~0_combout $end
$var wire 1 -( ula|mux4|Mux26~1_combout $end
$var wire 1 .( mux_ULA|Y[5]~5_combout $end
$var wire 1 /( regs|registrador~203_q $end
$var wire 1 0( regs|registrador~235_q $end
$var wire 1 1( regs|registrador~171_q $end
$var wire 1 2( regs|registrador~1110_combout $end
$var wire 1 3( regs|registrador~267_q $end
$var wire 1 4( regs|registrador~1111_combout $end
$var wire 1 5( regs|registrador~1112_combout $end
$var wire 1 6( regs|registrador~1113_combout $end
$var wire 1 7( regs|saidaB[5]~4_combout $end
$var wire 1 8( mux_Rt_im|Y[5]~80_combout $end
$var wire 1 9( ula|full_adder|c_out[5]~5_combout $end
$var wire 1 :( ula|mux4|Mux25~0_combout $end
$var wire 1 ;( ula|mux4|Mux25~1_combout $end
$var wire 1 <( mux_ULA|Y[7]~7_combout $end
$var wire 1 =( regs|registrador~77_q $end
$var wire 1 >( regs|registrador~109_q $end
$var wire 1 ?( regs|registrador~45_q $end
$var wire 1 @( regs|registrador~1120_combout $end
$var wire 1 A( regs|registrador~141_q $end
$var wire 1 B( regs|registrador~1121_combout $end
$var wire 1 C( regs|saidaA[7]~7_combout $end
$var wire 1 D( regs|registrador~205_q $end
$var wire 1 E( regs|registrador~237_q $end
$var wire 1 F( regs|registrador~173_q $end
$var wire 1 G( regs|registrador~1122_combout $end
$var wire 1 H( regs|registrador~269_q $end
$var wire 1 I( regs|registrador~1123_combout $end
$var wire 1 J( regs|registrador~1124_combout $end
$var wire 1 K( regs|registrador~1125_combout $end
$var wire 1 L( mux_Rt_im|Y[7]~51_combout $end
$var wire 1 M( ula|full_adder|c_out[6]~6_combout $end
$var wire 1 N( ula|mux4|Mux24~0_combout $end
$var wire 1 O( ula|mux4|Mux24~1_combout $end
$var wire 1 P( and_beq~0_combout $end
$var wire 1 Q( mux_ULA|Y[10]~10_combout $end
$var wire 1 R( regs|registrador~112_q $end
$var wire 1 S( regs|registrador~80_q $end
$var wire 1 T( regs|registrador~48_q $end
$var wire 1 U( regs|registrador~1126_combout $end
$var wire 1 V( regs|registrador~144_q $end
$var wire 1 W( regs|registrador~1127_combout $end
$var wire 1 X( regs|saidaA[10]~8_combout $end
$var wire 1 Y( regs|registrador~208_q $end
$var wire 1 Z( regs|registrador~240_q $end
$var wire 1 [( regs|registrador~176_q $end
$var wire 1 \( regs|registrador~1128_combout $end
$var wire 1 ]( regs|registrador~272_q $end
$var wire 1 ^( regs|registrador~1129_combout $end
$var wire 1 _( regs|registrador~1130_combout $end
$var wire 1 `( regs|registrador~1131_combout $end
$var wire 1 a( mux_Rt_im|Y[10]~52_combout $end
$var wire 1 b( regs|registrador~79_q $end
$var wire 1 c( regs|registrador~111_q $end
$var wire 1 d( regs|registrador~47_q $end
$var wire 1 e( regs|registrador~1136_combout $end
$var wire 1 f( regs|registrador~143_q $end
$var wire 1 g( regs|registrador~1137_combout $end
$var wire 1 h( regs|saidaA[9]~9_combout $end
$var wire 1 i( regs|registrador~110_q $end
$var wire 1 j( regs|registrador~78_q $end
$var wire 1 k( regs|registrador~46_q $end
$var wire 1 l( regs|registrador~1142_combout $end
$var wire 1 m( regs|registrador~142_q $end
$var wire 1 n( regs|registrador~1143_combout $end
$var wire 1 o( regs|saidaA[8]~10_combout $end
$var wire 1 p( ula|full_adder|c_out[7]~7_combout $end
$var wire 1 q( ula|mux4|Mux23~0_combout $end
$var wire 1 r( ula|mux4|Mux23~1_combout $end
$var wire 1 s( mux_ULA|Y[8]~8_combout $end
$var wire 1 t( regs|registrador~206_q $end
$var wire 1 u( regs|registrador~238_q $end
$var wire 1 v( regs|registrador~174_q $end
$var wire 1 w( regs|registrador~1138_combout $end
$var wire 1 x( regs|registrador~270_q $end
$var wire 1 y( regs|registrador~1139_combout $end
$var wire 1 z( regs|registrador~1140_combout $end
$var wire 1 {( regs|registrador~1141_combout $end
$var wire 1 |( mux_Rt_im|Y[8]~54_combout $end
$var wire 1 }( ula|full_adder|c_out[8]~8_combout $end
$var wire 1 ~( ula|mux4|Mux22~0_combout $end
$var wire 1 !) ula|mux4|Mux22~1_combout $end
$var wire 1 ") mux_ULA|Y[9]~9_combout $end
$var wire 1 #) regs|registrador~207_q $end
$var wire 1 $) regs|registrador~239_q $end
$var wire 1 %) regs|registrador~175_q $end
$var wire 1 &) regs|registrador~1132_combout $end
$var wire 1 ') regs|registrador~271_q $end
$var wire 1 () regs|registrador~1133_combout $end
$var wire 1 )) regs|registrador~1134_combout $end
$var wire 1 *) regs|registrador~1135_combout $end
$var wire 1 +) mux_Rt_im|Y[9]~53_combout $end
$var wire 1 ,) ula|full_adder|c_out[9]~9_combout $end
$var wire 1 -) ula|mux4|Mux21~0_combout $end
$var wire 1 .) ula|mux4|Mux21~1_combout $end
$var wire 1 /) and_beq~1_combout $end
$var wire 1 0) and_beq~2_combout $end
$var wire 1 1) mux_ULA|Y[11]~11_combout $end
$var wire 1 2) regs|registrador~81_q $end
$var wire 1 3) regs|registrador~113_q $end
$var wire 1 4) regs|registrador~49_q $end
$var wire 1 5) regs|registrador~1268_combout $end
$var wire 1 6) regs|registrador~145_q $end
$var wire 1 7) regs|registrador~1269_combout $end
$var wire 1 8) regs|saidaA[11]~31_combout $end
$var wire 1 9) regs|registrador~209_q $end
$var wire 1 :) regs|registrador~241_q $end
$var wire 1 ;) regs|registrador~177_q $end
$var wire 1 <) regs|registrador~1264_combout $end
$var wire 1 =) regs|registrador~273_q $end
$var wire 1 >) regs|registrador~1265_combout $end
$var wire 1 ?) regs|registrador~1266_combout $end
$var wire 1 @) regs|registrador~1267_combout $end
$var wire 1 A) regs|saidaB[11]~8_combout $end
$var wire 1 B) mux_Rt_im|Y[11]~75_combout $end
$var wire 1 C) ula|full_adder|c_out[10]~10_combout $end
$var wire 1 D) ula|mux4|Mux20~0_combout $end
$var wire 1 E) ula|mux4|Mux20~1_combout $end
$var wire 1 F) mux_ULA|Y[12]~12_combout $end
$var wire 1 G) regs|registrador~114_q $end
$var wire 1 H) regs|registrador~82_q $end
$var wire 1 I) regs|registrador~50_q $end
$var wire 1 J) regs|registrador~1262_combout $end
$var wire 1 K) regs|registrador~146_q $end
$var wire 1 L) regs|registrador~1263_combout $end
$var wire 1 M) regs|saidaA[12]~30_combout $end
$var wire 1 N) regs|registrador~210_q $end
$var wire 1 O) regs|registrador~242_q $end
$var wire 1 P) regs|registrador~178_q $end
$var wire 1 Q) regs|registrador~1258_combout $end
$var wire 1 R) regs|registrador~274_q $end
$var wire 1 S) regs|registrador~1259_combout $end
$var wire 1 T) regs|registrador~1260_combout $end
$var wire 1 U) regs|registrador~1261_combout $end
$var wire 1 V) regs|saidaB[12]~7_combout $end
$var wire 1 W) mux_Rt_im|Y[12]~74_combout $end
$var wire 1 X) ula|full_adder|c_out[11]~11_combout $end
$var wire 1 Y) ula|mux4|Mux19~0_combout $end
$var wire 1 Z) ula|mux4|Mux19~1_combout $end
$var wire 1 [) and_beq~3_combout $end
$var wire 1 \) mux_ULA|Y[13]~13_combout $end
$var wire 1 ]) regs|registrador~83_q $end
$var wire 1 ^) regs|registrador~115_q $end
$var wire 1 _) regs|registrador~51_q $end
$var wire 1 `) regs|registrador~1256_combout $end
$var wire 1 a) regs|registrador~147_q $end
$var wire 1 b) regs|registrador~1257_combout $end
$var wire 1 c) regs|saidaA[13]~29_combout $end
$var wire 1 d) regs|registrador~211_q $end
$var wire 1 e) regs|registrador~243_q $end
$var wire 1 f) regs|registrador~179_q $end
$var wire 1 g) regs|registrador~1252_combout $end
$var wire 1 h) regs|registrador~275_q $end
$var wire 1 i) regs|registrador~1253_combout $end
$var wire 1 j) regs|registrador~1254_combout $end
$var wire 1 k) regs|registrador~1255_combout $end
$var wire 1 l) regs|saidaB[13]~6_combout $end
$var wire 1 m) mux_Rt_im|Y[13]~73_combout $end
$var wire 1 n) ula|full_adder|c_out[12]~12_combout $end
$var wire 1 o) ula|mux4|Mux18~0_combout $end
$var wire 1 p) ula|mux4|Mux18~1_combout $end
$var wire 1 q) mux_ULA|Y[14]~14_combout $end
$var wire 1 r) regs|registrador~116_q $end
$var wire 1 s) regs|registrador~84_q $end
$var wire 1 t) regs|registrador~52_q $end
$var wire 1 u) regs|registrador~1250_combout $end
$var wire 1 v) regs|registrador~148_q $end
$var wire 1 w) regs|registrador~1251_combout $end
$var wire 1 x) regs|saidaA[14]~28_combout $end
$var wire 1 y) regs|registrador~212_q $end
$var wire 1 z) regs|registrador~244_q $end
$var wire 1 {) regs|registrador~180_q $end
$var wire 1 |) regs|registrador~1246_combout $end
$var wire 1 }) regs|registrador~276_q $end
$var wire 1 ~) regs|registrador~1247_combout $end
$var wire 1 !* regs|registrador~1248_combout $end
$var wire 1 "* regs|registrador~1249_combout $end
$var wire 1 #* regs|saidaB[14]~5_combout $end
$var wire 1 $* mux_Rt_im|Y[14]~72_combout $end
$var wire 1 %* ula|full_adder|c_out[13]~13_combout $end
$var wire 1 &* ula|mux4|Mux17~0_combout $end
$var wire 1 '* ula|mux4|Mux17~1_combout $end
$var wire 1 (* mux_ULA|Y[15]~15_combout $end
$var wire 1 )* regs|registrador~85_q $end
$var wire 1 ** regs|registrador~117_q $end
$var wire 1 +* regs|registrador~53_q $end
$var wire 1 ,* regs|registrador~1244_combout $end
$var wire 1 -* regs|registrador~149_q $end
$var wire 1 .* regs|registrador~1245_combout $end
$var wire 1 /* regs|saidaA[15]~27_combout $end
$var wire 1 0* regs|registrador~213_q $end
$var wire 1 1* regs|registrador~245_q $end
$var wire 1 2* regs|registrador~181_q $end
$var wire 1 3* regs|registrador~1240_combout $end
$var wire 1 4* regs|registrador~277_q $end
$var wire 1 5* regs|registrador~1241_combout $end
$var wire 1 6* regs|registrador~1242_combout $end
$var wire 1 7* regs|registrador~1243_combout $end
$var wire 1 8* mux_Rt_im|Y[15]~71_combout $end
$var wire 1 9* ula|full_adder|c_out[14]~14_combout $end
$var wire 1 :* ula|mux4|Mux16~0_combout $end
$var wire 1 ;* ula|mux4|Mux16~1_combout $end
$var wire 1 <* mux_ULA|Y[16]~16_combout $end
$var wire 1 =* regs|registrador~118_q $end
$var wire 1 >* regs|registrador~86_q $end
$var wire 1 ?* regs|registrador~54_q $end
$var wire 1 @* regs|registrador~1238_combout $end
$var wire 1 A* regs|registrador~150_q $end
$var wire 1 B* regs|registrador~1239_combout $end
$var wire 1 C* regs|saidaA[16]~26_combout $end
$var wire 1 D* regs|registrador~214_q $end
$var wire 1 E* regs|registrador~246_q $end
$var wire 1 F* regs|registrador~182_q $end
$var wire 1 G* regs|registrador~1234_combout $end
$var wire 1 H* regs|registrador~278_q $end
$var wire 1 I* regs|registrador~1235_combout $end
$var wire 1 J* regs|registrador~1236_combout $end
$var wire 1 K* regs|registrador~1237_combout $end
$var wire 1 L* mux_Rt_im|Y[16]~70_combout $end
$var wire 1 M* ula|full_adder|c_out[15]~15_combout $end
$var wire 1 N* ula|mux4|Mux15~0_combout $end
$var wire 1 O* ula|mux4|Mux15~1_combout $end
$var wire 1 P* and_beq~4_combout $end
$var wire 1 Q* and_beq~5_combout $end
$var wire 1 R* mux_ULA|Y[17]~17_combout $end
$var wire 1 S* regs|registrador~87_q $end
$var wire 1 T* regs|registrador~119_q $end
$var wire 1 U* regs|registrador~55_q $end
$var wire 1 V* regs|registrador~1232_combout $end
$var wire 1 W* regs|registrador~151_q $end
$var wire 1 X* regs|registrador~1233_combout $end
$var wire 1 Y* regs|saidaA[17]~25_combout $end
$var wire 1 Z* regs|registrador~215_q $end
$var wire 1 [* regs|registrador~247_q $end
$var wire 1 \* regs|registrador~183_q $end
$var wire 1 ]* regs|registrador~1228_combout $end
$var wire 1 ^* regs|registrador~279_q $end
$var wire 1 _* regs|registrador~1229_combout $end
$var wire 1 `* regs|registrador~1230_combout $end
$var wire 1 a* regs|registrador~1231_combout $end
$var wire 1 b* mux_Rt_im|Y[17]~69_combout $end
$var wire 1 c* ula|full_adder|c_out[16]~16_combout $end
$var wire 1 d* ula|mux4|Mux14~0_combout $end
$var wire 1 e* ula|mux4|Mux14~1_combout $end
$var wire 1 f* mux_ULA|Y[18]~18_combout $end
$var wire 1 g* regs|registrador~120_q $end
$var wire 1 h* regs|registrador~88_q $end
$var wire 1 i* regs|registrador~56_q $end
$var wire 1 j* regs|registrador~1226_combout $end
$var wire 1 k* regs|registrador~152_q $end
$var wire 1 l* regs|registrador~1227_combout $end
$var wire 1 m* regs|saidaA[18]~24_combout $end
$var wire 1 n* regs|registrador~216_q $end
$var wire 1 o* regs|registrador~248_q $end
$var wire 1 p* regs|registrador~184_q $end
$var wire 1 q* regs|registrador~1222_combout $end
$var wire 1 r* regs|registrador~280_q $end
$var wire 1 s* regs|registrador~1223_combout $end
$var wire 1 t* regs|registrador~1224_combout $end
$var wire 1 u* regs|registrador~1225_combout $end
$var wire 1 v* mux_Rt_im|Y[18]~68_combout $end
$var wire 1 w* ula|full_adder|c_out[17]~17_combout $end
$var wire 1 x* ula|mux4|Mux13~0_combout $end
$var wire 1 y* ula|mux4|Mux13~1_combout $end
$var wire 1 z* mux_ULA|Y[19]~19_combout $end
$var wire 1 {* regs|registrador~89_q $end
$var wire 1 |* regs|registrador~121_q $end
$var wire 1 }* regs|registrador~57_q $end
$var wire 1 ~* regs|registrador~1220_combout $end
$var wire 1 !+ regs|registrador~153_q $end
$var wire 1 "+ regs|registrador~1221_combout $end
$var wire 1 #+ regs|saidaA[19]~23_combout $end
$var wire 1 $+ regs|registrador~217_q $end
$var wire 1 %+ regs|registrador~249_q $end
$var wire 1 &+ regs|registrador~185_q $end
$var wire 1 '+ regs|registrador~1216_combout $end
$var wire 1 (+ regs|registrador~281_q $end
$var wire 1 )+ regs|registrador~1217_combout $end
$var wire 1 *+ regs|registrador~1218_combout $end
$var wire 1 ++ regs|registrador~1219_combout $end
$var wire 1 ,+ mux_Rt_im|Y[19]~67_combout $end
$var wire 1 -+ ula|full_adder|c_out[18]~18_combout $end
$var wire 1 .+ ula|mux4|Mux12~0_combout $end
$var wire 1 /+ ula|mux4|Mux12~1_combout $end
$var wire 1 0+ mux_ULA|Y[20]~20_combout $end
$var wire 1 1+ regs|registrador~122_q $end
$var wire 1 2+ regs|registrador~90_q $end
$var wire 1 3+ regs|registrador~58_q $end
$var wire 1 4+ regs|registrador~1214_combout $end
$var wire 1 5+ regs|registrador~154_q $end
$var wire 1 6+ regs|registrador~1215_combout $end
$var wire 1 7+ regs|saidaA[20]~22_combout $end
$var wire 1 8+ regs|registrador~218_q $end
$var wire 1 9+ regs|registrador~250_q $end
$var wire 1 :+ regs|registrador~186_q $end
$var wire 1 ;+ regs|registrador~1210_combout $end
$var wire 1 <+ regs|registrador~282_q $end
$var wire 1 =+ regs|registrador~1211_combout $end
$var wire 1 >+ regs|registrador~1212_combout $end
$var wire 1 ?+ regs|registrador~1213_combout $end
$var wire 1 @+ mux_Rt_im|Y[20]~66_combout $end
$var wire 1 A+ ula|full_adder|c_out[19]~19_combout $end
$var wire 1 B+ ula|mux4|Mux11~0_combout $end
$var wire 1 C+ ula|mux4|Mux11~1_combout $end
$var wire 1 D+ and_beq~6_combout $end
$var wire 1 E+ mux_ULA|Y[21]~21_combout $end
$var wire 1 F+ regs|registrador~91_q $end
$var wire 1 G+ regs|registrador~123_q $end
$var wire 1 H+ regs|registrador~59_q $end
$var wire 1 I+ regs|registrador~1208_combout $end
$var wire 1 J+ regs|registrador~155_q $end
$var wire 1 K+ regs|registrador~1209_combout $end
$var wire 1 L+ regs|saidaA[21]~21_combout $end
$var wire 1 M+ regs|registrador~219_q $end
$var wire 1 N+ regs|registrador~251_q $end
$var wire 1 O+ regs|registrador~187_q $end
$var wire 1 P+ regs|registrador~1204_combout $end
$var wire 1 Q+ regs|registrador~283_q $end
$var wire 1 R+ regs|registrador~1205_combout $end
$var wire 1 S+ regs|registrador~1206_combout $end
$var wire 1 T+ regs|registrador~1207_combout $end
$var wire 1 U+ mux_Rt_im|Y[21]~65_combout $end
$var wire 1 V+ ula|full_adder|c_out[20]~20_combout $end
$var wire 1 W+ ula|mux4|Mux10~0_combout $end
$var wire 1 X+ ula|mux4|Mux10~1_combout $end
$var wire 1 Y+ mux_ULA|Y[22]~22_combout $end
$var wire 1 Z+ regs|registrador~124_q $end
$var wire 1 [+ regs|registrador~92_q $end
$var wire 1 \+ regs|registrador~60_q $end
$var wire 1 ]+ regs|registrador~1202_combout $end
$var wire 1 ^+ regs|registrador~156_q $end
$var wire 1 _+ regs|registrador~1203_combout $end
$var wire 1 `+ regs|saidaA[22]~20_combout $end
$var wire 1 a+ regs|registrador~220_q $end
$var wire 1 b+ regs|registrador~252_q $end
$var wire 1 c+ regs|registrador~188_q $end
$var wire 1 d+ regs|registrador~1198_combout $end
$var wire 1 e+ regs|registrador~284_q $end
$var wire 1 f+ regs|registrador~1199_combout $end
$var wire 1 g+ regs|registrador~1200_combout $end
$var wire 1 h+ regs|registrador~1201_combout $end
$var wire 1 i+ mux_Rt_im|Y[22]~64_combout $end
$var wire 1 j+ ula|full_adder|c_out[21]~21_combout $end
$var wire 1 k+ ula|mux4|Mux9~0_combout $end
$var wire 1 l+ ula|mux4|Mux9~1_combout $end
$var wire 1 m+ mux_ULA|Y[23]~23_combout $end
$var wire 1 n+ regs|registrador~93_q $end
$var wire 1 o+ regs|registrador~125_q $end
$var wire 1 p+ regs|registrador~61_q $end
$var wire 1 q+ regs|registrador~1196_combout $end
$var wire 1 r+ regs|registrador~157_q $end
$var wire 1 s+ regs|registrador~1197_combout $end
$var wire 1 t+ regs|saidaA[23]~19_combout $end
$var wire 1 u+ regs|registrador~221_q $end
$var wire 1 v+ regs|registrador~253_q $end
$var wire 1 w+ regs|registrador~189_q $end
$var wire 1 x+ regs|registrador~1192_combout $end
$var wire 1 y+ regs|registrador~285_q $end
$var wire 1 z+ regs|registrador~1193_combout $end
$var wire 1 {+ regs|registrador~1194_combout $end
$var wire 1 |+ regs|registrador~1195_combout $end
$var wire 1 }+ mux_Rt_im|Y[23]~63_combout $end
$var wire 1 ~+ ula|full_adder|c_out[22]~22_combout $end
$var wire 1 !, ula|mux4|Mux8~0_combout $end
$var wire 1 ", ula|mux4|Mux8~1_combout $end
$var wire 1 #, mux_ULA|Y[24]~24_combout $end
$var wire 1 $, regs|registrador~126_q $end
$var wire 1 %, regs|registrador~94_q $end
$var wire 1 &, regs|registrador~62_q $end
$var wire 1 ', regs|registrador~1190_combout $end
$var wire 1 (, regs|registrador~158_q $end
$var wire 1 ), regs|registrador~1191_combout $end
$var wire 1 *, regs|saidaA[24]~18_combout $end
$var wire 1 +, regs|registrador~222_q $end
$var wire 1 ,, regs|registrador~254_q $end
$var wire 1 -, regs|registrador~190_q $end
$var wire 1 ., regs|registrador~1186_combout $end
$var wire 1 /, regs|registrador~286_q $end
$var wire 1 0, regs|registrador~1187_combout $end
$var wire 1 1, regs|registrador~1188_combout $end
$var wire 1 2, regs|registrador~1189_combout $end
$var wire 1 3, mux_Rt_im|Y[24]~62_combout $end
$var wire 1 4, ula|full_adder|c_out[23]~23_combout $end
$var wire 1 5, ula|mux4|Mux7~0_combout $end
$var wire 1 6, ula|mux4|Mux7~1_combout $end
$var wire 1 7, and_beq~7_combout $end
$var wire 1 8, and_beq~8_combout $end
$var wire 1 9, mux_ULA|Y[25]~25_combout $end
$var wire 1 :, regs|registrador~95_q $end
$var wire 1 ;, regs|registrador~127_q $end
$var wire 1 <, regs|registrador~63_q $end
$var wire 1 =, regs|registrador~1184_combout $end
$var wire 1 >, regs|registrador~159_q $end
$var wire 1 ?, regs|registrador~1185_combout $end
$var wire 1 @, regs|saidaA[25]~17_combout $end
$var wire 1 A, regs|registrador~223_q $end
$var wire 1 B, regs|registrador~255_q $end
$var wire 1 C, regs|registrador~191_q $end
$var wire 1 D, regs|registrador~1180_combout $end
$var wire 1 E, regs|registrador~287_q $end
$var wire 1 F, regs|registrador~1181_combout $end
$var wire 1 G, regs|registrador~1182_combout $end
$var wire 1 H, regs|registrador~1183_combout $end
$var wire 1 I, mux_Rt_im|Y[25]~61_combout $end
$var wire 1 J, ula|full_adder|c_out[24]~24_combout $end
$var wire 1 K, ula|mux4|Mux6~0_combout $end
$var wire 1 L, ula|mux4|Mux6~1_combout $end
$var wire 1 M, mux_ULA|Y[26]~26_combout $end
$var wire 1 N, regs|registrador~128_q $end
$var wire 1 O, regs|registrador~96_q $end
$var wire 1 P, regs|registrador~64_q $end
$var wire 1 Q, regs|registrador~1178_combout $end
$var wire 1 R, regs|registrador~160_q $end
$var wire 1 S, regs|registrador~1179_combout $end
$var wire 1 T, regs|saidaA[26]~16_combout $end
$var wire 1 U, regs|registrador~224_q $end
$var wire 1 V, regs|registrador~256_q $end
$var wire 1 W, regs|registrador~192_q $end
$var wire 1 X, regs|registrador~1174_combout $end
$var wire 1 Y, regs|registrador~288_q $end
$var wire 1 Z, regs|registrador~1175_combout $end
$var wire 1 [, regs|registrador~1176_combout $end
$var wire 1 \, regs|registrador~1177_combout $end
$var wire 1 ], mux_Rt_im|Y[26]~60_combout $end
$var wire 1 ^, ula|full_adder|c_out[25]~25_combout $end
$var wire 1 _, ula|mux4|Mux5~0_combout $end
$var wire 1 `, ula|mux4|Mux5~1_combout $end
$var wire 1 a, mux_ULA|Y[27]~27_combout $end
$var wire 1 b, regs|registrador~97_q $end
$var wire 1 c, regs|registrador~129_q $end
$var wire 1 d, regs|registrador~65_q $end
$var wire 1 e, regs|registrador~1172_combout $end
$var wire 1 f, regs|registrador~161_q $end
$var wire 1 g, regs|registrador~1173_combout $end
$var wire 1 h, regs|saidaA[27]~15_combout $end
$var wire 1 i, regs|registrador~225_q $end
$var wire 1 j, regs|registrador~257_q $end
$var wire 1 k, regs|registrador~193_q $end
$var wire 1 l, regs|registrador~1168_combout $end
$var wire 1 m, regs|registrador~289_q $end
$var wire 1 n, regs|registrador~1169_combout $end
$var wire 1 o, regs|registrador~1170_combout $end
$var wire 1 p, regs|registrador~1171_combout $end
$var wire 1 q, mux_Rt_im|Y[27]~59_combout $end
$var wire 1 r, ula|full_adder|c_out[26]~26_combout $end
$var wire 1 s, ula|mux4|Mux4~0_combout $end
$var wire 1 t, ula|mux4|Mux4~1_combout $end
$var wire 1 u, mux_ULA|Y[28]~28_combout $end
$var wire 1 v, regs|registrador~130_q $end
$var wire 1 w, regs|registrador~98_q $end
$var wire 1 x, regs|registrador~66_q $end
$var wire 1 y, regs|registrador~1166_combout $end
$var wire 1 z, regs|registrador~162_q $end
$var wire 1 {, regs|registrador~1167_combout $end
$var wire 1 |, regs|saidaA[28]~14_combout $end
$var wire 1 }, regs|registrador~226_q $end
$var wire 1 ~, regs|registrador~258_q $end
$var wire 1 !- regs|registrador~194_q $end
$var wire 1 "- regs|registrador~1162_combout $end
$var wire 1 #- regs|registrador~290_q $end
$var wire 1 $- regs|registrador~1163_combout $end
$var wire 1 %- regs|registrador~1164_combout $end
$var wire 1 &- regs|registrador~1165_combout $end
$var wire 1 '- mux_Rt_im|Y[28]~58_combout $end
$var wire 1 (- ula|full_adder|c_out[27]~27_combout $end
$var wire 1 )- ula|mux4|Mux3~0_combout $end
$var wire 1 *- ula|mux4|Mux3~1_combout $end
$var wire 1 +- and_beq~9_combout $end
$var wire 1 ,- ula|mux2B|Y[0]~2_combout $end
$var wire 1 -- ula|mux4|Mux31~0_combout $end
$var wire 1 .- regs|registrador~229_q $end
$var wire 1 /- regs|registrador~261_q $end
$var wire 1 0- regs|registrador~197_q $end
$var wire 1 1- regs|registrador~1146_combout $end
$var wire 1 2- regs|registrador~293_q $end
$var wire 1 3- regs|registrador~1147_combout $end
$var wire 1 4- regs|registrador~133_q $end
$var wire 1 5- regs|registrador~69_q $end
$var wire 1 6- regs|registrador~1148_combout $end
$var wire 1 7- regs|registrador~165_q $end
$var wire 1 8- regs|registrador~1149_combout $end
$var wire 1 9- mux_Rt_im|Y[31]~55_combout $end
$var wire 1 :- regs|registrador~132_q $end
$var wire 1 ;- regs|registrador~100_q $end
$var wire 1 <- regs|registrador~68_q $end
$var wire 1 =- regs|registrador~1154_combout $end
$var wire 1 >- regs|registrador~164_q $end
$var wire 1 ?- regs|registrador~1155_combout $end
$var wire 1 @- regs|saidaA[30]~12_combout $end
$var wire 1 A- regs|registrador~99_q $end
$var wire 1 B- regs|registrador~131_q $end
$var wire 1 C- regs|registrador~67_q $end
$var wire 1 D- regs|registrador~1160_combout $end
$var wire 1 E- regs|registrador~163_q $end
$var wire 1 F- regs|registrador~1161_combout $end
$var wire 1 G- regs|saidaA[29]~13_combout $end
$var wire 1 H- ula|full_adder|c_out[28]~28_combout $end
$var wire 1 I- ula|mux4|Mux2~0_combout $end
$var wire 1 J- ula|mux4|Mux2~1_combout $end
$var wire 1 K- mux_ULA|Y[29]~29_combout $end
$var wire 1 L- regs|registrador~227_q $end
$var wire 1 M- regs|registrador~259_q $end
$var wire 1 N- regs|registrador~195_q $end
$var wire 1 O- regs|registrador~1156_combout $end
$var wire 1 P- regs|registrador~291_q $end
$var wire 1 Q- regs|registrador~1157_combout $end
$var wire 1 R- regs|registrador~1158_combout $end
$var wire 1 S- regs|registrador~1159_combout $end
$var wire 1 T- mux_Rt_im|Y[29]~57_combout $end
$var wire 1 U- ula|full_adder|c_out[29]~29_combout $end
$var wire 1 V- ula|mux4|Mux1~0_combout $end
$var wire 1 W- ula|mux4|Mux1~1_combout $end
$var wire 1 X- mux_ULA|Y[30]~30_combout $end
$var wire 1 Y- regs|registrador~228_q $end
$var wire 1 Z- regs|registrador~260_q $end
$var wire 1 [- regs|registrador~196_q $end
$var wire 1 \- regs|registrador~1150_combout $end
$var wire 1 ]- regs|registrador~292_q $end
$var wire 1 ^- regs|registrador~1151_combout $end
$var wire 1 _- regs|registrador~1152_combout $end
$var wire 1 `- regs|registrador~1153_combout $end
$var wire 1 a- mux_Rt_im|Y[30]~56_combout $end
$var wire 1 b- ula|full_adder|c_out[30]~30_combout $end
$var wire 1 c- ula|mux4|Mux0~0_combout $end
$var wire 1 d- ula|mux4|Mux0~1_combout $end
$var wire 1 e- mux_ULA|Y[31]~31_combout $end
$var wire 1 f- regs|registrador~101_q $end
$var wire 1 g- regs|registrador~1144_combout $end
$var wire 1 h- regs|registrador~1145_combout $end
$var wire 1 i- regs|saidaA[31]~11_combout $end
$var wire 1 j- ula|result_slt[0]~0_combout $end
$var wire 1 k- ula|full_adder|result[0]~0_combout $end
$var wire 1 l- and_beq~10_combout $end
$var wire 1 m- and_beq~11_combout $end
$var wire 1 n- and_beq~12_combout $end
$var wire 1 o- and_beq~combout $end
$var wire 1 p- PC|q[4]~0_combout $end
$var wire 1 q- memoriaInst|rom~14_combout $end
$var wire 1 r- memoriaInst|rom~15_combout $end
$var wire 1 s- somador2|Add0~2_combout $end
$var wire 1 t- somador2|Add0~18_combout $end
$var wire 1 u- memoriaInst|rom~10_combout $end
$var wire 1 v- memoriaInst|rom~11_combout $end
$var wire 1 w- somador2|Add0~0_combout $end
$var wire 1 x- somador2|Add0~17_combout $end
$var wire 1 y- memoriaInst|rom~1_combout $end
$var wire 1 z- memoriaInst|rom~2_combout $end
$var wire 1 {- somador2|Add0~10_combout $end
$var wire 1 |- PC|q[7]~3_combout $end
$var wire 1 }- somador1|Add0~11 $end
$var wire 1 ~- somador1|Add0~12_combout $end
$var wire 1 !. somador2|Add0~12_combout $end
$var wire 1 ". somador2|Add0~14_combout $end
$var wire 1 #. memoriaInst|rom~0_combout $end
$var wire 1 $. memoriaInst|rom~17_combout $end
$var wire 1 %. somador2|Add0~6_combout $end
$var wire 1 &. PC|q[5]~1_combout $end
$var wire 1 '. ula_ctrl|ula_ctrl[0]~39_combout $end
$var wire 1 (. ula_ctrl|ula_ctrl[0]~58_combout $end
$var wire 1 ). ula|mux4|Mux29~0_combout $end
$var wire 1 *. ula|mux4|Mux29~1_combout $end
$var wire 1 +. memoriaDados|ram~0_combout $end
$var wire 1 ,. ula|mux4|Mux31~1_combout $end
$var wire 1 -. mux_ULA|Y[0]~0_combout $end
$var wire 1 .. regs|saidaB[4]~9_combout $end
$var wire 1 /. regs|saidaB[6]~10_combout $end
$var wire 1 0. regs|saidaB[7]~11_combout $end
$var wire 1 1. regs|saidaB[8]~12_combout $end
$var wire 1 2. regs|saidaB[9]~13_combout $end
$var wire 1 3. regs|saidaB[10]~14_combout $end
$var wire 1 4. regs|saidaB[15]~15_combout $end
$var wire 1 5. regs|saidaB[16]~16_combout $end
$var wire 1 6. regs|saidaB[17]~17_combout $end
$var wire 1 7. regs|saidaB[18]~18_combout $end
$var wire 1 8. regs|saidaB[19]~19_combout $end
$var wire 1 9. regs|saidaB[20]~20_combout $end
$var wire 1 :. regs|saidaB[21]~21_combout $end
$var wire 1 ;. regs|saidaB[22]~22_combout $end
$var wire 1 <. regs|saidaB[23]~23_combout $end
$var wire 1 =. regs|saidaB[24]~24_combout $end
$var wire 1 >. regs|saidaB[25]~25_combout $end
$var wire 1 ?. regs|saidaB[26]~26_combout $end
$var wire 1 @. regs|saidaB[27]~27_combout $end
$var wire 1 A. regs|saidaB[28]~28_combout $end
$var wire 1 B. regs|saidaB[29]~29_combout $end
$var wire 1 C. regs|saidaB[30]~30_combout $end
$var wire 1 D. regs|saidaB[31]~31_combout $end
$var wire 1 E. memoriaInst|rom~30_combout $end
$var wire 1 F. memoriaInst|rom~31_combout $end
$var wire 1 G. memoriaDados|ram~3_combout $end
$var wire 1 H. memoriaDados|ram~4_combout $end
$var wire 1 I. memoriaDados|ram~5_combout $end
$var wire 1 J. mux_RtRd|Y[2]~4_combout $end
$var wire 1 K. mux_RtRd|Y[3]~5_combout $end
$var wire 1 L. PC|q [31] $end
$var wire 1 M. PC|q [30] $end
$var wire 1 N. PC|q [29] $end
$var wire 1 O. PC|q [28] $end
$var wire 1 P. PC|q [27] $end
$var wire 1 Q. PC|q [26] $end
$var wire 1 R. PC|q [25] $end
$var wire 1 S. PC|q [24] $end
$var wire 1 T. PC|q [23] $end
$var wire 1 U. PC|q [22] $end
$var wire 1 V. PC|q [21] $end
$var wire 1 W. PC|q [20] $end
$var wire 1 X. PC|q [19] $end
$var wire 1 Y. PC|q [18] $end
$var wire 1 Z. PC|q [17] $end
$var wire 1 [. PC|q [16] $end
$var wire 1 \. PC|q [15] $end
$var wire 1 ]. PC|q [14] $end
$var wire 1 ^. PC|q [13] $end
$var wire 1 _. PC|q [12] $end
$var wire 1 `. PC|q [11] $end
$var wire 1 a. PC|q [10] $end
$var wire 1 b. PC|q [9] $end
$var wire 1 c. PC|q [8] $end
$var wire 1 d. PC|q [7] $end
$var wire 1 e. PC|q [6] $end
$var wire 1 f. PC|q [5] $end
$var wire 1 g. PC|q [4] $end
$var wire 1 h. PC|q [3] $end
$var wire 1 i. PC|q [2] $end
$var wire 1 j. PC|q [1] $end
$var wire 1 k. PC|q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0F
0E
0D
0C
0B
0K
0J
0I
0H
0G
0P
0O
0N
0M
0L
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
0S!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0y"
0x"
0w"
0v"
0z"
1{"
x|"
1}"
1~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
1~%
0!&
0"&
1#&
0$&
1%&
0&&
0'&
0(&
0)&
1*&
0+&
0,&
0-&
1.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
1;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
1V&
1W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
1c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
1x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
1@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
1P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
1/)
10)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
1[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
1P*
1Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
1D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
17,
18,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
1+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
1l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
1w-
1x-
0y-
0z-
0{-
0|-
1}-
0~-
0!.
0".
1#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
zk.
zj.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
za.
z`.
z_.
z^.
z].
z\.
z[.
zZ.
zY.
zX.
zW.
zV.
zU.
zT.
zS.
zR.
zQ.
zP.
zO.
zN.
zM.
zL.
$end
#20000
1!
1z%
1i.
1u-
1F&
15&
1'&
1}%
0#&
0@'
1"&
0w-
1v-
1^'
1m&
1?&
1(&
0x-
1|#
1#$
1}#
1s#
1q%
1D$
1b#
1&%
1s-
1k-
1w-
1,-
1_&
1C&
1u"
1R!
12!
1J
1A!
17!
13!
18!
1t-
1@&
1j%
1a&
1S!
1H&
1v%
0V&
1L&
1O
1d&
1g%
0W&
1M&
0l-
1x"
1,.
1d$
15"
#100000
0!
0z%
#180000
1!
1z%
0i.
1h.
0u-
1I&
0F&
0}%
1#&
1{%
0~%
0"&
1~%
1"&
1$&
0w-
1!&
0s-
0v-
0^'
1i&
1K&
0m&
0H&
1x-
1B'
1|%
0t-
1d#
1(%
1F$
0v%
0s#
0q%
1u%
1r#
1p%
0D$
0b#
0&%
0!&
0%&
1-&
0k-
0$&
1w-
0,-
1Q&
0L&
1).
0u"
0R!
02!
1K
1B!
1P
0J
0A!
0O
10!
1s"
1P!
1t-
1p-
1%.
1l-
1%&
1s-
1R&
0M&
0p-
0,.
1*.
1f$
0d$
0-&
1&&
1+.
0[)
1F'
05"
13"
0%.
0Q*
1G.
1-.
1H.
1b'
1##
1G%
1"#
1F%
1A
1s!
1@
1r!
#260000
0!
0z%
#340000
1!
1z%
1i.
1O'
1G'
1y-
1T&
1J&
0I&
1G&
1F&
05&
0'&
1}%
0#&
0{%
1['
1i'
0~%
0"&
0w-
1\'
1j'
1z-
1U&
1E.
0K&
0i&
1F.
1H&
1m&
0?&
0B'
0(&
0x-
0|%
0d#
0(%
0|#
0#$
0F$
0}#
1s#
1q%
1v%
1n#
12%
0r#
0p%
0u%
1m#
11%
1w#
1k%
1g#
1+%
1!&
0s-
1{-
1Q'
1L'
0Q&
1L&
0i'
0['
0x&
0j'
0\'
0_&
0C&
0).
0&&
1p"
1M!
1F
1=!
1j"
1G!
0P
0K
0B!
1i"
1F!
1O
1J
1A!
07!
00!
03!
08!
0s"
0P!
0t-
1]'
1k'
0@&
0j%
1C#
1B#
1&&
1S'
0R&
1M&
0a&
1`&
1k-
1U"
1T"
0S!
1p-
1M'
0k'
0]'
1K&
0*.
1^'
1l'
0-.
0b'
13'
1$#
0##
0"#
1E$
1D$
0f$
1u%
0B#
0C#
1%$
1,-
1a&
0l-
1m'
0k-
1Z&
0L&
0+.
1[)
0F'
1`'
1o
0T"
0U"
1P
03"
12!
11!
0s!
0r!
1q!
1T'
0d&
1,.
1a'
0l'
0^'
03'
0$#
0D$
0E$
1e$
1d$
0g%
1$$
1--
0,-
1[&
0M&
1Q*
1k-
0`'
0m'
1p
0x"
15"
14"
01!
02!
0q!
1d&
0,.
0G.
1-.
0H.
1b'
1##
0G%
1"#
0F%
0d$
1g%
0--
1x"
05"
0A
1s!
0@
1r!
0-.
0"#
0s!
1,.
1d$
15"
1-.
1"#
1s!
#420000
0!
0z%
#500000
1!
1z%
0i.
0h.
1g.
1R'
1K'
1q-
0J&
0G&
0}%
1#&
1~%
1"&
1)&
0!&
1D&
1o#
13%
0c&
0"&
1w-
0)&
1!&
1s-
1,&
0&&
1E&
1h"
1E!
1r-
0E.
0K&
0F.
0H&
1x-
1t-
0p-
1J.
1w%
0v%
0n#
02%
0u%
0m#
01%
1c#
1'%
0,&
1&&
1%.
1n&
0Z&
0a&
1t"
1Q!
0j"
0G!
0P
0i"
0F!
0O
1N
0t-
1p-
1&.
0%.
1o&
0[&
1,-
1_'
0&.
1e&
1h%
1m'
1).
1j-
1c-
1V-
1I-
1)-
1s,
1_,
1K,
15,
1!,
1k+
1W+
1B+
1.+
1x*
1d*
1N*
1:*
1&*
1o)
1Y)
1D)
1-)
1~(
1q(
1N(
1:(
1,(
1}'
1o'
1w"
0).
1n'
1*.
1d-
1W-
1J-
1*-
1t,
1`,
1L,
16,
1",
1l+
1X+
1C+
1/+
1y*
1e*
1O*
1;*
1'*
1p)
1Z)
1E)
1.)
1!)
1r(
1O(
1;(
1-(
1~'
1p'
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1f$
1|'
0o'
0[)
0+-
07,
0D+
0P*
0/)
0P(
00)
13"
1t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
0*.
13'
1e-
1X-
1K-
1u,
1a,
1M,
19,
1#,
1m+
1Y+
1E+
10+
1z*
1f*
1R*
1<*
1(*
1q)
1\)
1F)
11)
1Q(
1")
1s(
1<(
1A&
1.(
1q'
1!(
1&#
1%#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1$#
0f$
1+(
0}'
0Q*
08,
03"
1q!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
1p!
1o!
0p'
03'
0$#
0g$
19(
0,(
02"
0q!
0~'
0q'
0%#
0h$
1M(
0:(
01"
0p!
0-(
0!(
0&#
0i$
1p(
0N(
00"
0o!
0;(
0.(
0'#
0j$
1}(
0q(
0/"
0n!
0O(
0A&
0(#
0k$
1,)
0~(
1P(
0."
0m!
0r(
0<(
0)#
0l$
1C)
0-)
0-"
0l!
0!)
0s(
0*#
0m$
1X)
0D)
0,"
0k!
0.)
0")
0+#
0n$
1n)
0Y)
1/)
0+"
0j!
0E)
0Q(
0,#
0o$
1%*
0o)
10)
0*"
0i!
0Z)
01)
0-#
0p$
19*
0&*
1[)
0)"
0h!
0p)
0F)
0.#
0q$
1M*
0:*
0("
0g!
0'*
0\)
0/#
0r$
1c*
0N*
0'"
0f!
0;*
0q)
00#
0s$
1w*
0d*
0&"
0e!
0O*
0(*
01#
0t$
1-+
0x*
1P*
0%"
0d!
0e*
0<*
02#
0u$
1A+
0.+
1Q*
0$"
0c!
0y*
0R*
03#
0v$
1V+
0B+
0#"
0b!
0/+
0f*
04#
0w$
1j+
0W+
0""
0a!
0C+
0z*
05#
0x$
1~+
0k+
1D+
0!"
0`!
0X+
00+
06#
0y$
14,
0!,
0~!
0_!
0l+
0E+
07#
0z$
1J,
05,
0}!
0^!
0",
0Y+
08#
0{$
1^,
0K,
0|!
0]!
06,
0m+
09#
0|$
1r,
0_,
17,
0{!
0\!
0L,
0#,
0:#
0}$
1(-
0s,
18,
0z!
0[!
0`,
09,
0;#
0~$
1H-
0)-
0y!
0Z!
0t,
0M,
0<#
0!%
1U-
0I-
0x!
0Y!
0*-
0a,
0=#
0"%
1b-
0V-
1+-
0w!
0X!
0J-
0u,
0>#
0#%
0j-
0c-
0v!
0W!
0W-
0K-
0?#
0$%
0u!
0V!
0d-
0X-
0@#
0%%
0t!
0U!
0e-
0A#
0T!
#580000
0!
0z%
#660000
1!
1z%
1i.
1e'
1W'
0q-
1J&
15&
1}%
0#&
1{%
1c&
1"&
0w-
0r-
1E.
1K&
0x-
1|%
1d#
1(%
1u%
1m#
11%
0c#
0'%
0,-
0_'
1a&
0n&
1f&
0`&
1-&
0&&
0t"
0Q!
1j"
1G!
1P
1s"
1P!
0e&
0d&
1t-
0g%
0h%
0m'
0o&
1g&
0a&
1%.
0b-
0U-
0H-
0(-
0r,
0^,
0J,
04,
0~+
0j+
0V+
0A+
0-+
0w*
0c*
0M*
09*
0%*
0n)
0X)
0C)
0,)
0}(
0p(
0M(
09(
0+(
0|'
0n'
0w"
0x"
1d&
0,.
0a'
0e$
0d$
1g%
1x"
05"
04"
0d&
1,.
1a'
0-.
0b'
0##
0"#
1e$
1d$
0g%
0x"
15"
14"
0s!
0r!
0,.
0a'
1-.
1b'
1##
1"#
0e$
0d$
1l-
05"
04"
1s!
1r!
0-.
0b'
0##
0"#
0s!
0r!
#740000
0!
0z%
#820000
1!
1z%
0i.
1h.
1u-
0J&
1G&
0}%
1#&
1'.
0~%
0"&
1~%
1"&
1w-
1)&
0!&
0s-
1v-
0E.
0K&
1F.
1H&
1x-
1(.
0t-
1f%
1v%
1n#
12%
0u%
0m#
01%
1b#
1&%
0)&
1!&
1s-
1,&
0-&
1&&
1$&
0w-
1j&
0f&
1--
1u"
1R!
0j"
0G!
0P
1i"
1F!
1O
1y"
1t-
0p-
1a'
1e$
0,&
1-&
0&&
0%&
0s-
1k&
0g&
0l-
14"
1p-
1&.
1,.
1b'
1##
1d$
1&&
15"
1r!
0&.
1-.
1"#
1s!
#900000
0!
0z%
#980000
1!
1z%
1i.
1d'
1V'
0u-
1q-
1*'
0T&
1O&
1J&
1I&
0F&
05&
1}%
0#&
0{%
1f'
1X'
0~%
0"&
0$&
1w-
1h'
1Z'
0v-
1r-
1$.
0U&
1P&
1E.
1K&
1i&
0m&
0x-
0|%
0d#
0(%
0s#
0q%
1r#
1p%
1u%
1m#
11%
1x#
1l%
0w#
0k%
1e#
1)%
1c#
1'%
0b#
0&%
1)&
0!&
1%&
1s-
1`&
0w-
0.&
0%.
0Q'
0L'
1r&
0j&
1i'
0h'
0f'
1['
0Z'
0X'
0&&
0u"
0R!
1t"
1Q!
1r"
1O!
0F
0=!
1E
1<!
1j"
1G!
1P
1K
1B!
0J
0A!
0s"
0P!
0t-
1,&
0-&
0c&
1/&
0S'
1s&
0k&
1j'
1\'
0p-
0M'
0%$
1,-
1_'
0o
1&.
1e&
1d&
0T'
1k'
1]'
0a'
0e$
1B#
1C#
0$$
1g%
1h%
1m'
1).
1j-
1c-
1V-
1I-
1)-
1s,
1_,
1K,
15,
1!,
1k+
1W+
1B+
1.+
1x*
1d*
1N*
1:*
1&*
1o)
1Y)
1D)
1-)
1~(
1q(
1N(
1:(
1,(
1}'
1o'
1l-
1w"
1x"
0p
1T"
1U"
04"
0,.
1l'
1^'
0b'
0##
1D$
1E$
0d$
0).
1n'
0m'
1`'
0,-
0_'
05"
11!
12!
0r!
1,.
0-.
0"#
1d$
1|'
0o'
1).
0n'
0`'
15"
0s!
1-.
1"#
1+(
0}'
0|'
1o'
1s!
19(
0,(
0+(
1}'
1M(
0:(
09(
1,(
1p(
0N(
0M(
1:(
1}(
0q(
0p(
1N(
1,)
0~(
0}(
1q(
1C)
0-)
0,)
1~(
1X)
0D)
0C)
1-)
1n)
0Y)
0X)
1D)
1%*
0o)
0n)
1Y)
19*
0&*
0%*
1o)
1M*
0:*
09*
1&*
1c*
0N*
0M*
1:*
1w*
0d*
0c*
1N*
1-+
0x*
0w*
1d*
1A+
0.+
0-+
1x*
1V+
0B+
0A+
1.+
1j+
0W+
0V+
1B+
1~+
0k+
0j+
1W+
14,
0!,
0~+
1k+
1J,
05,
04,
1!,
1^,
0K,
0J,
15,
1r,
0_,
0^,
1K,
1(-
0s,
0r,
1_,
1H-
0)-
0(-
1s,
1U-
0I-
0H-
1)-
1b-
0V-
0U-
1I-
0j-
0c-
0b-
1V-
1j-
1c-
0,.
0d$
05"
1,.
0-.
0"#
1d$
15"
0s!
1-.
1"#
1s!
#1000000
