;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	SUB 0, 18
	SUB 0, 18
	JMN @0, 0
	JMN @0, 0
	CMP 0, 2
	CMP 0, 2
	ADD <-30, 9
	ADD <-30, 9
	SUB @121, 103
	SPL 0, <-100
	SUB -130, 9
	SUB -130, 9
	SUB -130, 9
	SLT @-410, 9
	SUB 0, 18
	SPL <200, <332
	JMN @0, 0
	JMN @0, 0
	DJN -1, @-20
	ADD @210, 60
	ADD <270, <1
	DJN @-500, #-690
	SPL 0, <332
	SUB @-127, 100
	JMN @0, 0
	SPL 0, <-100
	ADD 210, 60
	DJN 20, <332
	SUB 0, 18
	SUB -130, 9
	SUB @127, 106
	SUB -130, 9
	MOV -7, <-20
	SUB @127, 106
	SUB @0, @22
	MOV -7, <-20
	SUB -130, 9
	SUB -130, 9
	SUB -130, 9
	SUB @127, 106
	MOV -7, <-20
	SUB -130, 9
	SUB @127, 106
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
