// Seed: 1989182586
module module_0 (
    input  supply0 id_0,
    output supply1 id_1,
    output supply0 id_2
    , id_5,
    input  supply0 id_3
);
  wire id_6;
  assign module_1.id_14 = 0;
  logic id_7;
  assign id_2 = {-1, 1};
endmodule
module module_1 #(
    parameter id_13 = 32'd86,
    parameter id_5  = 32'd14
) (
    output wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    input wire id_4,
    input uwire _id_5,
    output tri0 id_6,
    output tri0 id_7,
    inout supply1 id_8,
    input wor id_9
    , id_16,
    output wire id_10,
    input wand id_11,
    output supply1 id_12,
    input supply1 _id_13,
    output wand id_14
);
  wire id_17;
  wire [id_13 : id_5] id_18;
  wire id_19;
  wire id_20;
  ;
  wire  id_21;
  logic id_22;
  assign id_7 = 1 < -1'h0;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_6,
      id_3
  );
  initial begin : LABEL_0
    id_16 <= id_22;
  end
  wire [-1 'd0 : id_5] id_23;
  wire id_24;
  assign id_0 = id_3;
endmodule
