Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 09:07:12 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.408       -1.771                      7                 1212        0.132        0.000                      0                 1212        4.500        0.000                       0                   429  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.408       -1.771                      7                 1212        0.132        0.000                      0                 1212        4.500        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.408ns,  Total Violation       -1.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.167ns  (logic 3.127ns (30.757%)  route 7.040ns (69.243%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 f  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 f  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 f  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 f  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           0.791    13.727    man/regfile/M_alu16_out[14]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.851 f  man/regfile/FSM_sequential_M_phase_q[4]_i_9/O
                         net (fo=3, routed)           0.319    14.171    man/regfile/FSM_sequential_M_phase_q[4]_i_9_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.295 f  man/regfile/FSM_sequential_M_phase_q[4]_i_6/O
                         net (fo=2, routed)           0.274    14.568    man/regfile/FSM_sequential_M_phase_q[4]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.692 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.685    15.377    man/regfile_n_3
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.969    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.167ns  (logic 3.127ns (30.757%)  route 7.040ns (69.243%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 f  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 f  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 f  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 f  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           0.791    13.727    man/regfile/M_alu16_out[14]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.851 f  man/regfile/FSM_sequential_M_phase_q[4]_i_9/O
                         net (fo=3, routed)           0.319    14.171    man/regfile/FSM_sequential_M_phase_q[4]_i_9_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.295 f  man/regfile/FSM_sequential_M_phase_q[4]_i_6/O
                         net (fo=2, routed)           0.274    14.568    man/regfile/FSM_sequential_M_phase_q[4]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.692 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.685    15.377    man/regfile_n_3
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.969    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 3.127ns (31.162%)  route 6.908ns (68.838%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 f  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 f  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 f  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 f  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           0.791    13.727    man/regfile/M_alu16_out[14]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.851 f  man/regfile/FSM_sequential_M_phase_q[4]_i_9/O
                         net (fo=3, routed)           0.319    14.171    man/regfile/FSM_sequential_M_phase_q[4]_i_9_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.295 f  man/regfile/FSM_sequential_M_phase_q[4]_i_6/O
                         net (fo=2, routed)           0.274    14.568    man/regfile/FSM_sequential_M_phase_q[4]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.692 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.553    15.245    man/regfile_n_3
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.508    14.913    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X61Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.970    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 1.820ns (17.936%)  route 8.327ns (82.064%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 f  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 f  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 f  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 f  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 f  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          1.371    10.569    man/regfile/M_alu16_b[2]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    10.693 f  man/regfile/M_reg_current_position_q[10]_i_10/O
                         net (fo=1, routed)           1.012    11.705    man/regfile/M_reg_current_position_q[10]_i_10_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.829 f  man/regfile/M_reg_current_position_q[10]_i_4/O
                         net (fo=1, routed)           0.691    12.520    man/regfile/M_reg_current_position_q[10]_i_4_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.644 f  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=8, routed)           0.716    13.360    man/regfile/M_alu16_out[10]
    SLICE_X63Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.484 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=3, routed)           1.002    14.486    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.610 r  man/regfile/FSM_sequential_M_phase_q[2]_i_3/O
                         net (fo=3, routed)           0.286    14.896    man/regfile/FSM_sequential_M_phase_q[2]_i_3_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.020 r  man/regfile/FSM_sequential_M_phase_q[2]_i_1/O
                         net (fo=1, routed)           0.338    15.358    man/M_phase_d__0[2]
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.508    14.913    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.061    15.114    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.358    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.888ns  (logic 3.127ns (31.626%)  route 6.761ns (68.374%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 f  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 f  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 f  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 f  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           0.791    13.727    man/regfile/M_alu16_out[14]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.851 f  man/regfile/FSM_sequential_M_phase_q[4]_i_9/O
                         net (fo=3, routed)           0.319    14.171    man/regfile/FSM_sequential_M_phase_q[4]_i_9_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.295 f  man/regfile/FSM_sequential_M_phase_q[4]_i_6/O
                         net (fo=2, routed)           0.274    14.568    man/regfile/FSM_sequential_M_phase_q[4]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.692 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.405    15.098    man/regfile_n_3
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.933    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.888ns  (logic 3.127ns (31.626%)  route 6.761ns (68.374%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 f  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 f  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 f  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 f  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           0.791    13.727    man/regfile/M_alu16_out[14]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.851 f  man/regfile/FSM_sequential_M_phase_q[4]_i_9/O
                         net (fo=3, routed)           0.319    14.171    man/regfile/FSM_sequential_M_phase_q[4]_i_9_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.295 f  man/regfile/FSM_sequential_M_phase_q[4]_i_6/O
                         net (fo=2, routed)           0.274    14.568    man/regfile/FSM_sequential_M_phase_q[4]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.692 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.405    15.098    man/regfile_n_3
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.933    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.820ns (17.994%)  route 8.294ns (82.006%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 r  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          1.371    10.569    man/regfile/M_alu16_b[2]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  man/regfile/M_reg_current_position_q[10]_i_10/O
                         net (fo=1, routed)           1.012    11.705    man/regfile/M_reg_current_position_q[10]_i_10_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.829 r  man/regfile/M_reg_current_position_q[10]_i_4/O
                         net (fo=1, routed)           0.691    12.520    man/regfile/M_reg_current_position_q[10]_i_4_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.644 r  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=8, routed)           0.716    13.360    man/regfile/M_alu16_out[10]
    SLICE_X63Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.484 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=3, routed)           1.002    14.486    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  man/regfile/FSM_sequential_M_phase_q[2]_i_3/O
                         net (fo=3, routed)           0.591    15.201    man/regfile/FSM_sequential_M_phase_q[2]_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.325 r  man/regfile/FSM_sequential_M_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.325    man/M_phase_d__0[1]
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.081    15.219    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 1.820ns (18.399%)  route 8.072ns (81.601%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 r  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          1.371    10.569    man/regfile/M_alu16_b[2]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  man/regfile/M_reg_current_position_q[10]_i_10/O
                         net (fo=1, routed)           1.012    11.705    man/regfile/M_reg_current_position_q[10]_i_10_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.829 r  man/regfile/M_reg_current_position_q[10]_i_4/O
                         net (fo=1, routed)           0.691    12.520    man/regfile/M_reg_current_position_q[10]_i_4_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.644 r  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=8, routed)           0.716    13.360    man/regfile/M_alu16_out[10]
    SLICE_X63Y33         LUT4 (Prop_lut4_I3_O)        0.124    13.484 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=3, routed)           1.002    14.486    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  man/regfile/FSM_sequential_M_phase_q[2]_i_3/O
                         net (fo=3, routed)           0.368    14.978    man/regfile/FSM_sequential_M_phase_q[2]_i_3_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.102 r  man/regfile/FSM_sequential_M_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.102    man/M_phase_d__0[0]
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.509    14.914    man/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.031    15.169    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_guess_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 2.458ns (27.030%)  route 6.636ns (72.970%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          1.136     8.192    man/regfile/M_regfile_ra[0]
    SLICE_X64Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  man/regfile/s0_carry__0_i_9/O
                         net (fo=1, routed)           0.931     9.247    man/sel_mux/s0_carry__0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.371 r  man/sel_mux/s0_carry__0_i_1/O
                         net (fo=15, routed)          0.974    10.345    man/regfile/M_alu16_a[7]
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  man/regfile/s0__45_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.469    man/alu16/add/s0__45_carry__1_0[3]
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.870 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.870    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.984    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.297 r  man/alu16/add/s0__45_carry__2/O[3]
                         net (fo=1, routed)           0.422    11.719    man/alu16/add/s00_in[15]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.306    12.025 r  man/alu16/add/M_reg_current_position_q[0]_i_22/O
                         net (fo=1, routed)           0.491    12.516    man/alu16/add/M_reg_current_position_q[0]_i_22_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.640 r  man/alu16/add/M_reg_current_position_q[0]_i_12/O
                         net (fo=1, routed)           0.500    13.139    man/regfile/M_reg_led_colour_q_reg[0]_4
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.263 r  man/regfile/M_reg_current_position_q[0]_i_3/O
                         net (fo=1, routed)           0.154    13.418    man/regfile/M_reg_current_position_q[0]_i_3_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.542 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=11, routed)          0.762    14.304    man/regfile/M_alu16_out[0]
    SLICE_X65Y29         FDRE                                         r  man/regfile/M_reg_guess_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.508    14.913    man/regfile/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  man/regfile/M_reg_guess_q_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)       -0.067    15.070    man/regfile/M_reg_guess_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_xor_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.458ns (27.068%)  route 6.623ns (72.932%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          1.136     8.192    man/regfile/M_regfile_ra[0]
    SLICE_X64Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  man/regfile/s0_carry__0_i_9/O
                         net (fo=1, routed)           0.931     9.247    man/sel_mux/s0_carry__0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.371 r  man/sel_mux/s0_carry__0_i_1/O
                         net (fo=15, routed)          0.974    10.345    man/regfile/M_alu16_a[7]
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  man/regfile/s0__45_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.469    man/alu16/add/s0__45_carry__1_0[3]
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.870 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.870    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.984    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.297 r  man/alu16/add/s0__45_carry__2/O[3]
                         net (fo=1, routed)           0.422    11.719    man/alu16/add/s00_in[15]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.306    12.025 r  man/alu16/add/M_reg_current_position_q[0]_i_22/O
                         net (fo=1, routed)           0.491    12.516    man/alu16/add/M_reg_current_position_q[0]_i_22_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.640 r  man/alu16/add/M_reg_current_position_q[0]_i_12/O
                         net (fo=1, routed)           0.500    13.139    man/regfile/M_reg_led_colour_q_reg[0]_4
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.263 r  man/regfile/M_reg_current_position_q[0]_i_3/O
                         net (fo=1, routed)           0.154    13.418    man/regfile/M_reg_current_position_q[0]_i_3_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.542 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=11, routed)          0.749    14.291    man/regfile/M_alu16_out[0]
    SLICE_X63Y28         FDRE                                         r  man/regfile/M_reg_xor_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.507    14.912    man/regfile/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  man/regfile/M_reg_xor_q_reg[0]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)       -0.067    15.069    man/regfile/M_reg_xor_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.581     1.525    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.051     1.717    man/led_out_gen_0[3].led_out/M_temp_encoding_q[13]
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.848     2.038    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.047     1.585    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.581     1.525    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[5]/Q
                         net (fo=1, routed)           0.059     1.712    man/led_out_gen_0[3].led_out/M_temp_encoding_q[5]
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.848     2.038    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.022     1.560    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.581     1.525    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.120     1.785    man/led_out_gen_0[0].led_out/M_temp_encoding_q[6]
    SLICE_X62Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.850     2.040    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.072     1.632    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.581     1.525    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[9]/Q
                         net (fo=1, routed)           0.064     1.717    man/led_out_gen_0[3].led_out/M_temp_encoding_q[9]
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.848     2.038    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[9]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.025     1.563    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.582     1.526    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[2]/Q
                         net (fo=1, routed)           0.101     1.768    man/led_out_gen_0[2].led_out/M_temp_encoding_q[2]
    SLICE_X61Y23         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.849     2.039    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.075     1.614    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.581     1.525    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.117     1.782    man/led_out_gen_0[0].led_out/M_temp_encoding_q[10]
    SLICE_X63Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.850     2.040    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.066     1.626    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.556     1.500    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[0]/Q
                         net (fo=1, routed)           0.117     1.757    man/led_out_gen_0[1].led_out/M_temp_encoding_q[0]
    SLICE_X54Y26         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.822     2.012    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[0]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.059     1.591    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.556     1.500    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.112     1.753    man/led_out_gen_0[3].led_out/M_temp_encoding_q[8]
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.821     2.011    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.072     1.584    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.556     1.500    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.112     1.753    man/led_out_gen_0[3].led_out/M_temp_encoding_q[10]
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.821     2.011    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.070     1.582    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.556     1.500    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.112     1.753    man/led_out_gen_0[3].led_out/M_temp_encoding_q[6]
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.821     2.011    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.070     1.582    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y38   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y42   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.277ns  (logic 5.118ns (31.441%)  route 11.159ns (68.559%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 r  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          0.928    10.127    man/regfile/M_alu16_b[2]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124    10.251 r  man/regfile/M_reg_current_position_q[10]_i_8/O
                         net (fo=11, routed)          0.991    11.241    man/regfile/M_reg_current_position_q[10]_i_8_n_0
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    11.365 r  man/regfile/M_reg_current_position_q[1]_i_4/O
                         net (fo=1, routed)           1.198    12.563    man/regfile/M_reg_current_position_q[1]_i_4_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  man/regfile/M_reg_current_position_q[1]_i_1/O
                         net (fo=10, routed)          1.246    13.933    man/regfile/M_alu16_out[1]
    SLICE_X61Y36         LUT5 (Prop_lut5_I1_O)        0.124    14.057 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.884    17.942    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    21.487 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.487    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.054ns  (logic 5.122ns (31.904%)  route 10.932ns (68.096%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 r  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          1.371    10.569    man/regfile/M_alu16_b[2]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  man/regfile/M_reg_current_position_q[10]_i_10/O
                         net (fo=1, routed)           1.012    11.705    man/regfile/M_reg_current_position_q[10]_i_10_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.829 r  man/regfile/M_reg_current_position_q[10]_i_4/O
                         net (fo=1, routed)           0.691    12.520    man/regfile/M_reg_current_position_q[10]_i_4_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.644 r  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=8, routed)           1.499    14.143    man/regfile/M_alu16_out[10]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124    14.267 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.447    17.715    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    21.264 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    21.264    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.047ns  (logic 6.128ns (38.185%)  route 9.919ns (61.815%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          1.136     8.192    man/regfile/M_regfile_ra[0]
    SLICE_X64Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  man/regfile/s0_carry__0_i_9/O
                         net (fo=1, routed)           0.931     9.247    man/sel_mux/s0_carry__0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.371 r  man/sel_mux/s0_carry__0_i_1/O
                         net (fo=15, routed)          0.974    10.345    man/regfile/M_alu16_a[7]
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  man/regfile/s0__45_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.469    man/alu16/add/s0__45_carry__1_0[3]
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.870 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.870    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.984    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.297 r  man/alu16/add/s0__45_carry__2/O[3]
                         net (fo=1, routed)           0.422    11.719    man/alu16/add/s00_in[15]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.306    12.025 r  man/alu16/add/M_reg_current_position_q[0]_i_22/O
                         net (fo=1, routed)           0.491    12.516    man/alu16/add/M_reg_current_position_q[0]_i_22_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.124    12.640 r  man/alu16/add/M_reg_current_position_q[0]_i_12/O
                         net (fo=1, routed)           0.500    13.139    man/regfile/M_reg_led_colour_q_reg[0]_4
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.263 r  man/regfile/M_reg_current_position_q[0]_i_3/O
                         net (fo=1, routed)           0.154    13.418    man/regfile/M_reg_current_position_q[0]_i_3_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.542 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=11, routed)          0.849    14.390    man/regfile/M_alu16_out[0]
    SLICE_X64Y36         LUT5 (Prop_lut5_I1_O)        0.124    14.514 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.197    17.712    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.258 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.258    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.047ns  (logic 5.122ns (31.921%)  route 10.924ns (68.078%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 f  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 f  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 f  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 f  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.638     9.379    man/regfile/M_regfile_rb_data[2]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.503 f  man/regfile/M_reg_current_position_q[15]_i_32/O
                         net (fo=11, routed)          1.100    10.604    man/regfile/M_reg_current_position_q[15]_i_32_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.728 r  man/regfile/M_reg_current_position_q[4]_i_10/O
                         net (fo=1, routed)           0.645    11.372    man/regfile/M_reg_current_position_q[4]_i_10_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.496 r  man/regfile/M_reg_current_position_q[4]_i_5/O
                         net (fo=1, routed)           0.665    12.161    man/regfile/M_reg_current_position_q[4]_i_5_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.285 r  man/regfile/M_reg_current_position_q[4]_i_1/O
                         net (fo=8, routed)           1.597    13.882    man/regfile/M_alu16_out[4]
    SLICE_X65Y35         LUT5 (Prop_lut5_I1_O)        0.124    14.006 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.701    17.707    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    21.257 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.257    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.968ns  (logic 5.317ns (33.301%)  route 10.651ns (66.699%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.626    man/regfile/M_regfile_rb[1]
    SLICE_X62Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.750 r  man/regfile/M_temp_encoding_q[14]_i_5__2/O
                         net (fo=1, routed)           0.415     8.164    man/regfile/M_temp_encoding_q[14]_i_5__2_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__1/O
                         net (fo=3, routed)           0.419     8.707    man/sel_mux/M_reg_current_position_q[13]_i_12_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.831 r  man/sel_mux/M_reg_current_position_q[15]_i_31/O
                         net (fo=5, routed)           0.826     9.657    man/regfile/M_reg_current_position_q[15]_i_13_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  man/regfile/M_reg_current_position_q[13]_i_12/O
                         net (fo=9, routed)           0.937    10.718    man/regfile/M_reg_current_position_q[13]_i_12_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.118    10.836 r  man/regfile/M_reg_current_position_q[3]_i_11/O
                         net (fo=1, routed)           0.578    11.414    man/regfile/M_reg_current_position_q[3]_i_11_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.326    11.740 r  man/regfile/M_reg_current_position_q[3]_i_5/O
                         net (fo=1, routed)           0.801    12.541    man/regfile/M_reg_current_position_q[3]_i_5_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124    12.665 r  man/regfile/M_reg_current_position_q[3]_i_1/O
                         net (fo=8, routed)           1.148    13.812    man/regfile/M_alu16_out[3]
    SLICE_X64Y34         LUT5 (Prop_lut5_I1_O)        0.124    13.936 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.693    17.629    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    21.178 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.178    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.765ns  (logic 6.382ns (40.480%)  route 9.383ns (59.520%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.609 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.609    man/alu16/add/s0_carry__1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.848 r  man/alu16/add/s0_carry__2/O[2]
                         net (fo=2, routed)           0.453    11.301    man/alu16/add/s0[14]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.301    11.602 r  man/alu16/add/M_reg_current_position_q[14]_i_17/O
                         net (fo=1, routed)           0.154    11.756    man/regfile/M_reg_current_position_q[14]_i_5_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  man/regfile/M_reg_current_position_q[14]_i_14/O
                         net (fo=1, routed)           0.526    12.406    man/regfile/M_reg_current_position_q[14]_i_14_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.530 r  man/regfile/M_reg_current_position_q[14]_i_5/O
                         net (fo=1, routed)           0.282    12.812    man/regfile/M_reg_current_position_q[14]_i_5_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.936 r  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=8, routed)           1.023    13.959    man/regfile/M_alu16_out[14]
    SLICE_X65Y35         LUT5 (Prop_lut5_I1_O)        0.124    14.083 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.390    17.473    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    20.976 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.976    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.742ns  (logic 6.034ns (38.332%)  route 9.708ns (61.668%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.698 r  man/alu16/add/s0_carry__0/O[1]
                         net (fo=2, routed)           0.795    11.493    man/regfile/M_reg_current_position_q[15]_i_6_0[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.306    11.799 r  man/regfile/M_reg_current_position_q[5]_i_3/O
                         net (fo=1, routed)           0.655    12.453    man/regfile/M_reg_current_position_q[5]_i_3_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.577 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=8, routed)           1.002    13.579    man/regfile/M_alu16_out[5]
    SLICE_X65Y34         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.701    17.404    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    20.952 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.952    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.507ns  (logic 5.352ns (34.517%)  route 10.155ns (65.483%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         0.924     6.591    man/regfile/Q[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  man/regfile/M_temp_encoding_q[14]_i_7/O
                         net (fo=38, routed)          0.911     7.625    man/regfile/M_regfile_rb[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.749 r  man/regfile/M_temp_encoding_q[14]_i_6/O
                         net (fo=1, routed)           0.447     8.196    man/regfile/M_temp_encoding_q[14]_i_6_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.320 r  man/regfile/M_temp_encoding_q_reg[14]_i_4__0/O
                         net (fo=1, routed)           0.298     8.618    man/regfile/M_temp_encoding_q_reg[14]_i_4__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=5, routed)           0.332     9.074    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=61, routed)          0.928    10.127    man/regfile/M_alu16_b[2]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124    10.251 r  man/regfile/M_reg_current_position_q[10]_i_8/O
                         net (fo=11, routed)          1.003    11.253    man/regfile/M_reg_current_position_q[10]_i_8_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I3_O)        0.149    11.402 r  man/regfile/M_reg_current_position_q[8]_i_7/O
                         net (fo=1, routed)           0.986    12.388    man/regfile/M_reg_current_position_q[8]_i_7_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.332    12.720 r  man/regfile/M_reg_current_position_q[8]_i_1/O
                         net (fo=8, routed)           1.407    14.127    man/regfile/M_alu16_out[8]
    SLICE_X64Y36         LUT5 (Prop_lut5_I1_O)        0.124    14.251 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.919    17.170    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    20.717 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.717    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.365ns  (logic 6.388ns (41.571%)  route 8.978ns (58.429%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          0.760     7.815    man/regfile/M_regfile_ra[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.939 r  man/regfile/s0_carry_i_31/O
                         net (fo=1, routed)           0.279     8.218    man/regfile/s0_carry_i_31_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.342 r  man/regfile/s0_carry_i_20/O
                         net (fo=1, routed)           0.739     9.082    man/sel_mux/M_temp_encoding_q_reg[1]_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.206 r  man/sel_mux/s0_carry_i_3/O
                         net (fo=18, routed)          0.512     9.718    man/regfile/M_alu16_a[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  man/regfile/s0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.842    man/alu16/add/S[1]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.375 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.375    man/alu16/add/s0_carry_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.492 r  man/alu16/add/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.492    man/alu16/add/s0_carry__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.807 r  man/alu16/add/s0_carry__1/O[3]
                         net (fo=2, routed)           0.838    11.645    man/alu16/add/s0[11]
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.332    11.977 r  man/alu16/add/M_reg_current_position_q[11]_i_2/O
                         net (fo=1, routed)           0.152    12.129    man/regfile/M_reg_led_colour_q_reg[11]_1
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.332    12.461 r  man/regfile/M_reg_current_position_q[11]_i_1/O
                         net (fo=8, routed)           1.179    13.640    man/regfile/M_alu16_out[11]
    SLICE_X60Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.764 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.254    17.017    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    20.576 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.576    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.309ns  (logic 4.868ns (31.799%)  route 10.441ns (68.201%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.626     5.210    man/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=105, routed)         1.265     6.931    man/regfile/Q[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  man/regfile/s0_carry_i_26/O
                         net (fo=57, routed)          1.237     8.293    man/regfile/M_regfile_ra[0]
    SLICE_X63Y33         LUT4 (Prop_lut4_I2_O)        0.124     8.417 r  man/regfile/s0_carry__0_i_13/O
                         net (fo=1, routed)           0.735     9.151    man/sel_mux/M_temp_encoding_q_reg[6]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.275 r  man/sel_mux/s0_carry__0_i_2/O
                         net (fo=18, routed)          1.386    10.661    man/regfile/M_alu16_a[6]
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.785 r  man/regfile/M_reg_current_position_q[12]_i_13/O
                         net (fo=1, routed)           0.948    11.733    man/regfile/M_reg_current_position_q[12]_i_13_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.857 r  man/regfile/M_reg_current_position_q[12]_i_7/O
                         net (fo=1, routed)           0.585    12.442    man/regfile/M_reg_current_position_q[12]_i_7_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.566 r  man/regfile/M_reg_current_position_q[12]_i_1/O
                         net (fo=8, routed)           1.216    13.782    man/regfile/M_alu16_out[12]
    SLICE_X64Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.906 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.069    16.975    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    20.520 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.520    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.388ns (55.061%)  route 1.133ns (44.939%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.545     2.193    man/regfile/M_test_mode_q
    SLICE_X62Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.238 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.826    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.028 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.028    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.434ns (50.867%)  route 1.385ns (49.133%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.537     2.186    man/regfile/M_test_mode_q
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.231 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.848     3.079    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.327 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.327    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.436ns (50.422%)  route 1.412ns (49.578%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.564     2.213    man/regfile/M_test_mode_q
    SLICE_X64Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.258 r  man/regfile/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.848     3.105    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.355 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.355    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.428ns (49.028%)  route 1.484ns (50.972%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.649     2.297    man/regfile/M_test_mode_q
    SLICE_X64Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.342 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.836     3.178    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.420 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.420    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.431ns (48.434%)  route 1.523ns (51.566%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.572     2.221    man/regfile/M_test_mode_q
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.266 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.951     3.217    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.462 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.462    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.546ns (51.613%)  route 1.449ns (48.387%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.553     1.497    man/led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.128     1.625 f  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.082     1.707    man/led_out_gen_0[0].led_out/led_strip/M_ctr_q[6]
    SLICE_X55Y24         LUT6 (Prop_lut6_I5_O)        0.099     1.806 r  man/led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.340     2.146    man/led_out_gen_0[0].led_out/led_strip/M_man_outled[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.191 r  man/led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.028     3.218    outled_OBUF[0]
    N11                  OBUF (Prop_obuf_I_O)         1.274     4.492 r  outled_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.492    outled[0]
    N11                                                               r  outled[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.428ns (47.371%)  route 1.587ns (52.629%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.705     2.354    man/regfile/M_test_mode_q
    SLICE_X65Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.399 r  man/regfile/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.882     3.281    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.523 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.523    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.440ns (47.704%)  route 1.579ns (52.296%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.619     2.268    man/regfile/M_test_mode_q
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.313 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.959     3.272    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.526 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.526    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.445ns (47.330%)  route 1.608ns (52.670%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.585     2.233    man/regfile/M_test_mode_q
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.278 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.302    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.561 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.561    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.432ns (46.898%)  route 1.622ns (53.102%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  M_test_mode_q_reg/Q
                         net (fo=33, routed)          0.686     2.335    man/regfile/M_test_mode_q
    SLICE_X64Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.380 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.935     3.316    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     4.562 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.562    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.749ns  (logic 1.634ns (28.418%)  route 4.115ns (71.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.128     4.637    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.988     5.749    reset_cond/M_reset_cond_in
    SLICE_X56Y27         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.634ns (30.828%)  route 3.666ns (69.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.128     4.637    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.300    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.634ns (30.828%)  route 3.666ns (69.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.128     4.637    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.300    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.634ns (30.828%)  route 3.666ns (69.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.128     4.637    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.761 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.300    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.533ns  (logic 1.501ns (33.106%)  route 3.032ns (66.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           3.032     4.533    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.452     4.857    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.489ns (33.010%)  route 3.022ns (66.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           3.022     4.510    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X64Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.502     4.907    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.492ns (36.808%)  route 2.562ns (63.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.562     4.054    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.452     4.857    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 1.502ns (37.143%)  route 2.542ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.542     4.044    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X60Y41         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.517     4.922    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.270ns (20.525%)  route 1.044ns (79.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.044     1.313    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X60Y41         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.863     2.053    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.260ns (19.254%)  route 1.090ns (80.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.090     1.350    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.837     2.027    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.257ns (16.916%)  route 1.261ns (83.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.261     1.517    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X64Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.850     2.040    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.268ns (16.935%)  route 1.316ns (83.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.316     1.585    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.837     2.027    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.322ns (17.135%)  route 1.559ns (82.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.376     1.653    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.698 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.882    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.322ns (17.135%)  route 1.559ns (82.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.376     1.653    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.698 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.882    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.322ns (17.135%)  route 1.559ns (82.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.376     1.653    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.698 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.882    reset_cond/M_reset_cond_in
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.322ns (15.531%)  route 1.753ns (84.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.376     1.653    reset_cond/rst_n_IBUF
    SLICE_X56Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.698 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.378     2.076    reset_cond/M_reset_cond_in
    SLICE_X56Y27         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





