# VERILOG-IMPLEMENTATION-OF-BASIC-RISC-V-32-I-SINGLE-CYCLE
Verilog implementation of a basic RV32I single-cycle processor based on the RISC-V International ISA. Implements core instruction types (R, I, S, B, U, J) with modular datapath and control unit design. Designed for FPGA synthesis and educational CPU architecture learning.
