
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -13.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.33    0.01    0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00425_ (net)
                  0.01    0.00    0.06 ^ _15918_/A (XNOR2_X1)
     2    4.06    0.01    0.02    0.08 v _15918_/ZN (XNOR2_X1)
                                         _06754_ (net)
                  0.01    0.00    0.08 v _16016_/B1 (AOI21_X1)
     1    1.30    0.01    0.02    0.11 ^ _16016_/ZN (AOI21_X1)
                                         _00328_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    4.04    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   21.28    0.01    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 ^ _18298_/A (INV_X4)
     5   17.43    0.01    0.01    0.14 v _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 v _18299_/A (BUF_X8)
    10   29.12    0.01    0.03    0.16 v _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 v _18392_/A (BUF_X4)
    10   34.50    0.01    0.03    0.20 v _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.01    0.01    0.20 v _18393_/A (BUF_X2)
    10   41.33    0.02    0.05    0.25 v _18393_/Z (BUF_X2)
                                         _09100_ (net)
                  0.02    0.00    0.25 v _23232_/A2 (NAND3_X1)
     1    1.93    0.01    0.02    0.28 ^ _23232_/ZN (NAND3_X1)
                                         _13845_ (net)
                  0.01    0.00    0.28 ^ _23235_/B1 (AOI21_X1)
     1    1.00    0.01    0.01    0.29 v _23235_/ZN (AOI21_X1)
                                         _13848_ (net)
                  0.01    0.00    0.29 v _23244_/A1 (OR3_X1)
     5   11.55    0.02    0.09    0.38 v _23244_/ZN (OR3_X1)
                                         _13857_ (net)
                  0.02    0.00    0.38 v _23269_/A (BUF_X2)
    10   21.72    0.01    0.05    0.42 v _23269_/Z (BUF_X2)
                                         _13880_ (net)
                  0.01    0.00    0.42 v _23270_/A (BUF_X2)
    12   30.78    0.02    0.05    0.47 v _23270_/Z (BUF_X2)
                                         _15018_ (net)
                  0.02    0.00    0.47 v _29697_/A (HA_X1)
     1    1.78    0.01    0.05    0.53 v _29697_/S (HA_X1)
                                         _15021_ (net)
                  0.01    0.00    0.53 v _23317_/A (BUF_X2)
     5   12.12    0.01    0.04    0.56 v _23317_/Z (BUF_X2)
                                         _13926_ (net)
                  0.01    0.00    0.56 v _23386_/A (INV_X2)
    10   25.16    0.03    0.04    0.60 ^ _23386_/ZN (INV_X2)
                                         _13995_ (net)
                  0.03    0.00    0.60 ^ _23387_/A1 (NOR3_X4)
     8   18.84    0.01    0.02    0.62 v _23387_/ZN (NOR3_X4)
                                         _13996_ (net)
                  0.01    0.00    0.62 v _23709_/A3 (NOR3_X1)
     1    1.81    0.03    0.05    0.67 ^ _23709_/ZN (NOR3_X1)
                                         _00764_ (net)
                  0.03    0.00    0.67 ^ _23710_/A2 (NOR2_X1)
     1    1.69    0.01    0.01    0.69 v _23710_/ZN (NOR2_X1)
                                         _00765_ (net)
                  0.01    0.00    0.69 v _23712_/B2 (AOI221_X1)
     1    1.94    0.04    0.08    0.77 ^ _23712_/ZN (AOI221_X1)
                                         _00767_ (net)
                  0.04    0.00    0.77 ^ _23717_/A2 (NOR3_X1)
     1    2.10    0.01    0.02    0.78 v _23717_/ZN (NOR3_X1)
                                         _00772_ (net)
                  0.01    0.00    0.78 v _23741_/A2 (NOR4_X1)
     1    9.47    0.11    0.15    0.93 ^ _23741_/ZN (NOR4_X1)
                                         _00092_ (net)
                  0.11    0.00    0.93 ^ sa12_sr[4]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa12_sr[4]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    4.04    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   21.28    0.01    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 ^ _18298_/A (INV_X4)
     5   17.43    0.01    0.01    0.14 v _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 v _18299_/A (BUF_X8)
    10   29.12    0.01    0.03    0.16 v _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 v _18392_/A (BUF_X4)
    10   34.50    0.01    0.03    0.20 v _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.01    0.01    0.20 v _18393_/A (BUF_X2)
    10   41.33    0.02    0.05    0.25 v _18393_/Z (BUF_X2)
                                         _09100_ (net)
                  0.02    0.00    0.25 v _23232_/A2 (NAND3_X1)
     1    1.93    0.01    0.02    0.28 ^ _23232_/ZN (NAND3_X1)
                                         _13845_ (net)
                  0.01    0.00    0.28 ^ _23235_/B1 (AOI21_X1)
     1    1.00    0.01    0.01    0.29 v _23235_/ZN (AOI21_X1)
                                         _13848_ (net)
                  0.01    0.00    0.29 v _23244_/A1 (OR3_X1)
     5   11.55    0.02    0.09    0.38 v _23244_/ZN (OR3_X1)
                                         _13857_ (net)
                  0.02    0.00    0.38 v _23269_/A (BUF_X2)
    10   21.72    0.01    0.05    0.42 v _23269_/Z (BUF_X2)
                                         _13880_ (net)
                  0.01    0.00    0.42 v _23270_/A (BUF_X2)
    12   30.78    0.02    0.05    0.47 v _23270_/Z (BUF_X2)
                                         _15018_ (net)
                  0.02    0.00    0.47 v _29697_/A (HA_X1)
     1    1.78    0.01    0.05    0.53 v _29697_/S (HA_X1)
                                         _15021_ (net)
                  0.01    0.00    0.53 v _23317_/A (BUF_X2)
     5   12.12    0.01    0.04    0.56 v _23317_/Z (BUF_X2)
                                         _13926_ (net)
                  0.01    0.00    0.56 v _23386_/A (INV_X2)
    10   25.16    0.03    0.04    0.60 ^ _23386_/ZN (INV_X2)
                                         _13995_ (net)
                  0.03    0.00    0.60 ^ _23387_/A1 (NOR3_X4)
     8   18.84    0.01    0.02    0.62 v _23387_/ZN (NOR3_X4)
                                         _13996_ (net)
                  0.01    0.00    0.62 v _23709_/A3 (NOR3_X1)
     1    1.81    0.03    0.05    0.67 ^ _23709_/ZN (NOR3_X1)
                                         _00764_ (net)
                  0.03    0.00    0.67 ^ _23710_/A2 (NOR2_X1)
     1    1.69    0.01    0.01    0.69 v _23710_/ZN (NOR2_X1)
                                         _00765_ (net)
                  0.01    0.00    0.69 v _23712_/B2 (AOI221_X1)
     1    1.94    0.04    0.08    0.77 ^ _23712_/ZN (AOI221_X1)
                                         _00767_ (net)
                  0.04    0.00    0.77 ^ _23717_/A2 (NOR3_X1)
     1    2.10    0.01    0.02    0.78 v _23717_/ZN (NOR3_X1)
                                         _00772_ (net)
                  0.01    0.00    0.78 v _23741_/A2 (NOR4_X1)
     1    9.47    0.11    0.15    0.93 ^ _23741_/ZN (NOR4_X1)
                                         _00092_ (net)
                  0.11    0.00    0.93 ^ sa12_sr[4]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa12_sr[4]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   17.20   -1.18 (VIOLATED)
_17290_/ZN                             10.47   10.80   -0.33 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06715381145477295

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3382

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.1832084655761719

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0739

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.01    0.14 v _18298_/ZN (INV_X4)
   0.03    0.16 v _18299_/Z (BUF_X8)
   0.03    0.20 v _18392_/Z (BUF_X4)
   0.05    0.25 v _18393_/Z (BUF_X2)
   0.03    0.28 ^ _23232_/ZN (NAND3_X1)
   0.01    0.29 v _23235_/ZN (AOI21_X1)
   0.09    0.38 v _23244_/ZN (OR3_X1)
   0.05    0.42 v _23269_/Z (BUF_X2)
   0.05    0.47 v _23270_/Z (BUF_X2)
   0.06    0.53 v _29697_/S (HA_X1)
   0.04    0.56 v _23317_/Z (BUF_X2)
   0.04    0.60 ^ _23386_/ZN (INV_X2)
   0.02    0.62 v _23387_/ZN (NOR3_X4)
   0.05    0.67 ^ _23709_/ZN (NOR3_X1)
   0.01    0.69 v _23710_/ZN (NOR2_X1)
   0.08    0.77 ^ _23712_/ZN (AOI221_X1)
   0.02    0.78 v _23717_/ZN (NOR3_X1)
   0.15    0.93 ^ _23741_/ZN (NOR4_X1)
   0.00    0.93 ^ sa12_sr[4]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa12_sr[4]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15918_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16016_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9323

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1601

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.172584

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   9.74e-04   4.44e-05   1.02e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.52e-01 100.0%
                          49.9%      49.9%       0.2%
