Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May  7 01:20:04 2022
| Host         : VM2060-ustclz running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |             289 |          118 |
| Yes          | No                    | No                     |             992 |          617 |
| Yes          | No                    | Yes                    |              79 |           34 |
| Yes          | Yes                   | No                     |              67 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |                                          Enable Signal                                         |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | cpu/EX_MEM/reg_y/ready_r0_out                                                                  | rst_IBUF                |                1 |              1 |
|  clk_IBUF_BUFG | cpu/EX_MEM/reg_y/E[0]                                                                          | rst_IBUF                |                2 |              5 |
|  clk_IBUF_BUFG | pdu/cnt_m_rf[4]_i_1_n_0                                                                        | rst_IBUF                |                3 |              9 |
|  clk_IBUF_BUFG |                                                                                                |                         |                8 |             12 |
|  clk_IBUF_BUFG |                                                                                                | rst_IBUF                |                9 |             28 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[2]_3[0]                                                             |                         |               19 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[4]_4[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[2]_0[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[2]_1[0]                                                             |                         |               25 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[2]_2[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/E[0]                                                                        |                         |               12 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[1]_1[0]                                                             |                         |               21 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[1]_2[0]                                                             |                         |               17 |             32 |
|  clk_cpu_BUFG  | cpu/ID_EX/reg_rd/en0                                                                           | rst_IBUF                |                9 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[1]_0[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[4]_5[0]                                                             |                         |               23 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[4]_3[0]                                                             |                         |               17 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[4]_1[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[4]_2[0]                                                             |                         |               16 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[3]_2[0]                                                             |                         |               30 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[3]_1[0]                                                             |                         |               25 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[3]_0[0]                                                             |                         |               16 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[1]_3[0]                                                             |                         |               15 |             32 |
|  clk_IBUF_BUFG | cpu/EX_MEM/reg_y/out_reg[3]_0[0]                                                               | rst_IBUF                |               19 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_0[0]                                                             |                         |               20 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_1[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_10[0]                                                            |                         |               17 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_2[0]                                                             |                         |               22 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_3[0]                                                             |                         |               19 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_4[0]                                                             |                         |               30 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_5[0]                                                             |                         |               25 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_6[0]                                                             |                         |               15 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_7[0]                                                             |                         |               22 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_8[0]                                                             |                         |               25 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[0]_9[0]                                                             |                         |               24 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[18][0]                                                              |                         |               21 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[18]_0[0]                                                            |                         |               26 |             32 |
|  clk_cpu_BUFG  | cpu/MEM_WB/reg_rdw/out_reg[2]_4[0]                                                             |                         |               25 |             32 |
|  clk_cpu_BUFG  | cpu/ID_EX/reg_rd/out_reg[3]_0                                                                  | cpu/ID_EX/reg_ctrl/rst0 |               24 |             67 |
|  clk_cpu_BUFG  | cpu/mem_data0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                         |               32 |            128 |
|  clk_cpu_BUFG  | cpu/mem_data0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                         |               32 |            128 |
|  clk_cpu_BUFG  |                                                                                                | cpu/ID_EX/reg_rd/SR[0]  |               56 |            137 |
|  clk_cpu_BUFG  |                                                                                                | rst_IBUF                |               62 |            152 |
+----------------+------------------------------------------------------------------------------------------------+-------------------------+------------------+----------------+


