INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
