# MIPS Processor (Multi-Cycle)
The MIPS processor is designed as multi-cycle and supports the following commands:

‫‪Arithmetic/Logical‬‬ ‫‪Instructions:‬‬ ‫‪```add,‬‬ ‫‪sub,‬‬ ‫‪and,‬‬ ‫‪or,‬‬ ‫‪slt,‬‬ ‫‪addi,‬‬ ‫‪andi```

‬‬‫‪Memory‬‬ ‫‪Reference‬‬ ‫‪Instruction:‬‬ ```‫‪lw,‬‬ ‫‪sw```

‫‪Control‬‬ ‫‪Flow‬‬ ‫‪Instructions:‬‬ ```‫‪j,‬‬ ‫‪jal,‬‬ ‫‪jr,‬‬ ‫‪beq,‬‬ ‫‪bne‬‬```‬

You can see instruction set architecture (ISA) [here](https://github.com/davoudifatemeh/Computer_Arcitecture/blob/master/Assignment3/Isa.png).
