// Seed: 445529441
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output id_9,
    output id_10,
    output id_11
);
  assign id_10 = 1'h0;
  type_17(
      1, 1, 1'b0
  ); defparam id_12.id_13 = 1;
endmodule
