OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/sim_fsm/work/@_opt
