#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d784859870 .scope module, "Test" "Test" 2 7;
 .timescale -9 -12;
v0x55d784889630_0 .var "clk", 0 0;
S_0x55d784852e40 .scope module, "uut" "Risc_16_bit" 2 13, 3 6 0, S_0x55d784859870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
v0x55d784888b70_0 .net "alu_op", 1 0, v0x55d7848881d0_0;  1 drivers
v0x55d784888c50_0 .net "alu_src", 0 0, v0x55d784888300_0;  1 drivers
v0x55d784888d60_0 .net "beq", 0 0, v0x55d7848883c0_0;  1 drivers
v0x55d784888e50_0 .net "bne", 0 0, v0x55d7848884c0_0;  1 drivers
v0x55d784888f40_0 .net "clk", 0 0, v0x55d784889630_0;  1 drivers
v0x55d784889030_0 .net "jump", 0 0, v0x55d784888590_0;  1 drivers
v0x55d784889120_0 .net "mem_read", 0 0, v0x55d784888680_0;  1 drivers
v0x55d7848891c0_0 .net "mem_to_reg", 0 0, v0x55d784888770_0;  1 drivers
v0x55d7848892b0_0 .net "mem_write", 0 0, v0x55d784888810_0;  1 drivers
v0x55d7848893e0_0 .net "opcode", 3 0, L_0x55d78489d390;  1 drivers
v0x55d784889480_0 .net "reg_dst", 0 0, v0x55d7848889a0_0;  1 drivers
v0x55d784889570_0 .net "reg_write", 0 0, v0x55d784888a70_0;  1 drivers
S_0x55d784842b80 .scope module, "DU" "Datapath_Unit" 3 13, 4 7 0, S_0x55d784852e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "beq"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
    .port_info 5 /INPUT 1 "alu_src"
    .port_info 6 /INPUT 1 "reg_dst"
    .port_info 7 /INPUT 1 "mem_to_reg"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "bne"
    .port_info 10 /INPUT 2 "alu_op"
    .port_info 11 /OUTPUT 4 "opcode"
L_0x7fe840c230f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d784899db0 .functor XNOR 1, v0x55d7848889a0_0, L_0x7fe840c230f0, C4<0>, C4<0>;
L_0x7fe840c231c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489afc0 .functor XNOR 1, v0x55d784888300_0, L_0x7fe840c231c8, C4<0>, C4<0>;
L_0x55d78489ae10 .functor AND 1, v0x55d7848883c0_0, L_0x55d78489b450, C4<1>, C4<1>;
L_0x55d78489bdf0 .functor NOT 1, L_0x55d78489b450, C4<0>, C4<0>, C4<0>;
L_0x55d78489be60 .functor AND 1, v0x55d7848884c0_0, L_0x55d78489bdf0, C4<1>, C4<1>;
L_0x7fe840c23378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489bed0 .functor XNOR 1, L_0x55d78489ae10, L_0x7fe840c23378, C4<0>, C4<0>;
L_0x7fe840c233c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489c100 .functor XNOR 1, L_0x55d78489be60, L_0x7fe840c233c0, C4<0>, C4<0>;
L_0x7fe840c23408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489c710 .functor XNOR 1, v0x55d784888590_0, L_0x7fe840c23408, C4<0>, C4<0>;
L_0x7fe840c23528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489d0b0 .functor XNOR 1, v0x55d784888770_0, L_0x7fe840c23528, C4<0>, C4<0>;
v0x55d784884930_0 .net "ALU_Control", 2 0, v0x55d784881230_0;  1 drivers
v0x55d784884a10_0 .net "ALU_out", 15 0, v0x55d784881cd0_0;  1 drivers
v0x55d784884b20_0 .net "PC_2beq", 15 0, L_0x55d78489bac0;  1 drivers
v0x55d784884be0_0 .net "PC_2bne", 15 0, L_0x55d78489c210;  1 drivers
v0x55d784884cc0_0 .net "PC_beq", 15 0, L_0x55d78489b850;  1 drivers
v0x55d784884df0_0 .net "PC_bne", 15 0, L_0x55d78489bc50;  1 drivers
v0x55d784884ed0_0 .net "PC_j", 15 0, L_0x55d78489c500;  1 drivers
L_0x7fe840c23018 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d784884fb0_0 .net/2u *"_s0", 15 0, L_0x7fe840c23018;  1 drivers
v0x55d784885090_0 .net/2u *"_s10", 0 0, L_0x7fe840c230f0;  1 drivers
v0x55d784885200_0 .net *"_s12", 0 0, L_0x55d784899db0;  1 drivers
v0x55d7848852c0_0 .net *"_s15", 2 0, L_0x55d784899e70;  1 drivers
v0x55d7848853a0_0 .net *"_s17", 2 0, L_0x55d784899fa0;  1 drivers
v0x55d784885480_0 .net *"_s25", 0 0, L_0x55d78489a9d0;  1 drivers
v0x55d784885560_0 .net *"_s26", 9 0, L_0x55d78489aa70;  1 drivers
v0x55d784885640_0 .net *"_s29", 5 0, L_0x55d78489acd0;  1 drivers
v0x55d784885720_0 .net/2u *"_s34", 0 0, L_0x7fe840c231c8;  1 drivers
v0x55d784885800_0 .net *"_s36", 0 0, L_0x55d78489afc0;  1 drivers
v0x55d7848858c0_0 .net *"_s41", 14 0, L_0x55d78489b5e0;  1 drivers
L_0x7fe840c232e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d7848859a0_0 .net/2u *"_s42", 0 0, L_0x7fe840c232e8;  1 drivers
v0x55d784885a80_0 .net *"_s44", 15 0, L_0x55d78489b680;  1 drivers
v0x55d784885b60_0 .net *"_s49", 14 0, L_0x55d78489b990;  1 drivers
v0x55d784885c40_0 .net *"_s5", 11 0, L_0x55d784899bd0;  1 drivers
L_0x7fe840c23330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d784885d20_0 .net/2u *"_s50", 0 0, L_0x7fe840c23330;  1 drivers
v0x55d784885e00_0 .net *"_s52", 15 0, L_0x55d78489bb60;  1 drivers
v0x55d784885ee0_0 .net *"_s58", 0 0, L_0x55d78489bdf0;  1 drivers
L_0x7fe840c230a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d784885fc0_0 .net/2u *"_s6", 0 0, L_0x7fe840c230a8;  1 drivers
v0x55d7848860a0_0 .net/2u *"_s62", 0 0, L_0x7fe840c23378;  1 drivers
v0x55d784886180_0 .net *"_s64", 0 0, L_0x55d78489bed0;  1 drivers
v0x55d784886240_0 .net/2u *"_s68", 0 0, L_0x7fe840c233c0;  1 drivers
v0x55d784886320_0 .net *"_s70", 0 0, L_0x55d78489c100;  1 drivers
v0x55d7848863e0_0 .net *"_s75", 2 0, L_0x55d78489c460;  1 drivers
v0x55d7848864c0_0 .net/2u *"_s78", 0 0, L_0x7fe840c23408;  1 drivers
v0x55d7848865a0_0 .net *"_s80", 0 0, L_0x55d78489c710;  1 drivers
v0x55d784886660_0 .net/2u *"_s84", 0 0, L_0x7fe840c23528;  1 drivers
v0x55d784886740_0 .net *"_s86", 0 0, L_0x55d78489d0b0;  1 drivers
v0x55d784886800_0 .net "alu_op", 1 0, v0x55d7848881d0_0;  alias, 1 drivers
v0x55d7848868c0_0 .net "alu_src", 0 0, v0x55d784888300_0;  alias, 1 drivers
v0x55d784886960_0 .net "beq", 0 0, v0x55d7848883c0_0;  alias, 1 drivers
v0x55d784886a20_0 .net "beq_control", 0 0, L_0x55d78489ae10;  1 drivers
v0x55d784886ae0_0 .net "bne", 0 0, v0x55d7848884c0_0;  alias, 1 drivers
v0x55d784886ba0_0 .net "bne_control", 0 0, L_0x55d78489be60;  1 drivers
v0x55d784886c60_0 .net "clk", 0 0, v0x55d784889630_0;  alias, 1 drivers
v0x55d784886d00_0 .net "ext_im", 15 0, L_0x55d78489ad70;  1 drivers
v0x55d784886de0_0 .net "instr", 15 0, L_0x55d78481fab0;  1 drivers
v0x55d784886ea0_0 .net "jump", 0 0, v0x55d784888590_0;  alias, 1 drivers
v0x55d784886f40_0 .net "jump_shift", 12 0, L_0x55d784899c70;  1 drivers
v0x55d784887020_0 .net "mem_read", 0 0, v0x55d784888680_0;  alias, 1 drivers
v0x55d7848870c0_0 .net "mem_read_data", 15 0, L_0x55d78489ced0;  1 drivers
v0x55d784887190_0 .net "mem_to_reg", 0 0, v0x55d784888770_0;  alias, 1 drivers
v0x55d784887230_0 .net "mem_write", 0 0, v0x55d784888810_0;  alias, 1 drivers
v0x55d784887300_0 .net "opcode", 3 0, L_0x55d78489d390;  alias, 1 drivers
v0x55d7848873c0_0 .net "pc2", 15 0, L_0x55d784899770;  1 drivers
v0x55d7848874a0_0 .var "pc_current", 15 0;
v0x55d784887590_0 .net "pc_next", 15 0, L_0x55d78489c820;  1 drivers
v0x55d784887650_0 .net "read_data2", 15 0, L_0x55d78489b080;  1 drivers
v0x55d784887740_0 .net "reg_dst", 0 0, v0x55d7848889a0_0;  alias, 1 drivers
v0x55d7848877e0_0 .net "reg_read_addr_1", 2 0, L_0x55d78489a210;  1 drivers
v0x55d7848878d0_0 .net "reg_read_addr_2", 2 0, L_0x55d78489a300;  1 drivers
v0x55d7848879a0_0 .net "reg_read_data_1", 15 0, L_0x55d78489a670;  1 drivers
v0x55d784887a90_0 .net "reg_read_data_2", 15 0, L_0x55d78489a910;  1 drivers
v0x55d784887ba0_0 .net "reg_write", 0 0, v0x55d784888a70_0;  alias, 1 drivers
v0x55d784887c40_0 .net "reg_write_data", 15 0, L_0x55d78489d170;  1 drivers
v0x55d784887ce0_0 .net "reg_write_dest", 2 0, L_0x55d78489a040;  1 drivers
v0x55d784887db0_0 .net "zero_flag", 0 0, L_0x55d78489b450;  1 drivers
L_0x55d784899770 .arith/sum 16, v0x55d7848874a0_0, L_0x7fe840c23018;
L_0x55d784899bd0 .part L_0x55d78481fab0, 0, 12;
L_0x55d784899c70 .concat [ 1 12 0 0], L_0x7fe840c230a8, L_0x55d784899bd0;
L_0x55d784899e70 .part L_0x55d78481fab0, 3, 3;
L_0x55d784899fa0 .part L_0x55d78481fab0, 6, 3;
L_0x55d78489a040 .functor MUXZ 3, L_0x55d784899fa0, L_0x55d784899e70, L_0x55d784899db0, C4<>;
L_0x55d78489a210 .part L_0x55d78481fab0, 9, 3;
L_0x55d78489a300 .part L_0x55d78481fab0, 6, 3;
L_0x55d78489a9d0 .part L_0x55d78481fab0, 5, 1;
LS_0x55d78489aa70_0_0 .concat [ 1 1 1 1], L_0x55d78489a9d0, L_0x55d78489a9d0, L_0x55d78489a9d0, L_0x55d78489a9d0;
LS_0x55d78489aa70_0_4 .concat [ 1 1 1 1], L_0x55d78489a9d0, L_0x55d78489a9d0, L_0x55d78489a9d0, L_0x55d78489a9d0;
LS_0x55d78489aa70_0_8 .concat [ 1 1 0 0], L_0x55d78489a9d0, L_0x55d78489a9d0;
L_0x55d78489aa70 .concat [ 4 4 2 0], LS_0x55d78489aa70_0_0, LS_0x55d78489aa70_0_4, LS_0x55d78489aa70_0_8;
L_0x55d78489acd0 .part L_0x55d78481fab0, 0, 6;
L_0x55d78489ad70 .concat [ 6 10 0 0], L_0x55d78489acd0, L_0x55d78489aa70;
L_0x55d78489af20 .part L_0x55d78481fab0, 12, 4;
L_0x55d78489b080 .functor MUXZ 16, L_0x55d78489a910, L_0x55d78489ad70, L_0x55d78489afc0, C4<>;
L_0x55d78489b5e0 .part L_0x55d78489ad70, 0, 15;
L_0x55d78489b680 .concat [ 1 15 0 0], L_0x7fe840c232e8, L_0x55d78489b5e0;
L_0x55d78489b850 .arith/sum 16, L_0x55d784899770, L_0x55d78489b680;
L_0x55d78489b990 .part L_0x55d78489ad70, 0, 15;
L_0x55d78489bb60 .concat [ 1 15 0 0], L_0x7fe840c23330, L_0x55d78489b990;
L_0x55d78489bc50 .arith/sum 16, L_0x55d784899770, L_0x55d78489bb60;
L_0x55d78489bac0 .functor MUXZ 16, L_0x55d784899770, L_0x55d78489b850, L_0x55d78489bed0, C4<>;
L_0x55d78489c210 .functor MUXZ 16, L_0x55d78489bac0, L_0x55d78489bc50, L_0x55d78489c100, C4<>;
L_0x55d78489c460 .part L_0x55d784899770, 13, 3;
L_0x55d78489c500 .concat [ 13 3 0 0], L_0x55d784899c70, L_0x55d78489c460;
L_0x55d78489c820 .functor MUXZ 16, L_0x55d78489c210, L_0x55d78489c500, L_0x55d78489c710, C4<>;
L_0x55d78489d170 .functor MUXZ 16, v0x55d784881cd0_0, L_0x55d78489ced0, L_0x55d78489d0b0, C4<>;
L_0x55d78489d390 .part L_0x55d78481fab0, 12, 4;
S_0x55d7848518e0 .scope module, "ALU_Control_unit" "alu_control" 4 64, 5 5 0, S_0x55d784842b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /INPUT 4 "Opcode"
v0x55d78485a520_0 .net "ALUControlIn", 5 0, L_0x55d78489ae80;  1 drivers
v0x55d7848473c0_0 .net "ALUOp", 1 0, v0x55d7848881d0_0;  alias, 1 drivers
v0x55d784881230_0 .var "ALU_Cnt", 2 0;
v0x55d7848812f0_0 .net "Opcode", 3 0, L_0x55d78489af20;  1 drivers
E_0x55d7847feea0 .event edge, v0x55d78485a520_0;
L_0x55d78489ae80 .concat [ 4 2 0 0], L_0x55d78489af20, v0x55d7848881d0_0;
S_0x55d784881450 .scope module, "alu_unit" "ALU" 4 68, 6 5 0, S_0x55d784842b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 16 "result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fe840c23210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d7848816c0_0 .net/2u *"_s0", 15 0, L_0x7fe840c23210;  1 drivers
v0x55d7848817c0_0 .net *"_s2", 0 0, L_0x55d78489b2d0;  1 drivers
L_0x7fe840c23258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d784881880_0 .net/2u *"_s4", 0 0, L_0x7fe840c23258;  1 drivers
L_0x7fe840c232a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d784881940_0 .net/2u *"_s6", 0 0, L_0x7fe840c232a0;  1 drivers
v0x55d784881a20_0 .net "a", 15 0, L_0x55d78489a670;  alias, 1 drivers
v0x55d784881b50_0 .net "alu_control", 2 0, v0x55d784881230_0;  alias, 1 drivers
v0x55d784881c10_0 .net "b", 15 0, L_0x55d78489b080;  alias, 1 drivers
v0x55d784881cd0_0 .var "result", 15 0;
v0x55d784881db0_0 .net "zero", 0 0, L_0x55d78489b450;  alias, 1 drivers
E_0x55d7847feac0 .event edge, v0x55d784881230_0, v0x55d784881a20_0, v0x55d784881c10_0;
L_0x55d78489b2d0 .cmp/eq 16, v0x55d784881cd0_0, L_0x7fe840c23210;
L_0x55d78489b450 .functor MUXZ 1, L_0x7fe840c232a0, L_0x7fe840c23258, L_0x55d78489b2d0, C4<>;
S_0x55d784881f10 .scope module, "dm" "Data_Memory" 4 85, 7 6 0, S_0x55d784842b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "mem_access_addr"
    .port_info 2 /INPUT 16 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /OUTPUT 16 "mem_read_data"
L_0x7fe840c23450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d78489cae0 .functor XNOR 1, v0x55d784888680_0, L_0x7fe840c23450, C4<0>, C4<0>;
L_0x7fe840c23498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d784882150_0 .net *"_s11", 1 0, L_0x7fe840c23498;  1 drivers
L_0x7fe840c234e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d784882250_0 .net/2u *"_s12", 15 0, L_0x7fe840c234e0;  1 drivers
v0x55d784882330_0 .net/2u *"_s2", 0 0, L_0x7fe840c23450;  1 drivers
v0x55d7848823f0_0 .net *"_s4", 0 0, L_0x55d78489cae0;  1 drivers
v0x55d7848824b0_0 .net *"_s6", 15 0, L_0x55d78489cbe0;  1 drivers
v0x55d7848825e0_0 .net *"_s8", 4 0, L_0x55d78489cc80;  1 drivers
v0x55d7848826c0_0 .net "clk", 0 0, v0x55d784889630_0;  alias, 1 drivers
v0x55d784882780_0 .var/i "f", 31 0;
v0x55d784882860_0 .net "mem_access_addr", 15 0, v0x55d784881cd0_0;  alias, 1 drivers
v0x55d784882920_0 .net "mem_read", 0 0, v0x55d784888680_0;  alias, 1 drivers
v0x55d7848829c0_0 .net "mem_read_data", 15 0, L_0x55d78489ced0;  alias, 1 drivers
v0x55d784882aa0_0 .net "mem_write_data", 15 0, L_0x55d78489a910;  alias, 1 drivers
v0x55d784882b80_0 .net "mem_write_en", 0 0, v0x55d784888810_0;  alias, 1 drivers
v0x55d784882c40 .array "memory", 0 7, 15 0;
v0x55d784882d00_0 .net "ram_addr", 2 0, L_0x55d78489c9b0;  1 drivers
E_0x55d7847ff4c0 .event posedge, v0x55d7848826c0_0;
L_0x55d78489c9b0 .part v0x55d784881cd0_0, 0, 3;
L_0x55d78489cbe0 .array/port v0x55d784882c40, L_0x55d78489cc80;
L_0x55d78489cc80 .concat [ 3 2 0 0], L_0x55d78489c9b0, L_0x7fe840c23498;
L_0x55d78489ced0 .functor MUXZ 16, L_0x7fe840c234e0, L_0x55d78489cbe0, L_0x55d78489cae0, C4<>;
S_0x55d784882ea0 .scope module, "im" "Instruction_Memory" 4 40, 8 6 0, S_0x55d784842b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "instruction"
L_0x55d78481fab0 .functor BUFZ 16, L_0x55d784899900, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d784883040_0 .net *"_s2", 15 0, L_0x55d784899900;  1 drivers
v0x55d784883140_0 .net *"_s4", 5 0, L_0x55d7848999a0;  1 drivers
L_0x7fe840c23060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d784883220_0 .net *"_s7", 1 0, L_0x7fe840c23060;  1 drivers
v0x55d784883310_0 .net "instruction", 15 0, L_0x55d78481fab0;  alias, 1 drivers
v0x55d7848833f0 .array "memory", 0 14, 15 0;
v0x55d784883500_0 .net "pc", 15 0, v0x55d7848874a0_0;  1 drivers
v0x55d7848835e0_0 .net "rom_addr", 3 0, L_0x55d784899860;  1 drivers
L_0x55d784899860 .part v0x55d7848874a0_0, 1, 4;
L_0x55d784899900 .array/port v0x55d7848833f0, L_0x55d7848999a0;
L_0x55d7848999a0 .concat [ 4 2 0 0], L_0x55d784899860, L_0x7fe840c23060;
S_0x55d784883720 .scope module, "reg_file" "GPRs" 4 50, 9 6 0, S_0x55d784842b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write_en"
    .port_info 2 /INPUT 3 "reg_write_dest"
    .port_info 3 /INPUT 16 "reg_write_data"
    .port_info 4 /INPUT 3 "reg_read_addr_1"
    .port_info 5 /OUTPUT 16 "reg_read_data_1"
    .port_info 6 /INPUT 3 "reg_read_addr_2"
    .port_info 7 /OUTPUT 16 "reg_read_data_2"
L_0x55d78489a670 .functor BUFZ 16, L_0x55d78489a440, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d78489a910 .functor BUFZ 16, L_0x55d78489a730, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d784883a60_0 .net *"_s0", 15 0, L_0x55d78489a440;  1 drivers
v0x55d784883b40_0 .net *"_s10", 4 0, L_0x55d78489a7d0;  1 drivers
L_0x7fe840c23180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d784883c20_0 .net *"_s13", 1 0, L_0x7fe840c23180;  1 drivers
v0x55d784883ce0_0 .net *"_s2", 4 0, L_0x55d78489a4e0;  1 drivers
L_0x7fe840c23138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d784883dc0_0 .net *"_s5", 1 0, L_0x7fe840c23138;  1 drivers
v0x55d784883ef0_0 .net *"_s8", 15 0, L_0x55d78489a730;  1 drivers
v0x55d784883fd0_0 .net "clk", 0 0, v0x55d784889630_0;  alias, 1 drivers
v0x55d784884070_0 .var/i "i", 31 0;
v0x55d784884130 .array "reg_array", 0 7, 15 0;
v0x55d784884280_0 .net "reg_read_addr_1", 2 0, L_0x55d78489a210;  alias, 1 drivers
v0x55d784884360_0 .net "reg_read_addr_2", 2 0, L_0x55d78489a300;  alias, 1 drivers
v0x55d784884440_0 .net "reg_read_data_1", 15 0, L_0x55d78489a670;  alias, 1 drivers
v0x55d784884500_0 .net "reg_read_data_2", 15 0, L_0x55d78489a910;  alias, 1 drivers
v0x55d7848845d0_0 .net "reg_write_data", 15 0, L_0x55d78489d170;  alias, 1 drivers
v0x55d784884690_0 .net "reg_write_dest", 2 0, L_0x55d78489a040;  alias, 1 drivers
v0x55d784884770_0 .net "reg_write_en", 0 0, v0x55d784888a70_0;  alias, 1 drivers
L_0x55d78489a440 .array/port v0x55d784884130, L_0x55d78489a4e0;
L_0x55d78489a4e0 .concat [ 3 2 0 0], L_0x55d78489a210, L_0x7fe840c23138;
L_0x55d78489a730 .array/port v0x55d784884130, L_0x55d78489a7d0;
L_0x55d78489a7d0 .concat [ 3 2 0 0], L_0x55d78489a300, L_0x7fe840c23180;
S_0x55d784887fc0 .scope module, "control" "Control_Unit" 3 29, 10 6 0, S_0x55d784852e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 2 "alu_op"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "beq"
    .port_info 4 /OUTPUT 1 "bne"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_dst"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x55d7848881d0_0 .var "alu_op", 1 0;
v0x55d784888300_0 .var "alu_src", 0 0;
v0x55d7848883c0_0 .var "beq", 0 0;
v0x55d7848884c0_0 .var "bne", 0 0;
v0x55d784888590_0 .var "jump", 0 0;
v0x55d784888680_0 .var "mem_read", 0 0;
v0x55d784888770_0 .var "mem_to_reg", 0 0;
v0x55d784888810_0 .var "mem_write", 0 0;
v0x55d784888900_0 .net "opcode", 3 0, L_0x55d78489d390;  alias, 1 drivers
v0x55d7848889a0_0 .var "reg_dst", 0 0;
v0x55d784888a70_0 .var "reg_write", 0 0;
E_0x55d7848647f0 .event edge, v0x55d784887300_0;
    .scope S_0x55d784882ea0;
T_0 ;
    %vpi_call 8 15 "$readmemb", "./test.prog", v0x55d7848833f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55d784883720;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d784884070_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55d784884070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55d784884070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d784884130, 0, 4;
    %load/vec4 v0x55d784884070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d784884070_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55d784883720;
T_2 ;
    %wait E_0x55d7847ff4c0;
    %load/vec4 v0x55d784884770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55d7848845d0_0;
    %load/vec4 v0x55d784884690_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d784884130, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d7848518e0;
T_3 ;
    %wait E_0x55d7847feea0;
    %load/vec4 v0x55d78485a520_0;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d784881230_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d784881450;
T_4 ;
    %wait E_0x55d7847feac0;
    %load/vec4 v0x55d784881b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %add;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %add;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %sub;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55d784881a20_0;
    %inv;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55d784881a20_0;
    %ix/getv 4, v0x55d784881c10_0;
    %shiftl 4;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55d784881a20_0;
    %ix/getv 4, v0x55d784881c10_0;
    %shiftr 4;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %and;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %or;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55d784881a20_0;
    %load/vec4 v0x55d784881c10_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d784881cd0_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d784881f10;
T_5 ;
    %vpi_call 7 24 "$readmemb", "./test.data", v0x55d784882c40 {0 0 0};
    %vpi_func 7 26 "$fopen" 32, "./50001111_50001212.o" {0 0 0};
    %store/vec4 v0x55d784882780_0, 0, 32;
    %vpi_call 7 27 "$monitor", v0x55d784882780_0, "time = %d\012", $time, "\011memory[0] = %b\012", &A<v0x55d784882c40, 0>, "\011memory[1] = %b\012", &A<v0x55d784882c40, 1>, "\011memory[2] = %b\012", &A<v0x55d784882c40, 2>, "\011memory[3] = %b\012", &A<v0x55d784882c40, 3>, "\011memory[4] = %b\012", &A<v0x55d784882c40, 4>, "\011memory[5] = %b\012", &A<v0x55d784882c40, 5>, "\011memory[6] = %b\012", &A<v0x55d784882c40, 6>, "\011memory[7] = %b\012", &A<v0x55d784882c40, 7> {0 0 0};
    %delay 160000, 0;
    %vpi_call 7 37 "$fclose", v0x55d784882780_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55d784881f10;
T_6 ;
    %wait E_0x55d7847ff4c0;
    %load/vec4 v0x55d784882b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55d784882aa0_0;
    %load/vec4 v0x55d784882d00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d784882c40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d784842b80;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d7848874a0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55d784842b80;
T_8 ;
    %wait E_0x55d7847ff4c0;
    %load/vec4 v0x55d784887590_0;
    %assign/vec4 v0x55d7848874a0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d784887fc0;
T_9 ;
    %wait E_0x55d7848647f0;
    %load/vec4 v0x55d784888900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848889a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d784888810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7848884c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d7848881d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d784888590_0, 0, 1;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d784859870;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d784889630_0, 0;
    %delay 160000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55d784859870;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55d784889630_0;
    %inv;
    %store/vec4 v0x55d784889630_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Test.v";
    "Risc_16_bit.v";
    "Datapath_Unit.v";
    "alu_control.v";
    "ALU.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "GPRs.v";
    "Control_Unit.v";
