Synthesis report
Sun Sep 28 14:53:36 2025
Quartus Prime Version 25.1.1 Build 125 07/31/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Synthesis Summary
  3. Synthesis Settings
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
---- Analysis & Elaboration Stage Reports ----
       7. Source Assignments for User Entity iopll_altera_iopll_2000_n6jjr3a Instance: u_iopll|iopll_0
       8. Top Causes of Logic Optimized Away During Sweep
---- Logic Synthesis Stage Reports ----
       9. Partition "root_partition" Resource Utilization by Entity
      10. Registers Removed During Synthesis
      11. General Register Statistics for Partition "root_partition"
      12. Post-Synthesis Netlist Statistics for Partition "root_partition"
      13. Synthesis Resource Usage Summary for Partition "root_partition"
 14. Warnings for src/hdl/counter.v
 15. General Warnings
 16. Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Synthesis Summary                                                                 ;
+--------------------------------------+--------------------------------------------+
; Synthesis Status                     ; Successful - Sun Sep 28 14:53:35 2025      ;
; Revision Name                        ; counter                                    ;
; Top-level Entity Name                ; counter_top                                ;
; Family                               ; Agilex 3                                   ;
; Quartus Prime Version                ; 25.1.1 Build 125 07/31/2025 SC Pro Edition ;
; Device                               ; A3CZ135BB18AE7S                            ;
; Logic utilization estimate (in ALMs) ; 16 / 45,800 ( < 1 % )                      ;
; Total dedicated logic registers      ; 27                                         ;
; Estimated DSP Blocks Post-Merging    ; 0                                          ;
+--------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                          ; Setting         ; Default Value ;
+---------------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                          ; A3CZ135BB18AE7S ;               ;
; Top-level entity name                                                           ; counter_top     ; counter       ;
; Family name                                                                     ; Agilex 3        ; Cyclone 10 GX ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On              ; On            ;
; Enable compact report table                                                     ; Off             ; Off           ;
; Enable Design Assistant in the compilation flow                                 ; On              ; On            ;
; Design Assistant include IP blocks                                              ; Off             ; Off           ;
; High fanout net threshold for RAM inference                                     ; 15              ; 15            ;
; Design Assistant limit on reported violations per rule                          ; 5000            ; 5000          ;
; Optimization Mode                                                               ; Balanced        ; Balanced      ;
; Allow Register Retiming                                                         ; On              ; On            ;
; Allow RAM Retiming                                                              ; Off             ; Off           ;
; Allow DSP Retiming                                                              ; Off             ; Off           ;
; Preserve fewer node names                                                       ; On              ; On            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable          ; Enable        ;
; Verilog Version                                                                 ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                                    ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                        ; Auto            ; Auto          ;
; Safe State Machine                                                              ; Auto            ; Auto          ;
; Iteration limit for constant Verilog loops                                      ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                                  ; 250             ; 250           ;
; Infer RAMs from Raw Logic                                                       ; On              ; On            ;
; DSP Action on miss                                                              ; Ignore          ; Ignore        ;
; NOT Gate Push-Back                                                              ; On              ; On            ;
; Power-Up Don't Care                                                             ; On              ; On            ;
; Remove Duplicate Registers                                                      ; On              ; On            ;
; Ignore GLOBAL Buffers                                                           ; Off             ; Off           ;
; Physical Shift Register Inference                                               ; On              ; On            ;
; Auto Resource Sharing                                                           ; Off             ; Off           ;
; Ignore translate_off and synthesis_off directives                               ; Off             ; Off           ;
; Report Propagation of Constraints                                               ; On              ; On            ;
; Synchronization Register Chain Length                                           ; 3               ; 3             ;
; HDL message level                                                               ; Level2          ; Level2        ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100             ; 100           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000            ; 5000          ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100             ; 100           ;
; Number of Top Root Causes Reported in Synthesis Report                          ; 10              ; 10            ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On              ; On            ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100             ; 100           ;
; Block Design Naming                                                             ; Auto            ; Auto          ;
; Synthesis Effort                                                                ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On              ; On            ;
; Analysis & Synthesis Message Level                                              ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                     ; Auto            ; Auto          ;
; Report Parameter Settings                                                       ; On              ; On            ;
; Report Parameter Settings to ASCII                                              ; On              ; On            ;
; Report Source Assignments                                                       ; On              ; On            ;
; Report Source Assignments to ASCII                                              ; On              ; On            ;
; Report Resource Utilization by Entity to ASCII                                  ; On              ; On            ;
; Size of the Latch Report                                                        ; 100             ; 100           ;
; Enable VHDL static assertion support                                            ; Off             ; Off           ;
; Enable SystemVerilog static assertion support                                   ; Off             ; Off           ;
; Enable State Machines Inference                                                 ; On              ; On            ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off             ; Off           ;
; Enable formal verification support during compilation                           ; Off             ; Off           ;
; Size of the PR Initial Conditions Report                                        ; 100             ; 100           ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500             ; 500           ;
; Report PR Initial Values as Errors                                              ; Off             ; Off           ;
; Aggressive Multiplexer Area Optimization                                        ; Auto            ; Auto          ;
; 6LUT to Extended Mode Conversion                                                ; Auto            ; Auto          ;
; Synthesis Available Resource Multiplier                                         ; 1               ; 1             ;
; Message Level for Unconnected Output Ports                                      ; Warning         ; Warning       ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto            ; Auto          ;
; Initialize Verilog enums to X                                                   ; Off             ; Off           ;
; Enable dynamic report                                                           ; Off             ; Off           ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On              ; On            ;
; Enable RTL Analysis Debug Mode                                                  ; Off             ; Off           ;
; Enable preserve for debug assignments                                           ; Off             ; Off           ;
+---------------------------------------------------------------------------------+-----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                 ; File Type                                       ; File Name with Absolute Path                                                                                     ; Library           ; IP Source               ; Include Files                    ; MD5                              ;
+----------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------+----------------------------------+----------------------------------+
; src/hdl/counter.v                                                                ; User-Specified Verilog HDL File                 ; C:/projects/FPGA/intel/A3/counter/src/hdl/counter.v                                                              ;                   ;                         ;                                  ; d4f7ecc53ea1a2e662da4eb70d9c4c06 ;
; src/qsys/iopll/iopll.ip                                                          ; User-Specified IP File                          ; C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll.ip                                                        ;                   ;                         ;                                  ; de02a7226a91bc378245932f9b4ce304 ;
; src/qsys/iopll/iopll/altera_iopll_2000/synth/iopll_altera_iopll_2000_n6jjr3a.v   ; User-Specified Verilog HDL File                 ; C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/altera_iopll_2000/synth/iopll_altera_iopll_2000_n6jjr3a.v ; altera_iopll_2000 ; src/qsys/iopll/iopll.ip ;                                  ; 63644d2501728677f16bf23ad10c9a24 ;
; src/qsys/iopll/iopll/synth/iopll.v                                               ; User-Specified Verilog HDL File                 ; C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/synth/iopll.v                                             ; iopll             ; src/qsys/iopll/iopll.ip ;                                  ; 746f0ab4fdf01dd051b2035090cb1277 ;
; src/hdl/mux.v                                                                    ; User-Specified Verilog HDL File                 ; C:/projects/FPGA/intel/A3/counter/src/hdl/mux.v                                                                  ;                   ;                         ;                                  ; 04ee2b5efbd89d7f66784aa0a79dd534 ;
; src/hdl/counter_top.v                                                            ; User-Specified Verilog HDL File                 ; C:/projects/FPGA/intel/A3/counter/src/hdl/counter_top.v                                                          ;                   ;                         ;                                  ; 8c11211693d1232c0fd4abab352d2584 ;
; src/qsys/iopll/iopll/altera_iopll_2000/synth/iopll_altera_iopll_2000_n6jjr3a.sdc ; User-Specified Synopsys Design Constraints File ; src/qsys/iopll/iopll/altera_iopll_2000/synth/iopll_altera_iopll_2000_n6jjr3a.sdc                                 ;                   ; src/qsys/iopll/iopll.ip ; 31a1dc5b1f255f850295e115f8da3c9f ;                                  ;
+----------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                                       ;
+-------------------+---------------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-------------------------+
; Vendor            ; IP Name       ; Product Name ; Product ID ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File         ;
+-------------------+---------------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-------------------------+
; Intel Corporation ; IOPLL FPGA IP ; N/A          ; N/A        ; altera_iopll ; 20.0.0  ; N/A          ; N/A          ; u_iopll         ; src/qsys/iopll/iopll.ip ;
+-------------------+---------------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity iopll_altera_iopll_2000_n6jjr3a Instance: u_iopll|iopll_0                   ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; Assignment                        ; Value     ; From ; To              ; Source Location                       ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; IGNORE_LCELL_BUFFERS              ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
; REMOVE_REDUNDANT_LOGIC_CELLS      ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
; DESIGN_ASSISTANT_EXCLUDE          ; RES-50002 ; -    ; tennm_ph2_iopll ; iopll_altera_iopll_2000_n6jjr3a.v:174 ;
; IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL ; ON        ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
All Instances:
u_iopll|iopll_0



Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+----------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                  ;
+---------------------------+------------------+-------------+---------------------+
; Root Object Path          ; Root Object Type ; Root Reason ; Swept Objects Count ;
+---------------------------+------------------+-------------+---------------------+
; u_counter|counter_out[31] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[30] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[29] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[28] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[27] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[20] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[19] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[18] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[17] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[16] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
+---------------------------+------------------+-------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------+---------------------------------+-------------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Max Depth ; Full Hierarchy Name ; Entity Name                     ; Library Name      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------+---------------------------------+-------------------+
; |                          ; 32 (1)              ; 27 (0)                    ; 0                 ; 0          ; 7    ; 3.5 (1.0) ; |                   ; counter_top                     ; altera_work       ;
;    |u_counter|             ; 27 (27)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 3.5 (3.5) ; u_counter           ; counter                         ; altera_work       ;
;    |u_iopll|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; u_iopll             ; iopll                           ; iopll             ;
;       |iopll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; u_iopll|iopll_0     ; iopll_altera_iopll_2000_n6jjr3a ; altera_iopll_2000 ;
;    |u_mux|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; u_mux               ; mux                             ; altera_work       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------+---------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------+
; Registers Removed During Synthesis                                 ;
+-----------------------------------+--------------------+-----------+
; Node name                         ; Reason for Removal ; Node Type ;
+-----------------------------------+--------------------+-----------+
; u_counter|counter_out[27..31]     ; Lost fanout        ; Register  ;
; Total Number of Removed Nodes = 5 ;                    ;           ;
+-----------------------------------+--------------------+-----------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 27          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; TENNM_PH2_IOPLL        ; 1                                       ;
; boundary_port          ; 7                                       ;
; tennm_ff               ; 27                                      ;
;     plain              ; 27                                      ;
; tennm_lcell_comb       ; 32                                      ;
;     arith              ; 26                                      ;
;         1 data inputs  ; 25                                      ;
;         2 data inputs  ; 1                                       ;
;     normal             ; 6                                       ;
;         1 data inputs  ; 2                                       ;
;         3 data inputs  ; 4                                       ;
;                        ;                                         ;
; Number of carry chains ; 1                                       ;
; Max carry chain length ; 26                                      ;
;                        ;                                         ;
; Max LUT depth          ; 3.50                                    ;
; Average LUT depth      ; 2.45                                    ;
+------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition"               ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 16                              ;
;                                             ;                                 ;
; Combinational ALUT usage for logic          ; 32                              ;
;     -- 8 input functions                    ; 0                               ;
;     -- 7 input functions                    ; 0                               ;
;     -- 6 input functions                    ; 0                               ;
;     -- 5 input functions                    ; 0                               ;
;     -- 4 input functions                    ; 0                               ;
;     -- <=3 input functions                  ; 32                              ;
;                                             ;                                 ;
; Dedicated logic registers                   ; 27                              ;
;                                             ;                                 ;
; I/O pins                                    ; 7                               ;
;                                             ;                                 ;
; Total DSP Blocks                            ; 0                               ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                               ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                               ;
;     -- [C] Total DSP_PRIME Blocks           ; 0                               ;
;                                             ;                                 ;
; Total PLLs                                  ; 1                               ;
;     -- IOPLLs                               ; 1                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; u_iopll|iopll_0|tennm_ph2_iopll ;
; Maximum fan-out                             ; 27                              ;
; Total fan-out                               ; 126                             ;
; Average fan-out                             ; 1.88                            ;
+---------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Warnings for src/hdl/counter.v                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; 21398      ; Warning  ; 1     ; Verilog HDL warning at counter.v(7): delay control is not supported for synthesis ;
+------------+----------+-------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; General Warnings                                                                                                                                                                                                                                                       ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20759      ; Critical Warning ; 1     ; Use the Reset Release IP in Intel Agilex 3 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.                                          ;
; 21620      ; Warning          ; 1     ; Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/projects/FPGA/intel/A3/counter/output_files/counter.drc.partitioned.rpt' for more information ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.1.1 Build 125 07/31/2025 SC Pro Edition
    Info: Processing started: Sun Sep 28 14:53:16 2025
    Info: System process ID: 25620
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off counter -c counter
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "counter"
Info: Revision = "counter"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 3 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "counter_top"
Info (18235): Library search order is as follows: "altera_iopll_2000; iopll". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (21398): Verilog HDL warning at counter.v(7): delay control is not supported for synthesis File: C:/projects/FPGA/intel/A3/counter/src/hdl/counter.v Line: 7
Info: Found 5 design entities
Info: There are 5 partitions after elaboration.
Info: Running rule checking for Agilex5 protocol IPs...
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 28 of 29 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21660): Design Assistant Results: 0 of 19 Critical severity rules issued violations in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/projects/FPGA/intel/A3/counter/output_files/counter.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'
Info: Synthesizing partition "root_partition"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 40 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 32 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 11 of 13 enabled rules passed, and 7 rules was disabled, in snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 2 of 6 Medium severity rules issued violations in snapshot 'synthesized'. Please refer to DRC report 'C:/projects/FPGA/intel/A3/counter/output_files/counter.drc.synthesized.rpt' for more information
Info (21622): Design Assistant Results: 0 of 6 Low severity rules issued violations in snapshot 'synthesized'
Info: Quartus Prime Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1069 megabytes
    Info: Processing ended: Sun Sep 28 14:53:36 2025
    Info: Elapsed time: 00:00:20
    Info: System process ID: 25620


