 ==  Bambu executed with: /tmp/.mount_bambu-kD3edn/usr/bin/bambu -v 2 --top-fname=invert_matrix --compiler=I386_CLANG12 -lm --simulate --simulator=VERILATOR --verilator-parallel --parallel-backend --libm-std-rounding --evaluation --device-name=xc7vx690t-3ffg1930-VVD ../test.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Parameters parsed in 0.14 seconds

Target technology = FPGA
Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 10
  - combinational: 0
  - others: 10

Library Name     : STD_FU
  Total cells    : 33
  - combinational: 0
  - others: 33

Library Name     : STD_FU
  Total cells    : 8
  - combinational: 0
  - others: 8

Library Name     : STD_FU
  Total cells    : 56
  - combinational: 0
  - others: 56

Library Name     : STD_FU
  Total cells    : 1
  - combinational: 0
  - others: 1

Library Name     : CS_COMPONENT
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 0
  - combinational: 0
  - others: 0

Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 21
  - combinational: 0
  - others: 21

Library Name     : STD
  Total cells    : 14
  - combinational: 0
  - others: 14

Library Name     : STD_COMMON
  Total cells    : 57
  - combinational: 0
  - others: 57

Library Name     : STD_FU
  Total cells    : 28
  - combinational: 0
  - others: 28

Library Name     : STD_PC
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_SOFT_FLOAT
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD
  Total cells    : 72
  - combinational: 0
  - others: 72

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 9
  - combinational: 0
  - others: 9

Library Name     : WBWrapper
  Total cells    : 12
  - combinational: 0
  - others: 12

Available devices:
 - 5CSEMA5F31C6
 - 5SGXEA7N2F45C1
 - EP2C70F896C6
 - EP2C70F896C6-R
 - EP4SGX530KH40C2
 - LFE335EA8FN484C
 - LFE5U85F8BG756C
 - LFE5UM85F8BG756C
 - asap7-BC
 - asap7-TC
 - asap7-WC
 - nangate45
 - nx1h140tsp
 - nx1h35S
 - nx2h540tsc
 - xc4vlx100-10ff1513
 - xc5vlx110t-1ff1136
 - xc5vlx330t-2ff1738
 - xc5vlx50-3ff1153
 - xc6vlx240t-1ff1156
 - xc7a100t-1csg324-VVD
 - xc7vx330t-1ffg1157
 - xc7vx485t-2ffg1761-VVD
 - xc7vx690t-3ffg1930-VVD
 - xc7z020-1clg484
 - xc7z020-1clg484-VVD
 - xc7z020-1clg484-YOSYS-VVD
 - xc7z045-2ffg900-VVD
 - xcku060-3ffva1156-VVD
 - xcu280-2Lfsvh2892-VVD
Library Name     : STD_FU
  Total cells    : 3911
  - combinational: 0
  - others: 3911

!! Unknown ext. calls:
llvm.var.annotation
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 11
  Bit Value Opt: eq_expr optimized, nbits = 11
  Bit Value Opt: bit_and_expr optimized, nbits = 19
  Bit Value Opt: eq_expr optimized, nbits = 19
  Bit Value Opt: bit_and_expr optimized, nbits = 23
  Bit Value Opt: eq_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 25
  Bit Value Opt: eq_expr optimized, nbits = 25
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: eq_expr optimized, nbits = 26
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: ne_expr optimized, nbits = 26
  Bit Value Opt: bit_and_expr optimized, nbits = 23
  Bit Value Opt: eq_expr optimized, nbits = 23
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 22
  Bit Value Opt: ne_expr optimized, nbits = 22
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 9
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: ne_expr optimized, nbits = 26
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: ne_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 22
  Bit Value Opt: ne_expr optimized, nbits = 22
  Bit Value Opt: bit_and_expr optimized, nbits = 47
  Bit Value Opt: ne_expr optimized, nbits = 47
  Bit Value Opt: bit_and_expr optimized, nbits = 9
  Bit Value Opt: ne_expr optimized, nbits = 9
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: ne_expr optimized, nbits = 24
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 3
Function call to __float_lte8m23b_127nih inlined in invert_matrix
Function call to __float_lte8m23b_127nih inlined in invert_matrix
Function call to __float_gte8m23b_127nih inlined in invert_matrix

  Functions to be synthesized:
    invert_matrix
    __float_mule8m23b_127nih
    __float_adde8m23b_127nih
    __float_divSRT4e8m23b_127nih


  Memory allocation information:
  Sparse memory alignemnt set to 64 bytes
    Internal variable: internal_475616 - 475616 - internal_475616 in function invert_matrix
      Id: 475616
      Base Address: 64
      Size: 64
      Used &(object)
      Number of functions in which is used: 1
      Maximum number of references per function: 8
      Maximum number of loads per function: 3
    Internal variable: internal_475820 - 475820 - internal_475820 in function invert_matrix
      Id: 475820
      Base Address: 128
      Size: 64
      Used &(object)
      Number of functions in which is used: 1
      Maximum number of references per function: 11
      Maximum number of loads per function: 4
    Internal variable: internal_476048 - 476048 - internal_476048 in function invert_matrix
      Id: 476048
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476085 - 476085 - internal_476085 in function invert_matrix
      Id: 476085
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 3
    Internal variable: internal_476217 - 476217 - internal_476217 in function invert_matrix
      Id: 476217
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476243 - 476243 - internal_476243 in function invert_matrix
      Id: 476243
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 3
    Internal variable: internal_476342 - 476342 - internal_476342 in function invert_matrix
      Id: 476342
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_476366 - 476366 - internal_476366 in function invert_matrix
      Id: 476366
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476422 - 476422 - internal_476422 in function invert_matrix
      Id: 476422
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_476443 - 476443 - internal_476443 in function invert_matrix
      Id: 476443
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476506 - 476506 - internal_476506 in function invert_matrix
      Id: 476506
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 2
      Maximum number of loads per function: 1
    Internal variable: internal_476536 - 476536 - internal_476536 in function invert_matrix
      Id: 476536
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_476562 - 476562 - internal_476562 in function invert_matrix
      Id: 476562
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476662 - 476662 - internal_476662 in function invert_matrix
      Id: 476662
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_476689 - 476689 - internal_476689 in function invert_matrix
      Id: 476689
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 4
      Maximum number of loads per function: 3
    Internal variable: internal_476778 - 476778 - internal_476778 in function invert_matrix
      Id: 476778
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 2
      Maximum number of loads per function: 1
    Internal variable: internal_476819 - 476819 - internal_476819 in function invert_matrix
      Id: 476819
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_476841 - 476841 - internal_476841 in function invert_matrix
      Id: 476841
      Base Address: 64
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
Warning: This function uses unknown addresses: invert_matrix
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 128
    Internally allocated memory: 192
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float_adde8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float_divSRT4e8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function __float_adde8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14211997399999216
    Estimated max frequency (MHz): 101.44168902061249
  Time to perform scheduling: 0.04 seconds

  Number of function call sites = 6

  State Transition Graph Information of function __float_adde8m23b_127nih:
    Number of operations: 400
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float_divSRT4e8m23b_127nih:
    Number of control steps: 5
    Minimum slack: 3.6121333143333838
    Estimated max frequency (MHz): 156.54678615066362
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 2

  State Transition Graph Information of function __float_divSRT4e8m23b_127nih:
    Number of operations: 230
    Number of basic blocks: 5
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14046665266666675
    Estimated max frequency (MHz): 101.4246785087923
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 12

  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of operations: 124
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float_adde8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_divSRT4e8m23b_127nih:
    Bound operations:155/230
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:105/124
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float_adde8m23b_127nih:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_divSRT4e8m23b_127nih:
    Number of storage values inserted: 21
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.01 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_adde8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 28
    Estimated resources area (no Muxes and address logic): 4806
    Estimated area of MUX21: 0
    Total estimated area: 4806
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde8m23b_127nih: 189
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_adde8m23b_127nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_divSRT4e8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:17)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_divSRT4e8m23b_127nih:
    Number of modules instantiated: 230
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 2088
    Estimated area of MUX21: 0
    Total estimated area: 2088
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_divSRT4e8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float_divSRT4e8m23b_127nih:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float_divSRT4e8m23b_127nih: 472
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 124
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1401
    Estimated area of MUX21: 0
    Total estimated area: 1401
    Estimated number of DSPs: 3
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 99
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free

  Module allocation information for function invert_matrix:
    Number of complex operations: 154
    Number of complex operations: 154
  Time to perform module allocation: 0.17 seconds


  Scheduling Information of function invert_matrix:
    Number of control steps: 156
    Minimum slack: 0.14046665066671632
    Estimated max frequency (MHz): 101.42467848821887
  Time to perform scheduling: 0.13 seconds

  Number of function call sites = 0

  State Transition Graph Information of function invert_matrix:
    Number of operations: 1698
    Number of basic blocks: 55
    Number of states: 156
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Easy binding information for function invert_matrix:
    Bound operations:1058/1698
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function invert_matrix:
    Number of storage values inserted: 341
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.02 seconds
  Weight computation completed in 0.04 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.01 seconds

  Register binding information for function invert_matrix:
    Register allocation algorithm obtains a sub-optimal result: 298 registers(LB:77)
  Time to perform register binding: 0.08 seconds

  Iteration 1 completed in 0.01 seconds
  Clique covering computation completed in 0.10 seconds

  Module binding information for function invert_matrix:
    Number of modules instantiated: 1582
    Number of performance conflicts: 124
    Estimated resources area (no Muxes and address logic): 37772
    Estimated area of MUX21: 1639
    Total estimated area: 39411
    Estimated number of DSPs: 18
  Time to perform module binding: 0.17 seconds


  Register binding information for function invert_matrix:
    Register allocation algorithm obtains a sub-optimal result: 298 registers(LB:77)
  Time to perform register binding: 0.07 seconds


  Connection Binding Information for function invert_matrix:
    Number of allocated multiplexers (2-to-1 equivalent): 191
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function invert_matrix: 7133
[0m  Parameter M_f (475564) (testvector 0) allocated at 1073741824 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 0) allocated at 1073741888 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 1) allocated at 1073741952 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 1) allocated at 1073742016 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 2) allocated at 1073742080 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 2) allocated at 1073742144 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 3) allocated at 1073742208 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 3) allocated at 1073742272 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 4) allocated at 1073742336 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 4) allocated at 1073742400 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 5) allocated at 1073742464 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 5) allocated at 1073742528 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 6) allocated at 1073742592 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 6) allocated at 1073742656 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  Parameter M_f (475564) (testvector 7) allocated at 1073742720 : reserved_mem_size = 64
Padding of 0 for parameter M_f
  Parameter M_inv_f (475565) (testvector 7) allocated at 1073742784 : reserved_mem_size = 64
Padding of 0 for parameter M_inv_f
  C-based testbench generation for function invert_matrix: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//simulation/values.c
  Prepared testbench
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]

  Summary of resources:
     - ADDRESS_DECODING_LOGIC_NN: 2
     - ARRAY_1D_STD_BRAM_NN: 2
     - ARRAY_1D_STD_BRAM_NN_SP: 2
     - ARRAY_1D_STD_DISTRAM_NN_SDS: 16
     - ASSIGN_UNSIGNED_FU: 5
     - BMEMORY_CTRLN: 1
     - BRAM_MEMORY_CORE_SMALL: 2
     - BRAM_MEMORY_NN_CORE: 2
     - IIdata_converter_FU: 4
     - IUdata_converter_FU: 6
     - MUX_GATE: 195
     - OR_GATE: 4
     - TRUE_DUAL_PORT_BYTE_ENABLING_RAM: 2
     - UIdata_converter_FU: 8
     - UUdata_converter_FU: 299
     - addr_expr_FU: 18
     - bus_merger: 2
     - constant_value: 256
     - flipflop_AR: 4
     - join_signal: 4
     - lshift_expr_FU: 2
     - lt_expr_FU: 1
     - lut_expr_FU: 190
     - multi_read_cond_FU: 3
     - read_cond_FU: 38
     - register_SE: 264
     - register_STD: 117
     - rshift_expr_FU: 4
     - split_signal: 2
     - ui_bit_and_expr_FU: 101
     - ui_bit_ior_concat_expr_FU: 31
     - ui_bit_ior_expr_FU: 50
     - ui_bit_xor_expr_FU: 5
     - ui_cond_expr_FU: 35
     - ui_eq_expr_FU: 45
     - ui_extract_bit_expr_FU: 466
     - ui_lshift_expr_FU: 184
     - ui_lt_expr_FU: 5
     - ui_minus_expr_FU: 2
     - ui_mult_expr_FU: 8
     - ui_ne_expr_FU: 15
     - ui_negate_expr_FU: 3
     - ui_plus_expr_FU: 94
     - ui_pointer_plus_expr_FU: 59
     - ui_rshift_expr_FU: 140
     - ui_ternary_mp_expr_FU: 1
     - ui_ternary_plus_expr_FU: 2
     - ui_ternary_pm_expr_FU: 1
Start reading vector           1's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1370 cycles.

Simulation completed with success

Start reading vector           2's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1342 cycles.

Simulation completed with success

Start reading vector           3's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1398 cycles.

Simulation completed with success

Start reading vector           4's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1370 cycles.

Simulation completed with success

Start reading vector           5's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1342 cycles.

Simulation completed with success

Start reading vector           6's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1370 cycles.

Simulation completed with success

Start reading vector           7's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1342 cycles.

Simulation completed with success

Start reading vector           8's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                 1370 cycles.

Simulation completed with success

No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//simulation/testbench_invert_matrix_tb.v:249: Verilog $finish
No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//simulation/testbench_invert_matrix_tb.v:290: Verilog $finish
- /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//simulation/testbench_invert_matrix_tb.v:290: Second verilog $finish, exiting
1. Simulation completed with SUCCESS; Execution time 1370 cycles;
2. Simulation completed with SUCCESS; Execution time 1342 cycles;
3. Simulation completed with SUCCESS; Execution time 1398 cycles;
4. Simulation completed with SUCCESS; Execution time 1370 cycles;
5. Simulation completed with SUCCESS; Execution time 1342 cycles;
6. Simulation completed with SUCCESS; Execution time 1370 cycles;
7. Simulation completed with SUCCESS; Execution time 1342 cycles;
8. Simulation completed with SUCCESS; Execution time 1370 cycles;

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow/vivado.tcl
# proc dump_statistics {  } {
#   set util_rpt [report_utilization -return_string]
#   set LUTFFPairs 0
#   set SliceRegisters 0
#   set Slice 0
#   set SliceLUTs 0
#   set SliceLUTs1 0
#   set BRAMFIFO36 0
#   set BRAMFIFO18 0
#   set BRAMFIFO36_star 0
#   set BRAMFIFO18_star 0
#   set BRAM18 0
#   set BRAMFIFO 0
#   set BIOB 0
#   set DSPs 0
#   set TotPower 0
#   set design_slack 0
#   set design_req 0
#   set design_delay 0
#   regexp --  {\s*LUT Flip Flop Pairs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs
#   regexp --  {\s*Slice Registers\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters
#   regexp --  {\s*Slice\s*\|\s*([^[:blank:]]+)} $util_rpt ignore Slice
#   regexp --  {\s*Slice LUTs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs
#   regexp --  {\s*Slice LUTs\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1
#   if { [expr {$SliceLUTs1 == 0}] } {
#     set SliceLUTs1 $SliceLUTs
#   }
#   if { [expr {$LUTFFPairs == 0}] } {
#     set LUTFFPairs $SliceLUTs1
#     puts $SliceLUTs1
#   }
#   if { [expr {$SliceLUTs == 0}] } {
#     set SliceLUTs $SliceLUTs1
#   }
#   regexp --  {\s*RAMB36/FIFO36\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36
#   regexp --  {\s*RAMB18/FIFO18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18
#   regexp --  {\s*RAMB36/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star
#   regexp --  {\s*RAMB18/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star
#   regexp --  {\s*RAMB18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAM18
#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]
#   regexp --  {\s*Bonded IOB\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BIOB
#   regexp --  {\s*DSPs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore DSPs
#   set power_rpt [report_power -return_string]
#   regexp --  {\s*Total On-Chip Power \(W\)\s*\|\s*([^[:blank:]]+)} $power_rpt ignore TotPower
#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]
#   if { [expr {$Timing_Paths == ""}] } {
#     set design_slack 0
#     set design_req 0
#   } else {
#     set design_slack [get_property SLACK $Timing_Paths]
#     set design_req [get_property REQUIREMENT  $Timing_Paths]
#   }
#   if { [expr {$design_slack == ""}] } {
#     set design_slack 0
#   }
#   if { [expr {$design_req == ""}] } {
#     set design_req 0
#   }
#   set design_delay [expr {$design_req - $design_slack}]
#   file delete -force /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow/invert_matrix_report.xml 
#   set ofile_report [open /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow/invert_matrix_report.xml w]
#   puts $ofile_report "<?xml version=\"1.0\"?>"
#   puts $ofile_report "<document>"
#   puts $ofile_report "  <application>"
#   puts $ofile_report "    <section stringID=\"XILINX_SYNTHESIS_SUMMARY\">"
#   puts $ofile_report "      <item stringID=\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\" value=\"$LUTFFPairs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE\" value=\"$Slice\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_REGISTERS\" value=\"$SliceRegisters\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_LUTS\" value=\"$SliceLUTs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_BLOCK_RAMFIFO\" value=\"$BRAMFIFO\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_IOPIN\" value=\"$BIOB\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DSPS\" value=\"$DSPs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_POWER\" value=\"$TotPower\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DESIGN_DELAY\" value=\"$design_delay\"/>"
#   puts $ofile_report "    </section>"
#   puts $ofile_report "  </application>"
#   puts $ofile_report "</document>"
#   close $ofile_report
# };
# set outputDir /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow
# file mkdir $outputDir
# create_project invert_matrix -part xc7vx690tffg1930-3 -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.738 ; gain = 0.023 ; free physical = 5350 ; free virtual = 28259
# read_verilog /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v
# read_xdc /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow/invert_matrix.sdc
# synth_design -top invert_matrix -part xc7vx690tffg1930-3
Command: synth_design -top invert_matrix -part xc7vx690tffg1930-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: [Device 21-403] Loading part xc7vx690tffg1930-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63333
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.980 ; gain = 496.770 ; free physical = 4199 ; free virtual = 27106
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'invert_matrix' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:28828]
INFO: [Synth 8-6157] synthesizing module '_invert_matrix' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:26829]
INFO: [Synth 8-6157] synthesizing module 'controller_invert_matrix' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:22171]
INFO: [Synth 8-6155] done synthesizing module 'controller_invert_matrix' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:22171]
INFO: [Synth 8-6157] synthesizing module 'datapath_invert_matrix' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:9457]
	Parameter MEM_var_475616_475366 bound to: 64 - type: integer 
	Parameter MEM_var_475820_475366 bound to: 128 - type: integer 
	Parameter MEM_var_476048_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476085_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476217_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476243_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476342_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476366_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476422_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476443_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476506_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476536_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476562_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476662_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476689_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476778_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476819_475366 bound to: 64 - type: integer 
	Parameter MEM_var_476841_475366 bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BMEMORY_CTRLN' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1548]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_Min_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_Min_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Min_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_Min_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Mout_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_Mout_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Mout_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_Mout_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_M_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_M_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Min_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Min_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Mout_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Mout_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_M_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_M_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Min_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Min_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Mout_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Mout_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Min_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_Min_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Mout_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_Mout_data_ram_size bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BMEMORY_CTRLN' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1548]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE__parameterized1' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE__parameterized1' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE__parameterized2' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE__parameterized2' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:6021]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module '__float_adde8m23b_127nih' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5782]
INFO: [Synth 8-6157] synthesizing module 'controller___float_adde8m23b_127nih' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5465]
INFO: [Synth 8-6155] done synthesizing module 'controller___float_adde8m23b_127nih' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5465]
INFO: [Synth 8-6157] synthesizing module 'datapath___float_adde8m23b_127nih' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:2202]
INFO: [Synth 8-6157] synthesizing module 'constant_value' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter value bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'constant_value' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized1' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 54 - type: integer 
	Parameter value bound to: 54'b100010000001010010011100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized1' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized2' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1000100010001001111010110100000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized2' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized3' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized3' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized4' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10010 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized4' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized5' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10011 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized5' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized6' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter value bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized6' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized7' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 62 - type: integer 
	Parameter value bound to: 62'b10011100000101001000100000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized7' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized8' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter value bound to: 30'b100111100011010111001011011000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized8' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized9' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter value bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized9' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized10' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized10' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized11' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter value bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized11' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized12' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized12' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized13' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 55 - type: integer 
	Parameter value bound to: 55'b1010000000000110101001100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized13' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized14' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized14' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized15' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized15' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized16' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10110 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized16' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized17' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized17' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized18' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter value bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized18' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized19' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter value bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized19' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized20' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized20' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized21' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized21' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized22' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter value bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized22' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized23' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11001 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized23' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized24' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized24' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized25' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized25' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized26' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11011 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized26' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized27' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b11011000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized27' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized28' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -665810944 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized28' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized29' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1101100001010000100010000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized29' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized30' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -663581401 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized30' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized31' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1101100011011000110110001101100011011000010100001000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized31' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized32' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1101100011011000110110001101100011111111010101011010101000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized32' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized33' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized33' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized34' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -654376744 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized34' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized35' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter value bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized35' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized36' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized36' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized37' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized37' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized38' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11101 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized38' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized39' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -324993888 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized39' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized40' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized40' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized41' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11110 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized41' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized42' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1111011110110011110101011001000111100110101000101100010010000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized42' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized43' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -134217729 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized43' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized44' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized44' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized45' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized45' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized46' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter value bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized46' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized47' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b11111110 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized47' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized48' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1111111001101110001001100000001 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized48' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized49' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized49' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized50' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1111111111011101111110101101100011111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized50' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized51' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -262157 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized51' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized52' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -131072 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized52' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized53' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter value bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized53' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized54' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter value bound to: 23'b11111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized54' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized55' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 44 - type: integer 
	Parameter value bound to: 44'b10000100110000001000010011000000101001011111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized55' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized56' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter value bound to: 26'b11111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized56' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized57' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter value bound to: 27'b111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized57' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized58' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized58' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized59' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1111111111111111111111111111111100001000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized59' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized60' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 62 - type: integer 
	Parameter value bound to: 62'b11111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized60' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized61' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized61' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized62' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 60 - type: integer 
	Parameter value bound to: 60'b100001001100001010100110111000011001010111010011101101111111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized62' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized63' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized63' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized64' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
	Parameter BITSIZE_out1 bound to: 22 - type: integer 
	Parameter value bound to: 22'b1000100000010100100111 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized64' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:52]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized1' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized1' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized2' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized2' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Synth 8-6157] synthesizing module 'ui_cond_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1769]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_cond_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1769]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Synth 8-6157] synthesizing module 'ui_rshift_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1987]
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_rshift_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1987]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU__parameterized1' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized1' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized3' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized3' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module 'ui_minus_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:2161]
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_minus_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:2161]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU__parameterized2' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized2' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_ior_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1731]
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_ior_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1731]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
INFO: [Synth 8-6157] synthesizing module 'IIdata_converter_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:2029]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IIdata_converter_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:2029]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized4' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized4' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1362]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_ior_expr_FU__parameterized0' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1731]
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_ior_expr_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1731]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU__parameterized3' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized3' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU__parameterized1' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU__parameterized1' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1810]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_xor_expr_FU' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1750]
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 62 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_xor_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1750]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_and_expr_FU__parameterized4' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized4' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_rshift_expr_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1987]
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized5' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 27 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_xor_expr_FU__parameterized0' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1750]
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 27 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_and_expr_FU__parameterized6' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1674]
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_ior_concat_expr_FU' (0#1) [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1693]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 43 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 43 - type: integer 
	Parameter BITSIZE_in3 bound to: 27 - type: integer 
	Parameter BITSIZE_out1 bound to: 43 - type: integer 
	Parameter BITSIZE_in1 bound to: 43 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 51 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 51 - type: integer 
	Parameter BITSIZE_in3 bound to: 43 - type: integer 
	Parameter BITSIZE_out1 bound to: 51 - type: integer 
	Parameter BITSIZE_in1 bound to: 51 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 55 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 55 - type: integer 
	Parameter BITSIZE_in3 bound to: 51 - type: integer 
	Parameter BITSIZE_out1 bound to: 55 - type: integer 
	Parameter BITSIZE_in1 bound to: 55 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 57 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 57 - type: integer 
	Parameter BITSIZE_in3 bound to: 55 - type: integer 
	Parameter BITSIZE_out1 bound to: 57 - type: integer 
	Parameter BITSIZE_in1 bound to: 57 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 4 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 3 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter BITSIZE_in1 bound to: 3 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 64 - type: integer 
	Parameter BITSIZE_in3 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 54 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 22 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 60 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PRECISION bound to: 16 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 55 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 6 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 44 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 62 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 51 - type: integer 
	Parameter BITSIZE_out1 bound to: 51 - type: integer 
	Parameter BITSIZE_in1 bound to: 55 - type: integer 
	Parameter BITSIZE_out1 bound to: 55 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
WARNING: [Synth 8-7071] port 'wenable' of module 'register_STD' is unconnected for instance 'in_port_a_REG' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5962]
WARNING: [Synth 8-7023] instance 'in_port_a_REG' of module 'register_STD' has 5 connections declared, but only 4 given [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5962]
WARNING: [Synth 8-7071] port 'wenable' of module 'register_STD' is unconnected for instance 'in_port_b_REG' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5967]
WARNING: [Synth 8-7023] instance 'in_port_b_REG' of module 'register_STD' has 5 connections declared, but only 4 given [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:5967]
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter BITSIZE_out1 bound to: 29 - type: integer 
	Parameter value bound to: 29'b10000111011110000000000000000 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter value bound to: 16'b1010101010101000 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter value bound to: 30'b110000000010010010000000000101 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -805904390 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -284164096 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -267259904 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 7'b1111110 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 7'b1111111 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -33488944 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1111111100000000000000000000000 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter value bound to: 9'b111111111 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1111111110000000000000000000000 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter value bound to: 25'b1111111110000000000101111 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter value bound to: 25'b1111111111111111111111111 
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter value bound to: 6'b100000 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b10000000 
	Parameter BITSIZE_out1 bound to: 14 - type: integer 
	Parameter value bound to: 14'b10000000000000 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter value bound to: 24'b100000000000000000000000 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_in3 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 62 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 62 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 27 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_out1 bound to: 10 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_in2 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 22 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 22 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 10 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_in2 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter BITSIZE_in1 bound to: 63 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 27 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 27 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 63 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 4 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 63 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 62 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 62 - type: integer 
	Parameter BITSIZE_in2 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 62 - type: integer 
	Parameter BITSIZE_in1 bound to: 62 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 63 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 23 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 25 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_in3 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 25 - type: integer 
	Parameter BITSIZE_in3 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 29 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter BITSIZE_in3 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 14 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 25 - type: integer 
	Parameter BITSIZE_out1 bound to: 25 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1010101000000110101010100000000 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1010101000100001001100100110000 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -1426281729 - type: integer 
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter value bound to: 6'b101111 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
	Parameter value bound to: 26'b11000000110000011100000011 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -1060322100 - type: integer 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b11100000 
	Parameter BITSIZE_out1 bound to: 60 - type: integer 
	Parameter value bound to: 60'b111100001111101001011000011100001111000011110000111100001111 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -4194304 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -127 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -1 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter value bound to: 33'b111111111111111111111111111111111 
	Parameter BITSIZE_out1 bound to: 47 - type: integer 
	Parameter value bound to: 47'b11111111111111111111111111111111111111111111111 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter value bound to: 9'b100001111 
	Parameter BITSIZE_out1 bound to: 8 - type: integer 
	Parameter value bound to: 8'b10101000 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_in2 bound to: 33 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter BITSIZE_in1 bound to: 8 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_in3 bound to: 8 - type: integer 
	Parameter BITSIZE_out1 bound to: 10 - type: integer 
	Parameter BITSIZE_in1 bound to: 23 - type: integer 
	Parameter BITSIZE_in2 bound to: 33 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter BITSIZE_in1 bound to: 48 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 47 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 48 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 47 - type: integer 
	Parameter BITSIZE_in2 bound to: 47 - type: integer 
	Parameter BITSIZE_out1 bound to: 47 - type: integer 
	Parameter BITSIZE_in1 bound to: 48 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 47 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 24 - type: integer 
	Parameter BITSIZE_out1 bound to: 48 - type: integer 
	Parameter PIPE_PARAMETER bound to: 0 - type: integer 
	Parameter BITSIZE_in1 bound to: 24 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 24 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_out1 bound to: 10 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 10 - type: integer 
	Parameter BITSIZE_in1 bound to: 48 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 23 - type: integer 
	Parameter PRECISION bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 48 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter BITSIZE_in1 bound to: 10 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_in1 bound to: 47 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
WARNING: [Synth 8-7071] port 'wenable' of module 'register_STD' is unconnected for instance 'in_port_a_REG' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:9366]
WARNING: [Synth 8-7023] instance 'in_port_a_REG' of module 'register_STD' has 5 connections declared, but only 4 given [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:9366]
WARNING: [Synth 8-7071] port 'wenable' of module 'register_STD' is unconnected for instance 'in_port_b_REG' [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:9371]
WARNING: [Synth 8-7023] instance 'in_port_b_REG' of module 'register_STD' has 5 connections declared, but only 4 given [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:9371]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file_a bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475616.mem - type: string 
	Parameter MEMORY_INIT_file_b bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475616.mem - type: string 
	Parameter n_elements bound to: 16 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file_a bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475616.mem - type: string 
	Parameter MEMORY_INIT_file_b bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475616.mem - type: string 
	Parameter n_elements bound to: 16 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475616.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_bytes bound to: 64 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter memory_offset bound to: 16 - type: integer 
	Parameter n_byte_on_databus_offset bound to: 2 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter BITSIZE_din_value_aggregated bound to: 32 - type: integer 
	Parameter BITSIZE_be bound to: 4 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475616.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_byte_on_databus bound to: 2 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475616.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:772]
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475616.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_bytes bound to: 64 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter memory_offset bound to: 0 - type: integer 
	Parameter n_byte_on_databus_offset bound to: 0 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter BITSIZE_din_value_aggregated bound to: 32 - type: integer 
	Parameter BITSIZE_be bound to: 4 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475616.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_byte_on_databus bound to: 2 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475616.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:772]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_b bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_b bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter nbit_read_addr bound to: 4 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter max_n_rw bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file_a bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475820.mem - type: string 
	Parameter MEMORY_INIT_file_b bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475820.mem - type: string 
	Parameter n_elements bound to: 16 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 128 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file_a bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475820.mem - type: string 
	Parameter MEMORY_INIT_file_b bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475820.mem - type: string 
	Parameter n_elements bound to: 16 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 128 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475820.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_bytes bound to: 64 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter memory_offset bound to: 16 - type: integer 
	Parameter n_byte_on_databus_offset bound to: 2 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter BITSIZE_din_value_aggregated bound to: 32 - type: integer 
	Parameter BITSIZE_be bound to: 4 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475820.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_byte_on_databus bound to: 2 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/0_array_ref_475820.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:772]
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475820.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_bytes bound to: 64 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter memory_offset bound to: 0 - type: integer 
	Parameter n_byte_on_databus_offset bound to: 0 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter BITSIZE_din_value_aggregated bound to: 32 - type: integer 
	Parameter BITSIZE_be bound to: 4 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475820.mem - type: string 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter n_byte_on_databus bound to: 2 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_475820.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:772]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter address_space_begin bound to: 128 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter BRAM_BITSIZE bound to: 16 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_dout_a bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_a bound to: 2 - type: integer 
	Parameter BITSIZE_dout_b bound to: 16 - type: integer 
	Parameter PORTSIZE_dout_b bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_a bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_a bound to: 2 - type: integer 
	Parameter BITSIZE_memory_addr_b bound to: 4 - type: integer 
	Parameter PORTSIZE_memory_addr_b bound to: 2 - type: integer 
	Parameter BITSIZE_din_value_aggregated_swapped bound to: 32 - type: integer 
	Parameter PORTSIZE_din_value_aggregated_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_be_swapped bound to: 4 - type: integer 
	Parameter PORTSIZE_be_swapped bound to: 2 - type: integer 
	Parameter BITSIZE_bram_write bound to: 1 - type: integer 
	Parameter PORTSIZE_bram_write bound to: 2 - type: integer 
	Parameter nbit_read_addr bound to: 4 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter n_mem_elements bound to: 16 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter max_n_rw bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476048.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476048.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476085.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476085.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476217.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476217.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476243.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476243.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476342.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476342.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476366.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476366.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476422.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476422.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476443.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476443.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476506.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476506.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476536.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476536.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476562.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476562.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476662.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476662.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476689.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476689.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476778.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476778.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476819.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476819.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476841.mem - type: string 
	Parameter n_elements bound to: 1 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 64 - type: integer 
	Parameter address_space_rangesize bound to: 64 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/array_ref_476841.mem' is read successfully [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:1270]
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 7'b0100000 
	Parameter BITSIZE_out1 bound to: 48 - type: integer 
	Parameter value bound to: 48'b101000001010000000000000000000001100110000000000 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter value bound to: 63'b101000001010000000000000101010111000000110000000000000011001100 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter value bound to: 64'b1010000010100000110011000000000000000000000000000000000000000000 
	Parameter BITSIZE_out1 bound to: 47 - type: integer 
	Parameter value bound to: 47'b10100001100000000000000000000001010000000110000 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 7'b1011100 
	Parameter BITSIZE_out1 bound to: 63 - type: integer 
	Parameter value bound to: 63'b101111101011111001100111111111111111111111111111111111111111111 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter value bound to: 16'b1100000011100010 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter value bound to: 16'b1111011000000110 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter value bound to: 31'b1111111000000001111111100000000 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter value bound to: 30'b111111111111111111111111111111 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: 128 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter value bound to: -2147483648 - type: integer 
	Parameter BITSIZE_out1 bound to: 33 - type: integer 
	Parameter value bound to: 33'b100000000000000000000000000000000 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter LSB_PARAMETER bound to: 0 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter OFFSET_PARAMETER bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 7 - type: integer 
	Parameter BITSIZE_in3 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PIPE_PARAMETER bound to: 0 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PIPE_PARAMETER bound to: 0 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_in2 bound to: 28 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 29 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 29 - type: integer 
	Parameter BITSIZE_in2 bound to: 29 - type: integer 
	Parameter BITSIZE_out1 bound to: 29 - type: integer 
	Parameter BITSIZE_in1 bound to: 29 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 29 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 31 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter PORTSIZE_in1 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_in1 bound to: 33 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter BITSIZE_in1 bound to: 31 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 31 - type: integer 
	Parameter BITSIZE_in1 bound to: 63 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 47 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 48 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 64 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 29 - type: integer 
	Parameter BITSIZE_out1 bound to: 29 - type: integer 
	Parameter BITSIZE_in1 bound to: 28 - type: integer 
	Parameter BITSIZE_out1 bound to: 28 - type: integer 
	Parameter BITSIZE_in1 bound to: 30 - type: integer 
	Parameter BITSIZE_out1 bound to: 30 - type: integer 
	Parameter BITSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_in1 bound to: 64 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clock in module ui_mult_expr_FU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module ui_mult_expr_FU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[30] in module ui_mult_expr_FU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module ui_mult_expr_FU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[31] in module ui_mult_expr_FU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[30] in module ui_mult_expr_FU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module ui_mult_expr_FU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[30] in module ui_mult_expr_FU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_STD__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wenable in module register_STD__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_STD__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wenable in module register_STD__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_STD__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wenable in module register_STD__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module register_SE__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[31] in module ui_bit_ior_expr_FU__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module ui_bit_ior_expr_FU__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[30] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[29] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[28] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[27] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[26] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[25] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[24] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[23] in module ui_bit_and_expr_FU__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module ui_bit_and_expr_FU is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[31] in module ASSIGN_UNSIGNED_FU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[30] in module ASSIGN_UNSIGNED_FU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[29] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[28] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[27] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[26] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[25] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[24] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[23] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[22] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[21] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[20] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[19] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[18] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[17] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[16] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[15] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[14] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[13] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[12] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[11] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[10] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[9] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[8] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[7] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[6] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[5] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[4] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[3] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[2] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[1] in module ui_bit_and_expr_FU__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[29] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[28] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[27] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[26] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[25] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[24] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[23] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[22] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[21] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[20] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[19] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[18] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[17] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[16] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[15] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[14] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[13] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[12] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[11] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[10] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[9] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[8] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[7] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[6] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[5] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[4] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[3] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[2] in module ui_bit_and_expr_FU__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[31] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[30] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[29] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[28] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[27] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[26] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[25] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[24] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1[23] in module ui_bit_and_expr_FU__parameterized21 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3051.027 ; gain = 745.816 ; free physical = 3932 ; free virtual = 26845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3059.934 ; gain = 754.723 ; free physical = 3932 ; free virtual = 26845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3059.934 ; gain = 754.723 ; free physical = 3932 ; free virtual = 26845
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3059.934 ; gain = 0.000 ; free physical = 3931 ; free virtual = 26844
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc]
Finished Parsing XDC File [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/invert_matrix_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/invert_matrix_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4187.621 ; gain = 0.000 ; free physical = 3896 ; free virtual = 26809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4187.621 ; gain = 0.000 ; free physical = 3896 ; free virtual = 26809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3893 ; free virtual = 26806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1930-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3896 ; free virtual = 26809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3896 ; free virtual = 26809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register '_present_state_reg' in module 'controller___float_adde8m23b_127nih'
INFO: [Synth 8-802] inferred FSM for state register '_present_state_reg' in module 'controller___float_divSRT4e8m23b_127nih'
INFO: [Synth 8-802] inferred FSM for state register '_present_state_reg' in module 'controller___float_mule8m23b_127nih'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     S_0 |                              001 |                              001
                     S_1 |                              010 |                              010
                     S_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register '_present_state_reg' in module 'controller___float_adde8m23b_127nih'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     S_0 |                              001 |                              001
                     S_2 |                              100 |                              100
                     S_1 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register '_present_state_reg' in module 'controller___float_divSRT4e8m23b_127nih'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     S_0 |                              001 |                              001
                     S_1 |                              010 |                              010
                     S_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register '_present_state_reg' in module 'controller___float_mule8m23b_127nih'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3871 ; free virtual = 26788
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_1' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_23'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_1' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_45'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_19'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_49'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_53'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_6'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482411'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482618'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482751'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482788'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482992'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483026'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_16' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483094'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_20'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_5'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_54'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482377'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482584'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482720'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482819'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_17' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483125'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_18' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_21'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_18' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_55'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_27'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_58'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482482'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482516'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482652'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482856'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_24' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482924'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_28'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_59'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482547'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482686'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482887'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_25' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482955'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_26' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_29'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_26' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_46'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_26' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_48'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_26' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_60'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_34' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_56'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_43' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_44'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_43' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_47'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_50' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_52'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_50' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_65'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_57' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_62'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_57' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_69'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_64' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_66'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482510'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482578'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482646'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482714'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482782'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482850'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482918'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483020'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482476' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483088'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482479' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482683'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482513' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482921'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482544' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482748'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482544' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482816'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482544' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482884'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482544' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482952'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482544' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483122'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482581' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483023'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482612' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482680'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482717' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483091'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_482986' (UUdata_converter_FU) to '_invert_matrix_i0/Datapath_i/fu_invert_matrix_475366_483054'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_10' (UUdata_converter_FU__parameterized0) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_8'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_10' (UUdata_converter_FU__parameterized0) to '_invert_matrix_i0/Datapath_i/UUdata_converter_FU_uu_conv_9'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_479831' (UUdata_converter_FU__parameterized3) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_479906'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488390' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488400'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488390' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488858'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488390' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488868'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488393' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488397'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488393' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488861'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488393' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488865'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488872' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488931'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488872' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489012'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488872' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489043'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488872' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489236'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488872' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489265'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488875' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488928'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488875' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489015'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488875' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489040'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488875' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489239'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488875' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489268'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488879' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488938'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488879' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489019'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488879' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489050'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488879' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489243'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488879' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489272'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488882' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488935'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488882' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489022'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488882' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489047'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488882' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489246'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488882' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489275'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488886' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488945'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488886' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489026'
INFO: [Synth 8-223] decloning instance '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_488886' (ui_extract_bit_expr_FU__parameterized1) to '_invert_matrix_i0/Datapath_i/__float_adde8m23b_127nih_1103_i0/Datapath_i/fu___float_adde8m23b_127nih_479238_489057'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   62 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 72    
	   4 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 13    
	   2 Input   30 Bit       Adders := 29    
	   2 Input   29 Bit       Adders := 23    
	   2 Input   28 Bit       Adders := 3     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     27 Bit         XORs := 1     
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               55 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 207   
	               30 Bit    Registers := 17    
	               29 Bit    Registers := 23    
	               28 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 133   
+---Multipliers : 
	              30x30  Multipliers := 6     
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  156 Bit        Muxes := 1     
	 157 Input  156 Bit        Muxes := 1     
	   4 Input  154 Bit        Muxes := 1     
	   3 Input  153 Bit        Muxes := 1     
	   3 Input  152 Bit        Muxes := 1     
	   2 Input  151 Bit        Muxes := 1     
	   3 Input  150 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 35    
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 242   
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 34    
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 4     
	 157 Input    1 Bit        Muxes := 263   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1, operation Mode is: A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1, operation Mode is: A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i5/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i5/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476523/out1, operation Mode is: A*B2.
DSP Report: register fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476523/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476523/out1, operation Mode is: A2*B.
DSP Report: register fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476523/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: operator fu_invert_matrix_475366_476523/out1 is absorbed into DSP fu_invert_matrix_475366_476523/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476357/out1, operation Mode is: A*B.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476357/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476357/out1, operation Mode is: A2*B.
DSP Report: register fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_476357/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: operator fu_invert_matrix_475366_476357/out1 is absorbed into DSP fu_invert_matrix_475366_476357/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475971/out1, operation Mode is: A*B2.
DSP Report: register fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475971/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475971/out1, operation Mode is: A2*B.
DSP Report: register fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475971/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: operator fu_invert_matrix_475366_475971/out1 is absorbed into DSP fu_invert_matrix_475366_475971/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475962/out1, operation Mode is: A*B2.
DSP Report: register fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475962/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475962/out1, operation Mode is: A2*B.
DSP Report: register fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: Generating DSP fu_invert_matrix_475366_475962/out1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: operator fu_invert_matrix_475366_475962/out1 is absorbed into DSP fu_invert_matrix_475366_475962/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1, operation Mode is: A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1, operation Mode is: A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: Generating DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: operator ui_mult_expr_FU_32_32_32_0_1092_i4/out1 is absorbed into DSP ui_mult_expr_FU_32_32_32_0_1092_i4/out1.
DSP Report: Generating DSP fu___float_mule8m23b_127nih_478243_478784/out1, operation Mode is: A*B.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: Generating DSP fu___float_mule8m23b_127nih_478243_478784/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: Generating DSP fu___float_mule8m23b_127nih_478243_478784/out1, operation Mode is: A*B.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: Generating DSP fu___float_mule8m23b_127nih_478243_478784/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
DSP Report: operator fu___float_mule8m23b_127nih_478243_478784/out1 is absorbed into DSP fu___float_mule8m23b_127nih_478243_478784/out1.
WARNING: [Synth 8-3936] Found unconnected internal register 'delayed_byte_offset_reg' and it is trimmed from '4' to '2' bits. [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:456]
WARNING: [Synth 8-3936] Found unconnected internal register 'delayed_byte_offset_reg' and it is trimmed from '4' to '2' bits. [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/invert_matrix.v:456]
INFO: [Synth 8-3971] The signal "Datapath_ii_3/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Datapath_ii_3/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Datapath_ii_3/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Datapath_ii_3/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:39 ; elapsed = 00:04:41 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3787 ; free virtual = 26758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                                                                                                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Datapath_ii_3/array_475616_0 | ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475616_0 | ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg               | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475820_0 | ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475820_0 | ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg               | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|invert_matrix   | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A*B  | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A*B  | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B2            | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A*B  | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B2            | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B2            | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A2*B | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A*B  | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | (PCIN>>17)+A*B  | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | (PCIN>>17)+A*B  | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | (PCIN>>17)+A*B  | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:44 ; elapsed = 00:04:46 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3785 ; free virtual = 26755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:45 ; elapsed = 00:05:46 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3478 ; free virtual = 26449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                                                                                                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Datapath_ii_3/array_475616_0 | ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475616_0 | ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg               | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475820_0 | ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Datapath_ii_3/array_475820_0 | ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg               | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475616_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance _invert_matrix_i0/Datapath_i/array_475820_0/ARRAY_1D_STD_BRAM_NN_instance/BRAM_MEMORY_NN_instance_a/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:49 ; elapsed = 00:05:50 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3477 ; free virtual = 26448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:52 ; elapsed = 00:05:54 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3476 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:52 ; elapsed = 00:05:54 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3476 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:54 ; elapsed = 00:05:55 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3476 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:54 ; elapsed = 00:05:55 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3476 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:54 ; elapsed = 00:05:55 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3475 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:54 ; elapsed = 00:05:55 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3475 ; free virtual = 26446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ui_mult_expr_FU | A*B'         | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | A*B'         | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ui_mult_expr_FU | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A'*B         | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A'*B         | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A'*B         | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A'*B         | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B          | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | PCIN>>17+A*B | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|invert_matrix   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   580|
|3     |DSP48E1  |    12|
|6     |LUT1     |   536|
|7     |LUT2     |  1340|
|8     |LUT3     |   846|
|9     |LUT4     |   922|
|10    |LUT5     |  1451|
|11    |LUT6     |  1747|
|12    |RAMB18E1 |     4|
|13    |FDRE     |  3948|
|14    |FDSE     |    82|
|15    |IBUF     |   163|
|16    |OBUF     |   145|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:54 ; elapsed = 00:05:55 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3475 ; free virtual = 26446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:46 ; elapsed = 00:05:48 . Memory (MB): peak = 4187.621 ; gain = 754.723 ; free physical = 3475 ; free virtual = 26446
Synthesis Optimization Complete : Time (s): cpu = 00:05:54 ; elapsed = 00:05:56 . Memory (MB): peak = 4187.621 ; gain = 1882.410 ; free physical = 3475 ; free virtual = 26446
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4187.621 ; gain = 0.000 ; free physical = 3758 ; free virtual = 26728
INFO: [Netlist 29-17] Analyzing 596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc:3]
all_registers: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5728.426 ; gain = 1283.656 ; free physical = 3595 ; free virtual = 26566
Finished Parsing XDC File [/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/invert_matrix.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5728.426 ; gain = 0.000 ; free physical = 3591 ; free virtual = 26562
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bda32150
INFO: [Common 17-83] Releasing license: Synthesis
359 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:15 ; elapsed = 00:06:14 . Memory (MB): peak = 5728.426 ; gain = 4080.688 ; free physical = 3591 ; free virtual = 26562
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2647.997; main = 2545.349; forked = 423.626
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5728.430; main = 5728.430; forked = 1245.676
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output/Synthesis/vivado_flow/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# report_utilization -hierarchical -file $outputDir/post_synth_util_hier.rpt
# dump_statistics
6047
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design  -directive ExploreWithRemap
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 9 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3539 ; free virtual = 26512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 12 inverters resulting in an inversion of 48 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 67853b62

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.31 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3455 ; free virtual = 26466
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 73 cells
INFO: [Opt 31-1021] In phase Retarget, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 694514e2

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.38 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3455 ; free virtual = 26466
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: cdcdf245

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.53 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3455 ; free virtual = 26466
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cdcdf245

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3455 ; free virtual = 26466
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eeda534e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3439 ; free virtual = 26457
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7vx690t is unsupported

Phase 6 Remap
Phase 6 Remap | Checksum: 12960695e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3408 ; free virtual = 26420
INFO: [Opt 31-389] Phase Remap created 475 cells and removed 445 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10dca5a86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3408 ; free virtual = 26420
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              73  |                                            102  |
|  Constant propagation         |               0  |               0  |                                             12  |
|  Sweep                        |               0  |               0  |                                             12  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |             475  |             445  |                                              1  |
|  Post Processing Netlist      |               0  |               3  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429
Ending Logic Optimization Task | Checksum: 66eaf307

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429
Ending Netlist Obfuscation Task | Checksum: 66eaf307

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7662.449 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429
# dump_statistics
6005
Command: report_power -return_string
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_utilization -file $outputDir/post_opt_design_util.rpt
# report_utilization -hierarchical -file $outputDir/post_opt_design_util_hier.rpt
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 9 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3405 ; free virtual = 26415
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f051d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3405 ; free virtual = 26415
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3405 ; free virtual = 26415

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb61f099

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3403 ; free virtual = 26414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150ce331f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3402 ; free virtual = 26413

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150ce331f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3402 ; free virtual = 26413
Phase 1 Placer Initialization | Checksum: 150ce331f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3402 ; free virtual = 26413

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14e814bde

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3420 ; free virtual = 26430

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11d1d6f19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11d1d6f19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3418 ; free virtual = 26429

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15ed73cbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3416 ; free virtual = 26427

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 99 LUTNM shape to break, 212 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 47, two critical 52, total 99, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 184 nets or LUTs. Breaked 99 LUTs, combined 85 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3416 ; free virtual = 26426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           99  |             85  |                   184  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           99  |             85  |                   184  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 108f56727

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3414 ; free virtual = 26425
Phase 2.4 Global Placement Core | Checksum: 20891a744

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3414 ; free virtual = 26425
Phase 2 Global Placement | Checksum: 20891a744

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3414 ; free virtual = 26425

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dcf39834

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3414 ; free virtual = 26425

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17bc05887

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232add8e4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e6f0f44f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1af850a67

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3415 ; free virtual = 26426

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 150009c43

Time (s): cpu = 00:01:15 ; elapsed = 00:00:31 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3415 ; free virtual = 26425

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1742267ee

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3415 ; free virtual = 26425

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ce783074

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3415 ; free virtual = 26425
Phase 3 Detail Placement | Checksum: 1ce783074

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3415 ; free virtual = 26425

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161f19207

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.089 | TNS=-745.547 |
Phase 1 Physical Synthesis Initialization | Checksum: 18dddd5e5

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18dddd5e5

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423
Phase 4.1.1.1 BUFG Insertion | Checksum: 161f19207

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3413 ; free virtual = 26423

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.907. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17cb9b97b

Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409

Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
Phase 4.1 Post Commit Optimization | Checksum: 17cb9b97b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:44 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17cb9b97b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:44 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17cb9b97b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:44 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
Phase 4.3 Placer Reporting | Checksum: 17cb9b97b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b2ca13cc

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
Ending Placer Task | Checksum: 5c4d06b6

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:45 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3398 ; free virtual = 26409
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0.5} {
#   puts "Found setup timing violations => running physical optimization"
#   phys_opt_design -directive AlternateFlowWithRetiming
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 9 day(s)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.07s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7702.316 ; gain = 0.000 ; free physical = 3402 ; free virtual = 26413

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Abnormal program termination (11)
Please check '/home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/hs_err_pid63311.log' for details
segfault in /usr/local/xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/vivado -exec vivado -mode batch -nojournal -nolog -source /home/zero/Desktop/COaT_project/MatrixInversion/synthesis_no_opt/HLS_output//Synthesis/vivado_flow/vivado.tcl, exiting...
error -> Returned error code!

Please report bugs to <panda-info@polimi.it>

