<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91sam7s.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('at91sam7s_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91sam7s.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="at91__tc_8h_source.html">arch/arm/atmel/at91_tc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pwmc_8h_source.html">arch/arm/atmel/at91_pwmc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__us_8h_source.html">arch/arm/atmel/at91_us.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__dbgu_8h_source.html">arch/arm/atmel/at91_dbgu.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__spi_8h_source.html">arch/arm/atmel/at91_spi.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__aic_8h_source.html">arch/arm/atmel/at91_aic.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pio_8h_source.html">arch/arm/atmel/at91_pio.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pmc_8h_source.html">arch/arm/atmel/at91_pmc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__rstc_8h_source.html">arch/arm/atmel/at91_rstc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__wdt_8h_source.html">arch/arm/atmel/at91_wdt.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pit_8h_source.html">arch/arm/atmel/at91_pit.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__mc_8h_source.html">arch/arm/atmel/at91_mc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__ssc_8h_source.html">arch/arm/atmel/at91_ssc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__twi_8h_source.html">arch/arm/atmel/at91_twi.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">arch/arm/atmel/at91_adc.h</a>&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for at91sam7s.h:</div>
<div class="dyncontent">
<div class="center"><img src="at91sam7s_8h__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91sam7s_8h" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91sam7s_8h" id="include_2arch_2arm_2atmel_2at91sam7s_8h">
<area shape="rect" id="node3" href="at91__tc_8h.html" title="arch/arm/atmel/at91_tc.h" alt="" coords="5,81,163,106"/><area shape="rect" id="node5" href="at91__pwmc_8h.html" title="arch/arm/atmel/at91_pwmc.h" alt="" coords="187,81,369,106"/><area shape="rect" id="node7" href="at91__us_8h.html" title="arch/arm/atmel/at91_us.h" alt="" coords="395,81,557,106"/><area shape="rect" id="node9" href="at91__dbgu_8h.html" title="arch/arm/atmel/at91_dbgu.h" alt="" coords="582,81,759,106"/><area shape="rect" id="node11" href="arch_2arm_2atmel_2at91__spi_8h.html" title="arch/arm/atmel/at91_spi.h" alt="" coords="783,81,949,106"/><area shape="rect" id="node13" href="at91__aic_8h.html" title="arch/arm/atmel/at91_aic.h" alt="" coords="975,81,1140,106"/><area shape="rect" id="node15" href="at91__pio_8h.html" title="arch/arm/atmel/at91_pio.h" alt="" coords="1165,81,1331,106"/><area shape="rect" id="node17" href="at91__pmc_8h.html" title="arch/arm/atmel/at91_pmc.h" alt="" coords="1356,81,1529,106"/><area shape="rect" id="node19" href="at91__rstc_8h.html" title="arch/arm/atmel/at91_rstc.h" alt="" coords="1554,81,1723,106"/><area shape="rect" id="node21" href="at91__wdt_8h.html" title="arch/arm/atmel/at91_wdt.h" alt="" coords="1748,81,1916,106"/><area shape="rect" id="node23" href="at91__pit_8h.html" title="arch/arm/atmel/at91_pit.h" alt="" coords="1940,81,2103,106"/><area shape="rect" id="node25" href="at91__mc_8h.html" title="arch/arm/atmel/at91_mc.h" alt="" coords="2127,81,2293,106"/><area shape="rect" id="node27" href="at91__ssc_8h.html" title="arch/arm/atmel/at91_ssc.h" alt="" coords="2318,81,2487,106"/><area shape="rect" id="node29" href="at91__twi_8h.html" title="arch/arm/atmel/at91_twi.h" alt="" coords="2511,81,2675,106"/><area shape="rect" id="node31" href="arch_2arm_2atmel_2at91__adc_8h.html" title="arch/arm/atmel/at91_adc.h" alt="" coords="2699,81,2868,106"/></map>
</div>
</div>
<p><a href="at91sam7s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x100000UL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ad35c1036b7f001b47306c58a18329400">RAM_BASE</a>&#160;&#160;&#160;0x200000UL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&#160;&#160;&#160;0xFFFA0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter base address.  <a href="#a06e62ae0435abbcb3fb1150edd27ea74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a5fded4883230158775d3eb6f987922be">UDP_BASE</a>&#160;&#160;&#160;0xFFFB0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port base address.  <a href="#a5fded4883230158775d3eb6f987922be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&#160;&#160;&#160;0xFFFB8000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two-wire interface base address.  <a href="#adc5197ae8715bf77a793b38331e3e94b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ac0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&#160;&#160;&#160;0xFFFC0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 0 base address.  <a href="#ac0876dab14e1a1017ec198c230ada762"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;0xFFFC4000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 1 base address.  <a href="#a86162ab3f740db9026c1320d46938b4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a7a62ac8f44be9303f9902c4dc6b9cee5">PWMC_BASE</a>&#160;&#160;&#160;0xFFFCC000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM controller base address.  <a href="#a7a62ac8f44be9303f9902c4dc6b9cee5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ab643f676ca8d6eae0b69f493697449b2">SSC_BASE</a>&#160;&#160;&#160;0xFFFD4000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial synchronous controller base address.  <a href="#ab643f676ca8d6eae0b69f493697449b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;0xFFFD8000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC base address.  <a href="#ad06cb9e5985bd216a376f26f22303cd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#adeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;0xFFFE0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 base address.  <a href="#adeaa49ab944c7dcae2a868b0450232c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&#160;&#160;&#160;0xFFFFF000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">AIC base address.  <a href="#a73e8c639f520378d9230fa591f4f3ce4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a942d53df0dfb2b8921ef4c7a61704c10">DBGU_BASE</a>&#160;&#160;&#160;0xFFFFF200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU base address.  <a href="#a942d53df0dfb2b8921ef4c7a61704c10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a54c038f709c7b1ceacc393de9789e401">PIOA_BASE</a>&#160;&#160;&#160;0xFFFFF400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO A base address.  <a href="#a54c038f709c7b1ceacc393de9789e401"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&#160;&#160;&#160;0xFFFFFC00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC base address.  <a href="#a4e92bd47dc68cc81e62c344586a4cdfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ad19530570ec1dbb633f0cf23dca69024">RSTC_BASE</a>&#160;&#160;&#160;0xFFFFFD00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resect controller register base address.  <a href="#ad19530570ec1dbb633f0cf23dca69024"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#af94adec5c52236a594efcca584d58dd4">RTT_BASE</a>&#160;&#160;&#160;0xFFFFFD20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime timer base address.  <a href="#af94adec5c52236a594efcca584d58dd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#af00b86ba33a2cfe7bb100b4f01905f41">PIT_BASE</a>&#160;&#160;&#160;0xFFFFFD30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic interval timer base address.  <a href="#af00b86ba33a2cfe7bb100b4f01905f41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#af99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;0xFFFFFD40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch Dog register base address.  <a href="#af99229879e6e3249a0ab9bcefcaf208b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#af61292b0e5c5bc4c19bb36503148aa34">VREG_BASE</a>&#160;&#160;&#160;0xFFFFFD60</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage regulator mode controller base address.  <a href="#af61292b0e5c5bc4c19bb36503148aa34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a09e33d5002e0b673237365ee9da38b77">MC_BASE</a>&#160;&#160;&#160;0xFFFFFF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller base.  <a href="#a09e33d5002e0b673237365ee9da38b77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive pointer register offset.  <a href="#a9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ad417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&#160;&#160;&#160;0x00000104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive counter register offset.  <a href="#ad417b7a5db47291c51c61cd4794a8fd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&#160;&#160;&#160;0x00000108</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#a53d79bc36b0947d23aa03d10861331b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#acc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&#160;&#160;&#160;0x0000010C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit counter register offset.  <a href="#acc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a18abbb766ae7630d80ef58533489acf9">PERIPH_RNPR_OFF</a>&#160;&#160;&#160;0x00000110</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive next pointer register offset.  <a href="#a18abbb766ae7630d80ef58533489acf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#aea3a16fef442546c9de0ed7d936ca306">PERIPH_RNCR_OFF</a>&#160;&#160;&#160;0x00000114</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive next counter register offset.  <a href="#aea3a16fef442546c9de0ed7d936ca306"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a33c726860491bfa52d657db28820ac22">PERIPH_TNPR_OFF</a>&#160;&#160;&#160;0x00000118</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit next pointer register offset.  <a href="#a33c726860491bfa52d657db28820ac22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a72382109184b7934b62da1522d5e3d4f">PERIPH_TNCR_OFF</a>&#160;&#160;&#160;0x0000011C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit next counter register offset.  <a href="#a72382109184b7934b62da1522d5e3d4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#adf0969a953a3bccb702614a583258cc6">PERIPH_PTCR_OFF</a>&#160;&#160;&#160;0x00000120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PDC transfer control register offset.  <a href="#adf0969a953a3bccb702614a583258cc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a9b8b8b39ce36ee513a98c01c8f120b75">PERIPH_PTSR_OFF</a>&#160;&#160;&#160;0x00000124</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PDC transfer status register offset.  <a href="#a9b8b8b39ce36ee513a98c01c8f120b75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a12b12457da932ae50e4d458ee84d74f8">PDC_RXTEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver transfer enable.  <a href="#a12b12457da932ae50e4d458ee84d74f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a3dcf124d2fcec6d22229cc448e77327d">PDC_RXTDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver transfer disable.  <a href="#a3dcf124d2fcec6d22229cc448e77327d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ae6665ed39ca65884beef3b32788f8ce8">PDC_TXTEN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter transfer enable.  <a href="#ae6665ed39ca65884beef3b32788f8ce8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a5cc11151483115a4839a482ce9558560">PDC_TXTDIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter transfer disable.  <a href="#a5cc11151483115a4839a482ce9558560"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ad49fdd639d2245c75c6b45c7d61e2548">DBGU_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#acfa7b7b88fa60dde8c8a6a5f810b1e9f">SPI_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a0857e7c3721c00e65e379192bc3dd049">SSC_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ac8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a2cddd14ad548eda82bff60187a62e37a">USART_HAS_MODE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a169eb43a9587f3fbf6c5f87f9c8cf8d2">PIO_HAS_MULTIDRIVER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a0a5d1ad4bf6f92b4b612033cddd83185">PIO_HAS_PULLUP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a410aab2edfb45736f180a63a31b7488b">PIO_HAS_PERIPHERALSELECT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#a187a717abf2eb72d7c18c3a2e6035612">PIO_HAS_OUTPUTWRITEENABLE</a></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast interrupt ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga8b68e69dab74b6e96bfb83449bf36ffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga52c2e29f1df2df2a5b0d271905b72402">SYSC_ID</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga52c2e29f1df2df2a5b0d271905b72402"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaccea91b3060044876bcd339c871ae392">PIOA_ID</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaccea91b3060044876bcd339c871ae392"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa5701a5f7b8a7707514ffd9bf27656af">ADC_ID</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to digital converter ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaa5701a5f7b8a7707514ffd9bf27656af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5492a6fef1f50dd330ca4dcff44c082c">SPI0_ID</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral interface 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga5492a6fef1f50dd330ca4dcff44c082c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaea2b4def6f333bf12e9ad77d5f97d3ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga3195ad24b74a05eed40fdd6d481fd79a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3812f94a9188822c4b6fcacd1a3d3bdf">SSC_ID</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous serial controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga3812f94a9188822c4b6fcacd1a3d3bdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gabc916ef475c496677ec9e55919f2c3e9">TWI_ID</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two-wire interface ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gabc916ef475c496677ec9e55919f2c3e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gae83a2d5494a01f6c6861a7852d614347">PWMC_ID</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gae83a2d5494a01f6c6861a7852d614347"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gadad65b44e8813444555b9e1253eda0c9">UDP_ID</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gadad65b44e8813444555b9e1253eda0c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gae8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gae8d162c6112aa589270dd080ff87b97e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaf56431cefe6df0cb68d9dc8501ba9e2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga16c644de948c39619ada7450acff7e57">TC2_ID</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga16c644de948c39619ada7450acff7e57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga4b4803976b78fdb0574b8eedc448d927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gac7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gac7ad7cadea6f7257b3b9950f6d9ce26d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Historical SPI0 Peripheral Multiplexing Names</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga36559191d6812e6e6e382abe173b057a">SPI0_NPCS0_PA11A</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga36559191d6812e6e6e382abe173b057a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gacd80b094756b33a6d6175b9c338bca7f">SPI0_NPCS1_PA09B</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gacd80b094756b33a6d6175b9c338bca7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga494391dda3054d8179bfda2b9234af5b">SPI0_NPCS1_PA31A</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga494391dda3054d8179bfda2b9234af5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga208d262c4add816019a2f26dfda5f4b0">SPI0_NPCS2_PA10B</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga208d262c4add816019a2f26dfda5f4b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga00f7647684bc3c7dff2d8950016720de">SPI0_NPCS2_PA30B</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga00f7647684bc3c7dff2d8950016720de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5408a7d0f2e42cb5a68f139a23927848">SPI0_NPCS3_PA03B</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga5408a7d0f2e42cb5a68f139a23927848"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga34791b6654ed339bfb1c0c1f2f5d4ced">SPI0_NPCS3_PA05B</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga34791b6654ed339bfb1c0c1f2f5d4ced"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga00f18ebc34d595c17ac0f619b083f403">SPI0_NPCS3_PA22B</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga00f18ebc34d595c17ac0f619b083f403"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga7d60e612ebb251671f74a3f2b9f22488">SPI0_MISO_PA12A</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga7d60e612ebb251671f74a3f2b9f22488"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8ec38f4ff0d2a9a2bd4689cbd28a3d5e">SPI0_MOSI_PA13A</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga8ec38f4ff0d2a9a2bd4689cbd28a3d5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf2337f1554b7140621cbaca4aad71a7d">SPI0_SPCK_PA14A</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaf2337f1554b7140621cbaca4aad71a7d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
USART Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga34fb41b7c3d3b6c647162b6d2a87f327">PA5_RXD0_A</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga984d14247d48359bf0d18488bca5b54b">PA6_TXD0_A</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9ad1df35386b4007565f38e2c6c2c66b">PA2_SCK0_B</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga7e2ab61795c6802d8d6a99b2ead153e1">PA7_RTS0_A</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga12c16e3fa087e2dea3db5933f5e84a72">PA8_CTS0_A</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga1f40d7202f5b7cf70a4fafd711b3e094">PA21_RXD1_A</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaec49b8ab03917b08112251b5bcc4822c">PA22_TXD1_A</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gabaa4f1ce954ecbdb8293f096528525f3">PA23_SCK1_A</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gad53aea9e7484ed9d97260b23cf14e87c">PA24_RTS1_A</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3088cd196deed8f567d8ef60cbaccc52">PA25_CTS1_A</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3a7b4bb8926b31fb75c3a04821789a25">PB26_DCD1_A</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf769806f8deb5ab89f24c687943c2269">PB28_DSR1_A</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2ddfc557020e4b8097180c50fed78a75">PB27_DTR1_A</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa30f04a75333f8f1d6c029b06e083090">PB29_RI1_A</a>&#160;&#160;&#160;29</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga7bb10308a7446b3581e34c92bbd7f5b9">PA12_SPI0_MISO_A</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga0bc008493bb8e5bd59bf057d6dac590b">PA13_SPI0_MOSI_A</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga853c678f5bada504d61fe28d60ee1d5b">PA14_SPI0_SPCK_A</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gad4dbd0252c64bcee654a1a5925ee08d5">PA11_SPI0_NPCS0_A</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga438be662a8c27fa5945bebd1988767f0">PA9_SPI0_NPCS1_B</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga635dc4f2e91d73e7923bf2671b3712e5">PA31_SPI0_NPCS1_A</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6407fb73314f8a1789a45ec53a8ee902">PA10_SPI0_NPCS2_B</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2739d155b4adb56532da450bf6841a26">PB30_SPI0_NPCS2_B</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gae3f30e066d5dfe9902248738b9733301">PA3_SPI0_NPCS3_B</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga0b87331ae653ae278618c9608d69ffb8">PA5_SPI0_NPCS3_B</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gab03dd21c4e79648c833c18e7af1e0673">PA22_SPI0_NPCS3_B</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>&#160;&#160;&#160;_BV(PA12_SPI0_MISO_A) | _BV(PA13_SPI0_MOSI_A) | _BV(PA14_SPI0_SPCK_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gab0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>&#160;&#160;&#160;_BV(PA11_SPI0_NPCS0_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gac57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>&#160;&#160;&#160;_BV(PA9_SPI0_NPCS1_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gabb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>&#160;&#160;&#160;_BV(PA10_SPI0_NPCS2_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gad863bde822caa89e9db751b1b4b2d7ea">SPI0_CS2_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>&#160;&#160;&#160;_BV(PA3_SPI0_NPCS3_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaeb25b90de946708218b67045dd5414a3">SPI0_CS3_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga4e3adf7eae0df36fc1216c69fa9cd430">PA9_DRXD_A</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gabf1db179a86e9c9c549a653a39246cc6">PA10_DTXD_A</a>&#160;&#160;&#160;10</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2c2cc7ce8a20301a28d7d50e2979655e">PA17_TD_A</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga2c2cc7ce8a20301a28d7d50e2979655e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gab814228e950ab5625a3e49f4f7c2ee45">PA18_RD_A</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gab814228e950ab5625a3e49f4f7c2ee45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5204c5287549a4515b10733bf1620cfb">PA16_TK_A</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga5204c5287549a4515b10733bf1620cfb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gac9f9a09168c482616f8d631a74d786fb">PA19_RK_A</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gac9f9a09168c482616f8d631a74d786fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga41d07722e6c9f56427705cc33337f69d">PA15_TF_A</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga41d07722e6c9f56427705cc33337f69d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2b7612f25a174966c82cf9e06b4802dc">PA20_RF_A</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga2b7612f25a174966c82cf9e06b4802dc"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9ab8239820ad96e1197bd1afaea4390b">PA3_TWD_A</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga9ab8239820ad96e1197bd1afaea4390b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2efaffe608666c7edf585ccf9b9ebca7">PA4_TWCK_A</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga2efaffe608666c7edf585ccf9b9ebca7"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gad7894ee254f1057cf6b9bede65dd96ac">PA0_TIOA0_B</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf144ba22dc68575e333398f850775fb5">PA1_TIOB0_B</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6e9dbe7676f0d3085ac721eb4d2a0679">PA4_TCLK0_B</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga03fde99bb9c4091a4d1b0584b8f5b4ac">PA15_TIOA1_B</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf968d2cc778c0fe2c8c7681cb0378839">PA16_TIOB1_B</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga1e99fd6dca75cf1a963c4c3163267440">PA28_TCLK1_B</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gadac17d6293dcbf481da32b6073d51423">PA26_TIOA2_B</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3caac03a028b45c17fd9c49ee6980502">PA27_TIOB2_B</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga2de5cedd180f4e986439232202b4423b">PA29_TCLK2_B</a>&#160;&#160;&#160;29</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9e15b88022f711b57ca5c0a60c003ad4">PA6_PCK0_B</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3c35d1bde0476819a40605d7cd5fcd3e">PA17_PCK1_B</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gadc6efab9d4bbc381f2fcda8e423567e8">PA21_PCK1_B</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga48d8ecb7bfc698f959b8df806ae03fc8">PA18_PCK2_B</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga77ee8e6a8bcf0036b9e07f16ccf03864">PA31_PCK2_B</a>&#160;&#160;&#160;31</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga87b3d101be96ae4aa191842aac8f4da2">PA19_FIQ_B</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9ed087fef652b9855fee70380efbe6c4">PA20_IRQ0_B</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gabaa3d13fcb507ab936c1623a7c3ca12e">PA30_IRQ1_A</a>&#160;&#160;&#160;30</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf412009e64c285d3beaf81844fa9750f">PA8_ADTRG_B</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC trigger pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaf412009e64c285d3beaf81844fa9750f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
PWM Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gade24bef18e1143e20ed1ef96e0a40ff8">PA0_PWM0_A</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3f1decf0b73d87642d7bec07b0f65879">PA23_PWM0_B</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga41e69d0a47e08ae939589e173a1d4d0b">PA1_PWM1_A</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga1312022b5ef18bafe5e4b722551b6737">PA24_PWM1_B</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gad0792812dac99e14510d94e68b351265">PA2_PWM2_A</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa9d4a3b9ae75ba1c4bfabfad1b803aa1">PA13_PWM2_B</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga31f7687f8e63c5e55a2e79d23944ae37">PA25_PWM2_B</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gae71e7f0a94ca19f2b95aaefb1c7df8c1">PA7_PWM3_B</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga80541027490e9b654625d6c4879a71d5">PA14_PWM3_B</a>&#160;&#160;&#160;14</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="at91sam7s.h::FLASH_BASE" ref="a23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x100000UL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00054">54</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad35c1036b7f001b47306c58a18329400"></a><!-- doxytag: member="at91sam7s.h::RAM_BASE" ref="ad35c1036b7f001b47306c58a18329400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAM_BASE&#160;&#160;&#160;0x200000UL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00055">55</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91sam7s.h::TC_BASE" ref="a06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&#160;&#160;&#160;0xFFFA0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/counter base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00057">57</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5fded4883230158775d3eb6f987922be"></a><!-- doxytag: member="at91sam7s.h::UDP_BASE" ref="a5fded4883230158775d3eb6f987922be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_BASE&#160;&#160;&#160;0xFFFB0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USB device port base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00058">58</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc5197ae8715bf77a793b38331e3e94b"></a><!-- doxytag: member="at91sam7s.h::TWI_BASE" ref="adc5197ae8715bf77a793b38331e3e94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&#160;&#160;&#160;0xFFFB8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Two-wire interface base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00059">59</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91sam7s.h::USART0_BASE" ref="ac0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&#160;&#160;&#160;0xFFFC0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 0 base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00060">60</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91sam7s.h::USART1_BASE" ref="a86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;0xFFFC4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 1 base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00061">61</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, <a class="el" href="at91__ahdlc_8c_source.html#l00730">AhdlcAt91IOCtl()</a>, and <a class="el" href="at91__ahdlc_8c_source.html#l01119">AhdlcAt91Open()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a62ac8f44be9303f9902c4dc6b9cee5"></a><!-- doxytag: member="at91sam7s.h::PWMC_BASE" ref="a7a62ac8f44be9303f9902c4dc6b9cee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_BASE&#160;&#160;&#160;0xFFFCC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM controller base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00062">62</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab643f676ca8d6eae0b69f493697449b2"></a><!-- doxytag: member="at91sam7s.h::SSC_BASE" ref="ab643f676ca8d6eae0b69f493697449b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_BASE&#160;&#160;&#160;0xFFFD4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Serial synchronous controller base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00063">63</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad06cb9e5985bd216a376f26f22303cd6"></a><!-- doxytag: member="at91sam7s.h::ADC_BASE" ref="ad06cb9e5985bd216a376f26f22303cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&#160;&#160;&#160;0xFFFD8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00064">64</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="adeaa49ab944c7dcae2a868b0450232c8"></a><!-- doxytag: member="at91sam7s.h::SPI0_BASE" ref="adeaa49ab944c7dcae2a868b0450232c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;0xFFFE0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI0 base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00065">65</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00096">At91Spi0Init()</a>, <a class="el" href="at91__spi_8c_source.html#l00257">At91SpiInit()</a>, <a class="el" href="at91__spi_8c_source.html#l00327">At91SpiInitChipSelects()</a>, <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>, <a class="el" href="spi_8c_source.html#l00069">Avr32Spi0Init()</a>, and <a class="el" href="meminfo_8c_source.html#l00063">ShowHardwareConfiguration()</a>.</p>

</div>
</div>
<a class="anchor" id="a73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91sam7s.h::AIC_BASE" ref="a73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&#160;&#160;&#160;0xFFFFF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AIC base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00067">67</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a942d53df0dfb2b8921ef4c7a61704c10"></a><!-- doxytag: member="at91sam7s.h::DBGU_BASE" ref="a942d53df0dfb2b8921ef4c7a61704c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BASE&#160;&#160;&#160;0xFFFFF200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DBGU base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00068">68</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54c038f709c7b1ceacc393de9789e401"></a><!-- doxytag: member="at91sam7s.h::PIOA_BASE" ref="a54c038f709c7b1ceacc393de9789e401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOA_BASE&#160;&#160;&#160;0xFFFFF400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO A base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00069">69</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="at91sam7s.h::PMC_BASE" ref="a4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&#160;&#160;&#160;0xFFFFFC00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMC base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00070">70</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad19530570ec1dbb633f0cf23dca69024"></a><!-- doxytag: member="at91sam7s.h::RSTC_BASE" ref="ad19530570ec1dbb633f0cf23dca69024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_BASE&#160;&#160;&#160;0xFFFFFD00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resect controller register base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00071">71</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="af94adec5c52236a594efcca584d58dd4"></a><!-- doxytag: member="at91sam7s.h::RTT_BASE" ref="af94adec5c52236a594efcca584d58dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_BASE&#160;&#160;&#160;0xFFFFFD20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Realtime timer base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00072">72</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="af00b86ba33a2cfe7bb100b4f01905f41"></a><!-- doxytag: member="at91sam7s.h::PIT_BASE" ref="af00b86ba33a2cfe7bb100b4f01905f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASE&#160;&#160;&#160;0xFFFFFD30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Periodic interval timer base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00073">73</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="af99229879e6e3249a0ab9bcefcaf208b"></a><!-- doxytag: member="at91sam7s.h::WDT_BASE" ref="af99229879e6e3249a0ab9bcefcaf208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&#160;&#160;&#160;0xFFFFFD40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Watch Dog register base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00074">74</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="af61292b0e5c5bc4c19bb36503148aa34"></a><!-- doxytag: member="at91sam7s.h::VREG_BASE" ref="af61292b0e5c5bc4c19bb36503148aa34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_BASE&#160;&#160;&#160;0xFFFFFD60</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Voltage regulator mode controller base address. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00075">75</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09e33d5002e0b673237365ee9da38b77"></a><!-- doxytag: member="at91sam7s.h::MC_BASE" ref="a09e33d5002e0b673237365ee9da38b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_BASE&#160;&#160;&#160;0xFFFFFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory controller base. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00076">76</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RPR_OFF" ref="a9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00078">78</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="ad417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RCR_OFF" ref="ad417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&#160;&#160;&#160;0x00000104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00079">79</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TPR_OFF" ref="a53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&#160;&#160;&#160;0x00000108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00080">80</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="acc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TCR_OFF" ref="acc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&#160;&#160;&#160;0x0000010C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00081">81</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a18abbb766ae7630d80ef58533489acf9"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RNPR_OFF" ref="a18abbb766ae7630d80ef58533489acf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNPR_OFF&#160;&#160;&#160;0x00000110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive next pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00082">82</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="aea3a16fef442546c9de0ed7d936ca306"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RNCR_OFF" ref="aea3a16fef442546c9de0ed7d936ca306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNCR_OFF&#160;&#160;&#160;0x00000114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive next counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00083">83</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a33c726860491bfa52d657db28820ac22"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TNPR_OFF" ref="a33c726860491bfa52d657db28820ac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNPR_OFF&#160;&#160;&#160;0x00000118</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit next pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00084">84</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a72382109184b7934b62da1522d5e3d4f"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TNCR_OFF" ref="a72382109184b7934b62da1522d5e3d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNCR_OFF&#160;&#160;&#160;0x0000011C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit next counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00085">85</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="adf0969a953a3bccb702614a583258cc6"></a><!-- doxytag: member="at91sam7s.h::PERIPH_PTCR_OFF" ref="adf0969a953a3bccb702614a583258cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTCR_OFF&#160;&#160;&#160;0x00000120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDC transfer control register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00086">86</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, <a class="el" href="at91__ahdlc_8c_source.html#l01119">AhdlcAt91Open()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b8b8b39ce36ee513a98c01c8f120b75"></a><!-- doxytag: member="at91sam7s.h::PERIPH_PTSR_OFF" ref="a9b8b8b39ce36ee513a98c01c8f120b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTSR_OFF&#160;&#160;&#160;0x00000124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDC transfer status register offset. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00087">87</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12b12457da932ae50e4d458ee84d74f8"></a><!-- doxytag: member="at91sam7s.h::PDC_RXTEN" ref="a12b12457da932ae50e4d458ee84d74f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver transfer enable. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00089">89</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l01119">AhdlcAt91Open()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a3dcf124d2fcec6d22229cc448e77327d"></a><!-- doxytag: member="at91sam7s.h::PDC_RXTDIS" ref="a3dcf124d2fcec6d22229cc448e77327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTDIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver transfer disable. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00090">90</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c_source.html#l00878">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6665ed39ca65884beef3b32788f8ce8"></a><!-- doxytag: member="at91sam7s.h::PDC_TXTEN" ref="ae6665ed39ca65884beef3b32788f8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTEN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter transfer enable. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00091">91</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="a5cc11151483115a4839a482ce9558560"></a><!-- doxytag: member="at91sam7s.h::PDC_TXTDIS" ref="a5cc11151483115a4839a482ce9558560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTDIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter transfer disable. </p>

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00092">92</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c_source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div>
<a class="anchor" id="ad49fdd639d2245c75c6b45c7d61e2548"></a><!-- doxytag: member="at91sam7s.h::DBGU_HAS_PDC" ref="ad49fdd639d2245c75c6b45c7d61e2548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00094">94</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfa7b7b88fa60dde8c8a6a5f810b1e9f"></a><!-- doxytag: member="at91sam7s.h::SPI_HAS_PDC" ref="acfa7b7b88fa60dde8c8a6a5f810b1e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00095">95</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0857e7c3721c00e65e379192bc3dd049"></a><!-- doxytag: member="at91sam7s.h::SSC_HAS_PDC" ref="a0857e7c3721c00e65e379192bc3dd049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00096">96</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91sam7s.h::USART_HAS_PDC" ref="ac8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00097">97</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cddd14ad548eda82bff60187a62e37a"></a><!-- doxytag: member="at91sam7s.h::USART_HAS_MODE" ref="a2cddd14ad548eda82bff60187a62e37a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_MODE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00098">98</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a169eb43a9587f3fbf6c5f87f9c8cf8d2"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_MULTIDRIVER" ref="a169eb43a9587f3fbf6c5f87f9c8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_MULTIDRIVER</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00100">100</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a5d1ad4bf6f92b4b612033cddd83185"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_PULLUP" ref="a0a5d1ad4bf6f92b4b612033cddd83185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PULLUP</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00101">101</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a410aab2edfb45736f180a63a31b7488b"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_PERIPHERALSELECT" ref="a410aab2edfb45736f180a63a31b7488b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PERIPHERALSELECT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00102">102</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
<a class="anchor" id="a187a717abf2eb72d7c18c3a2e6035612"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_OUTPUTWRITEENABLE" ref="a187a717abf2eb72d7c18c3a2e6035612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_OUTPUTWRITEENABLE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam7s_8h_source.html#l00103">103</a> of file <a class="el" href="at91sam7s_8h_source.html">at91sam7s.h</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="at91sam7s_8h.html">at91sam7s.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
