sv xpm --include "../../../../UART_WATCH_v1_ILA TEST.gen/sources_1/ip/ila_1/hdl/verilog" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "../../../../UART_WATCH_v1_ILA TEST.gen/sources_1/ip/ila_1/hdl/verilog" \
"../../../../UART_WATCH_v1_ILA TEST.gen/sources_1/ip/ila_1/sim/ila_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
