//Product = 
//Doc rev = 
//Version = Internal
//Date: 2017-11-30_11_32_01
$Name:  $  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $Analog Register 0$  $RW$  $0h$  $$
$$FFE_RES2_SEL_E_LANE[3:0]$  $7$  $4$  $R000h$  $Analog Register 0$  $RW$  $0h$  $FFE 2nd Stage Even Path Resistor Selection (changes DC Gain)$
$$FFE_CAP2_SEL_E_LANE[3:0]$  $3$  $0$  $R000h$  $Analog Register 1$  $RW$  $fh$  $FFE 2nd Stage Even Path Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R004h$  $Analog Register 1$  $RW$  $0h$  $$
$$FFE_VICM1_LANE[1:0]$  $7$  $6$  $R004h$  $Analog Register 1$  $RW$  $1h$  $FFE 1st Stage VCM Selection$
$$FFE_VICM2_LANE[1:0]$  $5$  $4$  $R004h$  $Analog Register 1$  $RW$  $1h$  $FFE 2st Stage VCM Selection$
$$EN_F0_D_LANE$  $3$  $3$  $R004h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$EN_F0_S_LANE$  $2$  $2$  $R004h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$HPF_BW_LANE[1:0]$  $1$  $0$  $R004h$  $Analog Register 2$  $RW$  $0h$  $RX Input HPF BW Selection$
$$ND$  $31$  $8$  $R008h$  $Analog Register 2$  $RW$  $0h$  $$
$$RXIMPCAL_EN_LANE$  $7$  $7$  $R008h$  $Analog Register 2$  $RW$  $0h$  $Rx Impedence Calibration Enable$
$$IMPCAL_RX_LANE[4:0]$  $6$  $2$  $R008h$  $Analog Register 2$  $RW$  $10h$  $Rx Impedence Calibration Code$
$$SQ_OFFSET_CAL_EN_LANE$  $1$  $1$  $R008h$  $Analog Register 2$  $RW$  $0h$  $Power Up SQ Offset Calibration Enable$
$$ND$  $0$  $0$  $R008h$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R00Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$SQ_OFFSET_LANE[4:0]$  $7$  $3$  $R00Ch$  $Analog Register 3$  $RW$  $00h$  $SQ Offset Calibration Results$
$$SQ_THRIPTAT_LANE[1:0]$  $2$  $1$  $R00Ch$  $Analog Register 3$  $RW$  $3h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation$
$$ND$  $0$  $0$  $R00Ch$  $Analog Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010h$  $Analog Register 4$  $RW$  $0h$  $$
$$SQ_THRESH_LANE[5:0]$  $7$  $2$  $R010h$  $Analog Register 4$  $RW$  $04h$  $SQ Threshold Calibration Results$
$$SQ_OFFSETCAL_SEL_LANE[1:0]$  $1$  $0$  $R010h$  $Analog Register 5$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$SQ_LINEAR_DISABLE_LANE$  $7$  $7$  $R014h$  $Analog Register 5$  $RW$  $0h$  $TBD$
$$ND$  $6$  $6$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R014h$  $Analog Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018h$  $Analog Register 6$  $RW$  $0h$  $$
$$TEST_LANE[7:0]$  $7$  $0$  $R018h$  $Analog Register 7$  $RW$  $00h$  $Test Bus Selection$
$$ND$  $31$  $8$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$DLL_FREQ_SEL_LANE[1:0]$  $7$  $6$  $R01Ch$  $Analog Register 7$  $RW$  $3h$  $Speed Control Of DLL.$
$$DLL_GMSEL_LANE[2:0]$  $5$  $3$  $R01Ch$  $Analog Register 7$  $RW$  $4h$  $Gm Strength Control Of DLL.$
$$ND$  $2$  $2$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01Ch$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020h$  $Analog Register 8$  $RW$  $0h$  $$
$$DLL_CMP_OFFSET_LANE[3:0]$  $7$  $4$  $R020h$  $Analog Register 8$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.$
$$DLL_PD_SEL_LANE[1:0]$  $3$  $2$  $R020h$  $Analog Register 8$  $RW$  $0h$  $Control The Input Of DLL Comparator$
$$EOM_DLL_FREQ_SEL_LANE[1:0]$  $1$  $0$  $R020h$  $Analog Register 9$  $RW$  $3h$  $Speed Control Of EOM DLL.$
$$ND$  $31$  $8$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$EOM_DLL_GMSEL_LANE[2:0]$  $7$  $5$  $R024h$  $Analog Register 9$  $RW$  $4h$  $Gm Strength Control Of EOM DLL.$
$$EOM_SSC_CLK_EN_LANE$  $4$  $4$  $R024h$  $Analog Register 9$  $RW$  $0h$  $Control EOM_CKOUT_SSC Clock.$
$$EOM_RESET_INTP_EXT_LANE$  $3$  $3$  $R024h$  $Analog Register 9$  $RW$  $0h$  $Force The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$ND$  $2$  $2$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R024h$  $Analog Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R028h$  $Analog Register 10$  $RW$  $0h$  $$
$$EOM_DPHER_LANE[6:0]$  $7$  $1$  $R028h$  $Analog Register 10$  $RW$  $00h$  $Control The Shifted Phase.$
$$EOM_DPHERCK_LANE$  $0$  $0$  $R028h$  $Analog Register 11$  $RW$  $0h$  $Clock Used To Read In EOM_DPHER[6:0]$
$$ND$  $31$  $8$  $R02Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$DLL_CMP_CAL_EN_LANE$  $7$  $7$  $R02Ch$  $Analog Register 11$  $RW$  $0h$  $Control The Calibration Of DLL Comparator.$
$$EOM_DPHERCK_DLY_SEL_LANE[1:0]$  $6$  $5$  $R02Ch$  $Analog Register 11$  $RW$  $1h$  $Control Hold Time Of EOM Inpterpolator$
$$INTPI_LANE[3:0]$  $4$  $1$  $R02Ch$  $Analog Register 11$  $RW$  $eh$  $Control Bias Current Of PI.$
$$ALIGN90_CMP_CAL_EN_LANE$  $0$  $0$  $R02Ch$  $Analog Register 12$  $RW$  $0h$  $Control The Comparator Calibration Of Phase Shifter$
$$ND$  $31$  $8$  $R030h$  $Analog Register 12$  $RW$  $0h$  $$
$$ALIGN90_CMP_OFFSET_LANE[3:0]$  $7$  $4$  $R030h$  $Analog Register 12$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.$
$$ALIGN90_GM_LANE[2:0]$  $3$  $1$  $R030h$  $Analog Register 12$  $RW$  $3h$  $Control Gm Strength Of Phase Shifter.$
$$ND$  $0$  $0$  $R030h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R034h$  $Analog Register 13$  $RW$  $0h$  $$
$$ALIGN90_DAC_LANE[5:0]$  $7$  $2$  $R034h$  $Analog Register 13$  $RW$  $31h$  $Control Gate Bias Voltage Of Pahse Shifter$
$$ALIGN90_DUMMY_CLK_LANE$  $1$  $1$  $R034h$  $Analog Register 13$  $RW$  $1h$  $Control The Dummy Clock$
$$ALIGN90_SYN_CLK_LANE$  $0$  $0$  $R034h$  $Analog Register 14$  $RW$  $0h$  $Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]$
$$ND$  $31$  $8$  $R038h$  $Analog Register 14$  $RW$  $0h$  $$
$$ALIGN90_REF_LANE[5:0]$  $7$  $2$  $R038h$  $Analog Register 14$  $RW$  $1eh$  $Control The Reference Voltage For PD's Comparator$
$$ALIGN90_REF_FILT_BW_LANE$  $1$  $1$  $R038h$  $Analog Register 14$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage$
$$EOM_ALIGN_EN_LANE$  $0$  $0$  $R038h$  $Analog Register 15$  $RW$  $0h$  $Control DATA And EOM Alignment$
$$ND$  $31$  $8$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$EOM_ALIGN_CMP_CAL_EN_LANE$  $7$  $7$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $Control Comparator Calibration Of EOM Alignment$
$$EOM_ALIGN_PD_SEL_LANE$  $6$  $6$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $Use Comparator To Control The Phase Of EOM$
$$EOM_ALIGN_CMP_OFSTDAC_LANE[3:0]$  $5$  $2$  $R03Ch$  $Analog Register 15$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.$
$$RXDCC_EN_EOMCLK_LANE$  $1$  $1$  $R03Ch$  $Analog Register 15$  $RW$  $1h$  $Control DCC For EOM Clock$
$$ND$  $0$  $0$  $R03Ch$  $Analog Register 16$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040h$  $Analog Register 16$  $RW$  $0h$  $$
$$RXDCC_EOMCLK_LANE[5:0]$  $7$  $2$  $R040h$  $Analog Register 16$  $RW$  $20h$  $Control Voltage DAC For EOM Clock DCC.$
$$RXDCC_HG_EOMCLK_LANE$  $1$  $1$  $R040h$  $Analog Register 16$  $RW$  $0h$  $Control High Gain Setting For EOM Clock DCC$
$$RXDCC_CAL_EN_LANE$  $0$  $0$  $R040h$  $Analog Register 17$  $RW$  $0h$  $Control DCC Calibration.$
$$ND$  $31$  $8$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$TRXDCCIN_SEL_LANE[2:0]$  $7$  $5$  $R044h$  $Analog Register 17$  $RW$  $0h$  $Control The Input Of DCC Comparator$
$$RXDCC_DAC_SYNC_CLK_LANE$  $4$  $4$  $R044h$  $Analog Register 17$  $RW$  $0h$  $Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].$
$$IDCON_CUR_LANE[1:0]$  $3$  $2$  $R044h$  $Analog Register 17$  $RW$  $2h$  $VDDA_DATA Bleeding Current Setting While Enabled:$
$$ND$  $1$  $1$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R044h$  $Analog Register 18$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048h$  $Analog Register 18$  $RW$  $0h$  $$
$$TX_REG_SPEED_TRK_CLK_LANE[2:0]$  $7$  $5$  $R048h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_CLK And VDDA_PRE Track TX Speed For Different Output Current.$
$$TX_REG_SPEED_TRK_DATA_LANE[2:0]$  $4$  $2$  $R048h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_DATA Track TX Speed For Different Output Current.$
$$IDCON_VDDADATA_LANE$  $1$  $1$  $R048h$  $Analog Register 18$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current To Reduce Power Ripple. Default: Disabled.$
$$ND$  $0$  $0$  $R048h$  $Analog Register 19$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $$
$$SLEWRATE_EN_LANE[1:0]$  $7$  $6$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Enable The TX Driver Slew Rate Control Function.$
$$SLEWCTRL0_LANE[1:0]$  $5$  $4$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$SLEWCTRL1_LANE[1:0]$  $3$  $2$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$PATH_DISABLE_EDGE_LANE$  $1$  $1$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate$
$$SMPLR_CAL_EN_LANE$  $0$  $0$  $R04Ch$  $Analog Register 20$  $RW$  $0h$  $Enables Sampler Calibration$
$$ND$  $31$  $8$  $R050h$  $Analog Register 20$  $RW$  $0h$  $$
$$SMPLR_CAL_SEL_LANE[2:0]$  $7$  $5$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Selects Which Sampler To Calibrate. Depends On F1 Polarity.$
$$DFE_RES_F0_LANE[1:0]$  $4$  $3$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Changes The F0 Resolution Per Step$
$$DFE_RES_F1_LANE[1:0]$  $2$  $1$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Changes The F1 Resolution Per Step$
$$DFE_RES_F234_LANE$  $0$  $0$  $R050h$  $Analog Register 21$  $RW$  $0h$  $Changes F2 Resolution$
$$ND$  $31$  $8$  $R054h$  $Analog Register 21$  $RW$  $0h$  $$
$$DFE_RES_F567_LANE$  $7$  $7$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes F5,F6,F7 Resolution$
$$DFE_RES_F8TO15_LANE$  $6$  $6$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes F8 To F15 Resolution$
$$DFE_RES_FLOATING_LANE$  $5$  $5$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes Floating Tap Resolution$
$$PU_VCM_LANE$  $4$  $4$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$EN_DFE_F0_LANE$  $3$  $3$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE F0 Adaptation$
$$EN_DFE_F1TO3_LANE$  $2$  $2$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 1 To Tap 3 Adaptation$
$$EN_DFE_F4TO7_LANE$  $1$  $1$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 4 To Tap 7 Adaptation$
$$EN_DFE_F8TO15_LANE$  $0$  $0$  $R054h$  $Analog Register 22$  $RW$  $1h$  $Enables DFE Tap 8 To Tap 15 Adaptation$
$$ND$  $31$  $8$  $R058h$  $Analog Register 22$  $RW$  $0h$  $$
$$EN_DFE_FLOATING_LANE$  $7$  $7$  $R058h$  $Analog Register 22$  $RW$  $1h$  $Enables DFE Floating Tap 1 To Tap 6$
$$EOM_EN_S_LANE$  $6$  $6$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Slicer Samplers. Slicer Samplers Is In EOM Mode$
$$EOM_EN_D_LANE$  $5$  $5$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Data Samplers. Data Samplers Is In EOM Mode$
$$EOM_EN_E_LANE$  $4$  $4$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Edge Samplers.$
$$PATH_DISABLE_D_LANE$  $3$  $3$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Disables Data Samplers Clock Mux To Save Power.$
$$PATH_DISABLE_S_LANE$  $2$  $2$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Disables Slicer Samplers Clock Mux To Save Power.$
$$DFE_RES_DOUBLE_LANE$  $1$  $1$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Use To Double DFE Resolution At Low Data Rate Only To Achieve The DFE Range Required By DSP. Recommended Set To 1 When FFE_DATA_RATE[3:0] <= 6$
$$ND$  $0$  $0$  $R058h$  $Analog Register 23$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $$
$$DFE_XLAT_SEL_LANE[1:0]$  $7$  $6$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The Strength Of The Cross Couple Latch On The DFE Clock Path$
$$DFE_CLK_DLY_LANE[1:0]$  $5$  $4$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The DFE Clock Delay By Changing The Clock Inverter Strength So That Sampler Input Has More Hold Time$
$$PU_F1P_D_E_LANE$  $3$  $3$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Data Sampler$
$$PU_F1N_D_E_LANE$  $2$  $2$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1N Data Sampler$
$$PU_F1P_S_E_LANE$  $1$  $1$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Slicer Sampler$
$$PU_F1N_S_E_LANE$  $0$  $0$  $R05Ch$  $Analog Register 24$  $RW$  $1h$  $Power Up Even F1N Slicer Sampler$
$$ND$  $31$  $8$  $R060h$  $Analog Register 24$  $RW$  $0h$  $$
$$PU_F1P_D_O_LANE$  $7$  $7$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Data Sampler$
$$PU_F1N_D_O_LANE$  $6$  $6$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Data Sampler$
$$PU_F1P_S_O_LANE$  $5$  $5$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Slicer Sampler$
$$PU_F1N_S_O_LANE$  $4$  $4$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Slicer Sampler$
$$VDDA_RXDLL_HALF_EN_LANE$  $3$  $3$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxdll Output Enable$
$$VDDA_RXCLK_HALF_EN_LANE$  $2$  $2$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxclk Output Enable$
$$TX_TDCAL_EN_LANE$  $1$  $1$  $R060h$  $Analog Register 24$  $RW$  $0h$  $Enable TX Timing Calibration Function.$
$$TX_IDLECM_CAL_EN_LANE$  $0$  $0$  $R060h$  $Analog Register 25$  $RW$  $0h$  $Unused$
$$ND$  $31$  $8$  $R064h$  $Analog Register 25$  $RW$  $0h$  $$
$$TX_IDLECM_DIG_LANE[4:0]$  $7$  $3$  $R064h$  $Analog Register 25$  $RW$  $00h$  $Unused$
$$VDDA_RXINTP_HALF_EN_LANE$  $2$  $2$  $R064h$  $Analog Register 25$  $RW$  $0h$  $Vdda Regulator Voltage Half Enable$
$$TX_TXCLK_ALIGN_EN_LANE$  $1$  $1$  $R064h$  $Analog Register 25$  $RW$  $0h$  $Enable TX_TXCLK_ALIGN$
$$TX_TXCLK_32T_EN_LANE$  $0$  $0$  $R064h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_32T$
$$ND$  $31$  $8$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$TX_TXCLK_34T_EN_LANE$  $7$  $7$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_34T$
$$TX_TXCLK_8T_EN_LANE$  $6$  $6$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_8T$
$$TX_TXCLK_2X_EN_LANE$  $5$  $5$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_2X$
$$AVDD1815_SEL_LANE$  $4$  $4$  $R068h$  $Analog Register 26$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$ND$  $3$  $3$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R068h$  $Analog Register 27$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$ANA_RSVD3_LANE[7:0]$  $7$  $0$  $R06Ch$  $Analog Register 28$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R070h$  $Analog Register 28$  $RW$  $0h$  $$
$$ANA_RSVD2_LANE[7:0]$  $7$  $0$  $R070h$  $Analog Register 29$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R074h$  $Analog Register 29$  $RW$  $0h$  $$
$$ANA_RSVD1_LANE[7:0]$  $7$  $0$  $R074h$  $Analog Register 30$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R078h$  $Analog Register 30$  $RW$  $0h$  $$
$$ANA_RSVD0_LANE[7:0]$  $7$  $0$  $R078h$  $Analog Register 128$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R0200h$  $Analog Register 128$  $RW$  $0h$  $$
$$FFE_RES1_SEL_LANE[3:0]$  $7$  $4$  $R0200h$  $Analog Register 128$  $RW$  $6h$  $FFE 1st Stage Resistor Selection (changes DC Gain)$
$$FFE_CAP1_SEL_LANE[3:0]$  $3$  $0$  $R0200h$  $Analog Register 129$  $RW$  $ch$  $FFE 1st Stage Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R0204h$  $Analog Register 129$  $RW$  $0h$  $$
$$FFE_RES2_SEL_O_LANE[3:0]$  $7$  $4$  $R0204h$  $Analog Register 129$  $RW$  $0h$  $FFE 2nd Stage Odd Path Resistor Selection (changes DC Gain)$
$$FFE_CAP2_SEL_O_LANE[3:0]$  $3$  $0$  $R0204h$  $Analog Register 130$  $RW$  $fh$  $FFE 2nd Stage Odd Path Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $$
$$FFE_DATA_RATE_LANE[3:0]$  $7$  $4$  $R0208h$  $Analog Register 130$  $RW$  $fh$  $FFE Data Rate Selection$
$$PU_LB_LANE$  $3$  $3$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable$
$$PU_LB_DLY_LANE$  $2$  $2$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable Delay$
$$LPBK_ISEL_LANE[1:0]$  $1$  $0$  $R0208h$  $Analog Register 131$  $RW$  $1h$  $Internal Loopback Current Selection At FFE Output$
$$ND$  $31$  $8$  $R020Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$FFE_PULSE_EN_LANE$  $7$  $7$  $R020Ch$  $Analog Register 131$  $RW$  $1h$  $Turn On Or Off Rx_accap Pulse Generator (reduces DCW Effect Of The HPF After Rx_ffe)$
$$FFE_PULSE_DIV_LANE[2:0]$  $6$  $4$  $R020Ch$  $Analog Register 131$  $RW$  $4h$  $Pulse Period Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$FFE_PW_SEL_LANE[1:0]$  $3$  $2$  $R020Ch$  $Analog Register 131$  $RW$  $1h$  $Pulse Width Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$SQ_CAL_PU_LANE$  $1$  $1$  $R020Ch$  $Analog Register 131$  $RW$  $0h$  $Power Up SQ Calibration$
$$ND$  $0$  $0$  $R020Ch$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $$
$$SQ_AMPBW_LANE[1:0]$  $7$  $6$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Output Load Resistance$
$$SQ_AMPI_LANE[1:0]$  $5$  $4$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Amplifier Tail Current$
$$SQ_PKDETCAP_LANE[1:0]$  $3$  $2$  $R0210h$  $Analog Register 132$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting$
$$SQ_PKDETI_LANE[1:0]$  $1$  $0$  $R0210h$  $Analog Register 133$  $RW$  $0h$  $Squelch Peak Detector Capacitor Setting$
$$ND$  $31$  $8$  $R0214h$  $Analog Register 133$  $RW$  $0h$  $$
$$SQ_REFTHR_LANE[4:0]$  $7$  $3$  $R0214h$  $Analog Register 133$  $RW$  $6h$  $Squelch Detector Threshold Setting Vpp Single Ended$
$$SQ_THRESH_CAL_EN_LANE$  $2$  $2$  $R0214h$  $Analog Register 133$  $RW$  $0h$  $SQ Threshold Calibration Enable$
$$INTPR_LANE[1:0]$  $1$  $0$  $R0214h$  $Analog Register 134$  $RW$  $0h$  $Resistor Control Of PI.$
$$ND$  $31$  $8$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $$
$$SSC_CLK_EN_LANE$  $7$  $7$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Control CKOUT_SSC Clock.$
$$RESET_INTP_EXT_LANE$  $6$  $6$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Force The Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$DPHERCK_DLY_SEL_LANE[1:0]$  $5$  $4$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Control Hold Time Of DATA Inpterpolator$
$$CLK_DET_EN_LANE$  $3$  $3$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Enable RX Data And EOM Clock Monitoring Circuit.$
$$EOM_CLK_EN_LANE$  $2$  $2$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Enable EOM Clock$
$$PU_ALIGN90_LANE$  $1$  $1$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Power Control Phase Shifter$
$$RXDCC_EN_DLLCLK_LANE$  $0$  $0$  $R0218h$  $Analog Register 135$  $RW$  $1h$  $Control DCC For DLL Clock$
$$ND$  $31$  $8$  $R021Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$RXDCC_DLLCLK_LANE[5:0]$  $7$  $2$  $R021Ch$  $Analog Register 135$  $RW$  $20h$  $Control Voltage DAC For DLL Clock DCC.$
$$RXDCC_HG_DLLCLK_LANE$  $1$  $1$  $R021Ch$  $Analog Register 135$  $RW$  $0h$  $Control High Gain Setting For DLL Clock DCC$
$$RXDCC_EN_DATACLK_LANE$  $0$  $0$  $R021Ch$  $Analog Register 136$  $RW$  $1h$  $Control DCC For DATA Clock$
$$ND$  $31$  $8$  $R0220h$  $Analog Register 136$  $RW$  $0h$  $$
$$RXDCC_DATACLK_LANE[5:0]$  $7$  $2$  $R0220h$  $Analog Register 136$  $RW$  $20h$  $Control Voltage DAC For DATA Clock DCC.MSB Is A Sign Bit.$
$$RXDCC_HG_DATACLK_LANE$  $1$  $1$  $R0220h$  $Analog Register 136$  $RW$  $0h$  $Control High Gain Setting For DATA Clock DCC$
$$TRXDCC_CAL_CLK100KHZ_LANE$  $0$  $0$  $R0220h$  $Analog Register 137$  $RW$  $0h$  $Clock Used In DCC$
$$ND$  $31$  $8$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $$
$$SMPLR_CAL_EN_DLY_LANE$  $7$  $7$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $Delayed Version Of Sampler Calibration Enable To Avoid Stress$
$$OFST_RES_LANE[1:0]$  $6$  $5$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $Changes The Sampler Offset Resolution Per Step$
$$PU_OS_LANE$  $4$  $4$  $R0224h$  $Analog Register 137$  $RW$  $1h$  $Power Up Sampler Offset Circuits$
$$SEL_EDGE_DLY_LANE[1:0]$  $3$  $2$  $R0224h$  $Analog Register 137$  $RW$  $1h$  $Chagnes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$VICM_DFE_CTRL_LANE[1:0]$  $1$  $0$  $R0224h$  $Analog Register 138$  $RW$  $3h$  $Set The Cascode Bias Of DFE Current Steering Relative To VICM Of 2nd Stage FFE$
$$ND$  $31$  $8$  $R0228h$  $Analog Register 138$  $RW$  $0h$  $$
$$DTL_CLK_SPEEDUP_LANE[2:0]$  $7$  $5$  $R0228h$  $Analog Register 138$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals. 100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.$
$$RX_SPEED_DIV_LANE[2:0]$  $4$  $2$  $R0228h$  $Analog Register 138$  $RW$  $0h$  $MSB RX_SPEED_DIV_LANE[2] Controls RX Clock Dividing Ratio; When Asserted, RX Clock Is Divided By 2 From PLL Clock. Lower 2 Bits RX_SPEED_DIV_LANE[1:0] Control Oversampling Ratio; 00b, 01b, 10b, And 11b Represent No Oversampling, 2X Oversampling, 4X Oversampling, And 8X Oversampling, Respectively. These Two Bits Control The Decimation Block. For 28G Default Data Rate, RX Clock Is Not Divided, And Decimation Is Passed Through, So The Default Is 000b.$
$$CDR_PATTERN_INDEX_LANE[1:0]$  $1$  $0$  $R0228h$  $Analog Register 139$  $RW$  $1h$  $Indicates Desired 0->1 Or 1->0 Transition In The Pattern. 00 Means The Transition Is From A->b In 'abcd' Pattern; 01 Means The Transition Is From B->c In 'abcd', And 10 Means The Transition Is From C->d In 'abcd'.$
$$ND$  $31$  $8$  $R022Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$CDR_PATTERN_LANE[3:0]$  $7$  $4$  $R022Ch$  $Analog Register 139$  $RW$  $3h$  $Default Pattern$
$$REG_SELMUPI_LANE[3:0]$  $3$  $0$  $R022Ch$  $Analog Register 140$  $RW$  $3h$  $Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.$
$$ND$  $31$  $8$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $$
$$REG_SELMUPF_LANE[3:0]$  $7$  $4$  $R0230h$  $Analog Register 140$  $RW$  $4h$  $Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.$
$$DEMUX2_SYNC_EN_LANE$  $3$  $3$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $When Asserted, Enables Synchronization Of Dividers In DEMUX2 Even If EOM Is Enabled. When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).$
$$FORCEUD_EN_LANE$  $2$  $2$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $Force UP/DN Signal For DTL; Used For Testing Only$
$$FORCEUD_LANE$  $1$  $1$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $The UP/DN Signal Value To Be Forced.$
$$ND$  $0$  $0$  $R0230h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$DTL_DLY_CTRL_LANE[1:0]$  $7$  $6$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $DTL Timing Control$
$$REG_DTL_LOOP_FREEZE_LANE$  $5$  $5$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop.$
$$REG_SQUELCH_PLOOP_ON_LANE$  $4$  $4$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $When High, The Squelch Signal Will Only Freeze The Frequency Loop. The Phase Loop Will Keep Running And Tracking The Input Data. This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.$
$$REG_SQ_DET_LANE$  $3$  $3$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $For Test Purpose, If It Is 1, It Is Used To OR With Sq_out$
$$REG_FLOOP_EN_LANE$  $2$  $2$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$ND$  $1$  $1$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0234h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0238h$  $Analog Register 142$  $RW$  $0h$  $$
$$RX_REG0P9_SPEED_TRACK_CLK_LANE[2:0]$  $7$  $5$  $R0238h$  $Analog Register 142$  $RW$  $7h$  $Control Strength Of The RX Regulater$
$$RX_REG0P9_SPEED_TRACK_CLK_HALF_LANE$  $4$  $4$  $R0238h$  $Analog Register 142$  $RW$  $0h$  $Control Strength Of The RX Regulater$
$$RX_REG0P9_SPEED_TRACK_DATA_LANE[2:0]$  $3$  $1$  $R0238h$  $Analog Register 142$  $RW$  $7h$  $Control Data Speed Voltage$
$$CALEN_VDDA_RXSAMPLER_LANE$  $0$  $0$  $R0238h$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxsampler$
$$ND$  $31$  $8$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$CALEN_VDDA_RXDATACLK_LANE$  $7$  $7$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxdataclk$
$$CALEN_VDDA_RXEOMCLK_LANE$  $6$  $6$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxeomclk$
$$CALEN_VDDA_TXCLK_LANE$  $5$  $5$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txclk$
$$CALEN_VDDA_TXDATA_LANE$  $4$  $4$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txdata$
$$CALEN_VDDA_TXPRE_LANE$  $3$  $3$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txpre$
$$ND$  $2$  $2$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R023Ch$  $Analog Register 144$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0240h$  $Analog Register 144$  $RW$  $0h$  $$
$$TXIMP_TUNEP_LANE[3:0]$  $7$  $4$  $R0240h$  $Analog Register 144$  $RW$  $7h$  $TX Impedance Setting For PMOS Side, Default ~45ohm Without Tcoil$
$$TXIMP_TUNEN_LANE[3:0]$  $3$  $0$  $R0240h$  $Analog Register 145$  $RW$  $8h$  $TX Impedance Setting For NMOS Side, Default ~45ohm Without Tcoil$
$$ND$  $31$  $8$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$TX_TDTAP_SEL_LANE$  $7$  $7$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Tap Selection For TX Timing Calibration Function. 0: Used For Tx Timing Calibration With Forced Data Pattern. 1: Used For Continuous Tx Timing Calibration (real Time).$
$$LOCAL_ANA_TX2RX_LPBK_EN_LANE$  $6$  $6$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Tx To RX Loopback Enable$
$$TSEN_SEL_LANE$  $5$  $5$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Temperature Sensor Selection$
$$SLC_EN_FORCE_LANE$  $4$  $4$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $0: SLC_EN[6] Is Or Funciton; 1: SLC_EN[6] Is From Register SLC_EN_LANE[6]$
$$ND$  $3$  $3$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0244h$  $Analog Register 146$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0248h$  $Analog Register 146$  $RW$  $0h$  $$
$$SLC_EN_LANE[6:0]$  $7$  $1$  $R0248h$  $Analog Register 146$  $RW$  $3fh$  $Enable Each Slice Inside Tx Drvier. Slice 7 Is For Emphasis And Timing Tracking.$
$$TXDCC_EN_LANE$  $0$  $0$  $R0248h$  $Analog Register 147$  $RW$  $1h$  $Enable TX DCC.$
$$ND$  $31$  $8$  $R024Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$TXDCCCAL_EN_LANE$  $7$  $7$  $R024Ch$  $Analog Register 147$  $RW$  $0h$  $Enable TX DCC Calibration.$
$$TXDCC_CNT_LANE[5:0]$  $6$  $1$  $R024Ch$  $Analog Register 147$  $RW$  $20h$  $TX DCC Dac Setting.$
$$TX_IMPCAL_BOT_LANE$  $0$  $0$  $R024Ch$  $Analog Register 148$  $RW$  $0h$  $Control Signal In TX Impedance Calibration. 1: Calibrate The Impedance Of NMOS (bottom) Branches. 0: Calibrate The Impedance Of PMOS (Top) Branches$
$$ND$  $31$  $8$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $$
$$TXDCC_HG_LANE$  $7$  $7$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $Enable High Gain TX DCC When TX DCC Is Enabled.$
$$RCAL_2ND_EN_LANE$  $6$  $6$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.$
$$HIZ_HOLD_CUR_LANE[1:0]$  $5$  $4$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $TX Common Mode Voltage Holding Current During TX Hiz Idle.$
$$TXDETRX_VTH_LANE[1:0]$  $3$  $2$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $TXDETRX Threshold Voltage Select$
$$TXDETRX_IMP_LANE[1:0]$  $1$  $0$  $R0250h$  $Analog Register 149$  $RW$  $0h$  $Set TX Impedance When TXDETRX_START Is Enabled.$
$$ND$  $31$  $8$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $$
$$TX_IMPCAL_EN_LANE$  $7$  $7$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $Enable TX Impedance Calibration.$
$$TX_IMPCAL_SIDE_LANE$  $6$  $6$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) .Because For Each Time, Only Half Of The PMOS Branches (or NMOS Branches) Will Be Used During Calibartion.$
$$TXIMP_TUNEP0_LANE[2:0]$  $5$  $3$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$TXIMP_TUNEN0_LANE[2:0]$  $2$  $0$  $R0254h$  $Analog Register 150$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$ND$  $31$  $8$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $$
$$CLK_DIRECTION_REFCLK_LANE$  $7$  $7$  $R0258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For Reference Clock$
$$CLK_DIRECTION_LCPLL_LANE$  $6$  $6$  $R0258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For LCPLL Clock$
$$CLK_DIRECTION_RINGPLL_LANE$  $5$  $5$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $Clock Direction Selection For RINGPLL Clock$
$$RX_CK_SEL_LANE$  $4$  $4$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$TX_CK_SEL_LANE$  $3$  $3$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$TX_SPEED_DIV_LANE[2:0]$  $2$  $0$  $R0258h$  $Analog Register 151$  $RW$  $0h$  $TX Speed Divider Control$
$$ND$  $31$  $8$  $R025Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$TXDCCCAL_PDIV_CNT_LANE[5:0]$  $7$  $2$  $R025Ch$  $Analog Register 151$  $RW$  $20h$  $TX Post Divider Duty Cycle Correction$
$$TXDCCCAL_PDIV_EN_LANE$  $1$  $1$  $R025Ch$  $Analog Register 151$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$ND$  $0$  $0$  $R025Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ANA_RSVD7_LANE[7:0]$  $7$  $0$  $R0260h$  $Analog Register 153$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ANA_RSVD6_LANE[7:0]$  $7$  $0$  $R0264h$  $Analog Register 154$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R0268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ANA_RSVD5_LANE[7:0]$  $7$  $0$  $R0268h$  $Analog Register 155$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R026Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ANA_RSVD4_LANE[7:0]$  $7$  $0$  $R026Ch$  $Analog_dfee_related_register_N$  $RW$  $f0h$  $ANA_RSVD$
$$ND$  $31$  $8$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F0_D_E_LANE[5:0]$  $5$  $0$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F0 For Even Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F0_S_E_LANE[5:0]$  $5$  $0$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F0 For Even Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F1_SIGN_E_LANE$  $4$  $4$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$DFE_F1_POS_E_LANE[3:0]$  $3$  $0$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers$
$$ND$  $31$  $8$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F1_NEG_E_LANE[3:0]$  $3$  $0$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$ND$  $31$  $8$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1P_D_E_LANE[5:0]$  $5$  $0$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1N_D_E_LANE[5:0]$  $5$  $0$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1P_S_E_LANE[5:0]$  $5$  $0$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1N_S_E_LANE[5:0]$  $5$  $0$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1P_D_E_LANE[4:0]$  $4$  $0$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1N_D_E_LANE[4:0]$  $4$  $0$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1P_S_E_LANE[4:0]$  $4$  $0$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1N_S_E_LANE[4:0]$  $4$  $0$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F4_E_LANE[5:0]$  $5$  $0$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F4 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F5_E_LANE[5:0]$  $5$  $0$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F5 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F6_E_LANE[5:0]$  $5$  $0$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F6 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F7_E_LANE[4:0]$  $4$  $0$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F7 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F8_E_LANE[4:0]$  $4$  $0$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F8 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F9_E_LANE[4:0]$  $4$  $0$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F9 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F10_E_LANE[4:0]$  $4$  $0$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F10 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F11_E_LANE[4:0]$  $4$  $0$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F11 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F12_E_LANE[4:0]$  $4$  $0$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F12 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F13_E_LANE[4:0]$  $4$  $0$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F13 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F14_E_LANE[4:0]$  $4$  $0$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F14 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_F15_E_LANE[4:0]$  $4$  $0$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F15 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF1_E_LANE[5:0]$  $5$  $0$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls First Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF2_E_LANE[5:0]$  $5$  $0$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Second Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF3_E_LANE[5:0]$  $5$  $0$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Third Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF4_E_LANE[5:0]$  $5$  $0$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Fourth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF5_E_LANE[5:0]$  $5$  $0$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Fifth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$DFE_FF6_E_LANE[5:0]$  $5$  $0$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Sixth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_SIGN_D_E_LANE$  $5$  $5$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$OFST_F1P_POS_D_E_LANE[4:0]$  $4$  $0$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_NEG_D_E_LANE[4:0]$  $4$  $0$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_SIGN_D_E_LANE$  $5$  $5$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$OFST_F1N_POS_D_E_LANE[4:0]$  $4$  $0$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Data Sampler$
$$ND$  $31$  $8$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_NEG_D_E_LANE[4:0]$  $4$  $0$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_SIGN_S_E_LANE$  $5$  $5$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$OFST_F1P_POS_S_E_LANE[4:0]$  $4$  $0$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Slicer Sampler$
$$ND$  $31$  $8$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_NEG_S_E_LANE[4:0]$  $4$  $0$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_SIGN_S_E_LANE$  $5$  $5$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$OFST_F1N_POS_S_E_LANE[4:0]$  $4$  $0$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Slicer Sample$
$$ND$  $31$  $8$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_NEG_S_E_LANE[4:0]$  $4$  $0$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_EDGE_SIGN_E_LANE$  $5$  $5$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$OFST_EDGE_POS_E_LANE[4:0]$  $4$  $0$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even Edge Sampler$
$$ND$  $31$  $8$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$OFST_EDGE_NEG_E_LANE[4:0]$  $4$  $0$  $R049Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F0_D_O_LANE[5:0]$  $5$  $0$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F0 For Odd Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F0_S_O_LANE[5:0]$  $5$  $0$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F0 For Odd Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F1_SIGN_O_LANE$  $4$  $4$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$DFE_F1_POS_O_LANE[3:0]$  $3$  $0$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0]$
$$ND$  $31$  $8$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F1_NEG_O_LANE[3:0]$  $3$  $0$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$ND$  $31$  $8$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1P_D_O_LANE[5:0]$  $5$  $0$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1N_D_O_LANE[5:0]$  $5$  $0$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1P_S_O_LANE[5:0]$  $5$  $0$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F2_F1N_S_O_LANE[5:0]$  $5$  $0$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1P_D_O_LANE[4:0]$  $4$  $0$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1N_D_O_LANE[4:0]$  $4$  $0$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1P_S_O_LANE[4:0]$  $4$  $0$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F3_F1N_S_O_LANE[4:0]$  $4$  $0$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F4_O_LANE[5:0]$  $5$  $0$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F4 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F5_O_LANE[5:0]$  $5$  $0$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F5 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F6_O_LANE[5:0]$  $5$  $0$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F6 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F7_O_LANE[4:0]$  $4$  $0$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F7 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F8_O_LANE[4:0]$  $4$  $0$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F8 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F9_O_LANE[4:0]$  $4$  $0$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F9 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F10_O_LANE[4:0]$  $4$  $0$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F10 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F11_O_LANE[4:0]$  $4$  $0$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F11 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F12_O_LANE[4:0]$  $4$  $0$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F12 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F13_O_LANE[4:0]$  $4$  $0$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F13 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F14_O_LANE[4:0]$  $4$  $0$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F14 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_F15_O_LANE[4:0]$  $4$  $0$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F15 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF1_O_LANE[5:0]$  $5$  $0$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls First Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF2_O_LANE[5:0]$  $5$  $0$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Second Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF3_O_LANE[5:0]$  $5$  $0$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Third Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF4_O_LANE[5:0]$  $5$  $0$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fourth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF5_O_LANE[5:0]$  $5$  $0$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fifth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$DFE_FF6_O_LANE[5:0]$  $5$  $0$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Sixth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_SIGN_D_O_LANE$  $5$  $5$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$OFST_F1P_POS_D_O_LANE[4:0]$  $4$  $0$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Data Sampler$
$$ND$  $31$  $8$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_NEG_D_O_LANE[4:0]$  $4$  $0$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_SIGN_D_O_LANE$  $5$  $5$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$OFST_F1N_POS_D_O_LANE[4:0]$  $4$  $0$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Data Sampler$
$$ND$  $31$  $8$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_NEG_D_O_LANE[4:0]$  $4$  $0$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_SIGN_S_O_LANE$  $5$  $5$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$OFST_F1P_POS_S_O_LANE[4:0]$  $4$  $0$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Slicer Sampler$
$$ND$  $31$  $8$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1P_NEG_S_O_LANE[4:0]$  $4$  $0$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_SIGN_S_O_LANE$  $5$  $5$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$OFST_F1N_POS_S_O_LANE[4:0]$  $4$  $0$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Slicer Sampler$
$$ND$  $31$  $8$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_F1N_NEG_S_O_LANE[4:0]$  $4$  $0$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_EDGE_SIGN_O_LANE$  $5$  $5$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$OFST_EDGE_POS_O_LANE[4:0]$  $4$  $0$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd Edge Sampler$
$$ND$  $31$  $8$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$OFST_EDGE_NEG_O_LANE[4:0]$  $4$  $0$  $R089Ch$  $Power Control Tx Lane Register 1$  $RW$  $00h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ND$  $29$  $29$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$ANA_IDLE_SYNC_EN_LANE$  $23$  $23$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable$
$$ND$  $21$  $21$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$ND$  $19$  $19$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$BEACON_EN_DELAY_LANE[1:0]$  $5$  $4$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Enable Delay$
$$ND$  $0$  $0$  $R02000h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$SSC_EN_LANE$  $2$  $2$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0200Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$TX_IDLE_LANE$  $18$  $18$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$ND$  $8$  $8$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02014h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ND$  $27$  $27$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02020h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$ND$  $25$  $25$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02024h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02028h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02030h$  $$  $RW$  $0h$  $$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R02034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width$
$$ND$  $29$  $0$  $R02034h$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R02040h$  $tx_calibration_lane$  $RW$  $0h$  $$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R02044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$ND$  $23$  $23$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$ND$  $16$  $16$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02100h$  $$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R02104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$ND$  $29$  $0$  $R02104h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$RX_INIT_LANE$  $7$  $7$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$ND$  $5$  $5$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02110h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02114h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0211Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$SYNC_DET_EN_LANE$  $31$  $31$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Sync Detect Enable.$
$$SYNC_POL_LANE$  $29$  $29$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Polarity$
$$SYNC_CHAR_LANE[9:0]$  $28$  $19$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $283h$  $Sync Character Pattern$
$$SYNC_MASK_LANE[9:0]$  $18$  $9$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3ffh$  $Sync Character Mask$
$$FRAME_LOCK_SEL_LANE$  $3$  $3$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$ND$  $2$  $2$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02120h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_LANE[8:0]$  $25$  $17$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $42h$  $Training Patten Number (including Frame Marker)$
$$FRAME_REALIGN_MODE_LANE$  $15$  $15$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $14$  $14$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Frame Lock Detection Mode$
$$SYNC_FOUND_LANE$  $11$  $11$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Sync Found Indicator$
$$FRAME_FOUND_LANE$  $10$  $10$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Found Indicator$
$$ND$  $3$  $3$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02124h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02128h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0212Ch$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02130h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0213Ch$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02140h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02144h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$ND$  $28$  $28$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02148h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$RX_SELMUFF_LANE[2:0]$  $15$  $13$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[2:0]$  $12$  $10$  $R02164h$  $DTL related register 1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.$
$$ND$  $20$  $20$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R02170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$ND$  $15$  $15$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R02170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R02170h$  $MCU Control Register$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$ND$  $31$  $30$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $23$  $9$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $22$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $10$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02224h$  $MCU INT Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02228h$  $MCU INT Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0222Ch$  $MCU INT Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02230h$  $MCU INT Control Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02234h$  $MCU INT Control Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02238h$  $MCU INT Control Register 5$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0223Ch$  $MCU INT Control Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02240h$  $MCU INT Control Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02244h$  $MCU INT Control Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02248h$  $MCU INT Control Register 9$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0224Ch$  $MCU INT Control Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02250h$  $MCU INT Control Register 11$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02254h$  $MCU INT Control Register 12$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R02258h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R0226Ch$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R02270h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R02274h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R02274h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R02278h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0227Ch$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02290h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02294h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R022ACh$  $Ext INT Control$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022B0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022B4h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R022B8h$  $Main Control Register$  $RW$  $0h$  $$
$$PT_EN_LANE$  $31$  $31$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable$
$$PT_EN_MODE_LANE[1:0]$  $30$  $29$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_PHYREADY_FORCE_LANE$  $28$  $28$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $27$  $22$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test TX Pattern Select$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test RX Pattern Select$
$$PT_LOCK_CNT_LANE[3:0]$  $15$  $12$  $R02300h$  $Main Control Register$  $RW$  $7h$  $PHY Test Pattern Lock Count Thershold$
$$PT_CNT_RST_LANE$  $11$  $11$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$PT_START_RD_LANE$  $10$  $10$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Start Running Disparity$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $9$  $8$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select$
$$ND$  $6$  $6$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$PT_RST_LANE$  $0$  $0$  $R02300h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Reset$
$$PT_PRBS_ENC_EN_LANE$  $23$  $23$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS 8/10bit Coding Enable$
$$PT_SATA_LONG_LANE$  $22$  $22$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $SATA Pattern Select$
$$ND$  $21$  $21$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R02308h$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R0230Ch$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_K_CHAR_LANE[7:0]$  $15$  $8$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $64bit User Pattern K Character$
$$ND$  $7$  $7$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_PASS_LANE$  $1$  $1$  $R02310h$  $User Defined Pattern2$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_LOCK_LANE$  $0$  $0$  $R02310h$  $Pattern Counter0$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_CNT_LANE[47:16]$  $31$  $0$  $R02314h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_CNT_LANE[15:0]$  $31$  $16$  $R02318h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $15$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02318h$  $Pattern Counter2$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0231Ch$  $DFE Control$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $31$  $28$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$DFE_ADAPT_SPLR_EN_LANE[3:0]$  $7$  $4$  $R02400h$  $DFE Control$  $RW$  $fh$  $DFE Adaptation Sampler Selection$
$$DFE_ADAPT_LPNUM_LANE[9:0]$  $21$  $12$  $R02404h$  $DFE Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R02408h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$ND$  $26$  $26$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $10$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$ND$  $31$  $14$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $30$  $22$  $R02418h$  $To Analog Override$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_E_SM_LANE[4:0]$  $28$  $24$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_E_SM_LANE[4:0]$  $20$  $16$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_E_SM_LANE[4:0]$  $12$  $8$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_E_SM_LANE[4:0]$  $4$  $0$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_E_SM_LANE[5:0]$  $29$  $24$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_E_SM_LANE[5:0]$  $21$  $16$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_E_SM_LANE[5:0]$  $13$  $8$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_E_SM_LANE[5:0]$  $5$  $0$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_E_SM_LANE[4:0]$  $28$  $24$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_E_SM_LANE[4:0]$  $20$  $16$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_E_SM_LANE[4:0]$  $12$  $8$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_E_SM_LANE[4:0]$  $4$  $0$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $28$  $24$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $20$  $16$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $12$  $8$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $4$  $0$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $29$  $24$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $21$  $16$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $13$  $8$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $4$  $0$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $21$  $16$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $13$  $8$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $5$  $0$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_O_SM_LANE[4:0]$  $28$  $24$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_O_SM_LANE[4:0]$  $20$  $16$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_O_SM_LANE[4:0]$  $12$  $8$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_O_SM_LANE[4:0]$  $4$  $0$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_O_SM_LANE[5:0]$  $29$  $24$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_O_SM_LANE[5:0]$  $21$  $16$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_O_SM_LANE[5:0]$  $13$  $8$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_O_SM_LANE[5:0]$  $5$  $0$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_O_SM_LANE[4:0]$  $28$  $24$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_O_SM_LANE[4:0]$  $20$  $16$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_O_SM_LANE[4:0]$  $12$  $8$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_O_SM_LANE[4:0]$  $4$  $0$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $28$  $24$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $20$  $16$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $12$  $8$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $4$  $0$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $29$  $24$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $21$  $16$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $13$  $8$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $4$  $0$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $21$  $16$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $13$  $8$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $5$  $0$  $R024BCh$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_E_SM_LANE[6:0]$  $30$  $24$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_E_SM_LANE[6:0]$  $22$  $16$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_E_SM_LANE[6:0]$  $14$  $8$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_E_SM_LANE[6:0]$  $6$  $0$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_O_SM_LANE[6:0]$  $30$  $24$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_O_SM_LANE[6:0]$  $22$  $16$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_O_SM_LANE[6:0]$  $14$  $8$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_O_SM_LANE[6:0]$  $6$  $0$  $R024C4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$DFE_F0_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_E_2C_LANE[7:0]$  $31$  $24$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_E_2C_LANE[7:0]$  $23$  $16$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_E_2C_LANE[7:0]$  $15$  $8$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_E_2C_LANE[7:0]$  $7$  $0$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_E_2C_LANE[7:0]$  $31$  $24$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_E_2C_LANE[7:0]$  $23$  $16$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_E_2C_LANE[7:0]$  $15$  $8$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_E_2C_LANE[7:0]$  $7$  $0$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_E_2C_LANE[7:0]$  $31$  $24$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_E_2C_LANE[7:0]$  $23$  $16$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_E_2C_LANE[7:0]$  $15$  $8$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_E_2C_LANE[7:0]$  $7$  $0$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_E_2C_LANE[7:0]$  $31$  $24$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_E_2C_LANE[7:0]$  $23$  $16$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_E_2C_LANE[7:0]$  $15$  $8$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_E_2C_LANE[7:0]$  $7$  $0$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_2C_LANE[7:0]$  $23$  $16$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_E_2C_LANE[7:0]$  $15$  $8$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_E_2C_LANE[7:0]$  $7$  $0$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_O_2C_LANE[7:0]$  $31$  $24$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_O_2C_LANE[7:0]$  $23$  $16$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_O_2C_LANE[7:0]$  $15$  $8$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_O_2C_LANE[7:0]$  $7$  $0$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_O_2C_LANE[7:0]$  $31$  $24$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_O_2C_LANE[7:0]$  $23$  $16$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_O_2C_LANE[7:0]$  $15$  $8$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_O_2C_LANE[7:0]$  $7$  $0$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_O_2C_LANE[7:0]$  $31$  $24$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_O_2C_LANE[7:0]$  $23$  $16$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_O_2C_LANE[7:0]$  $15$  $8$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_O_2C_LANE[7:0]$  $7$  $0$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_O_2C_LANE[7:0]$  $31$  $24$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_O_2C_LANE[7:0]$  $23$  $16$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_O_2C_LANE[7:0]$  $15$  $8$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_O_2C_LANE[7:0]$  $7$  $0$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_2C_LANE[7:0]$  $23$  $16$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_O_2C_LANE[7:0]$  $15$  $8$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_O_2C_LANE[7:0]$  $7$  $0$  $R0250Ch$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R02514h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$EOM_VLD_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02560h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02564h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02568h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0256Ch$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Valid Count For Odd Negative Eye$
$$EOM_ERR_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02570h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Positive Eye$
$$EOM_ERR_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02574h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Negative Eye$
$$EOM_ERR_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02578h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Odd Positive Eye$
$$EOM_ERR_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0257Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Error Count For Odd Negative Eye$
$$ND$  $31$  $3$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$EOM_VLD_CNT_MSB_P_E_LANE[7:0]$  $31$  $24$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_MSB_N_E_LANE[7:0]$  $23$  $16$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_MSB_P_O_LANE[7:0]$  $15$  $8$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_MSB_N_O_LANE[7:0]$  $7$  $0$  $R025F0h$  $$  $R$  $Vh$  $MSB Of Valid Count For Odd Negative Eye$
$$LINK_TRAIN_MODE_LANE$  $31$  $31$  $R02600h$  $$  $RW$  $0h$  $Special TX Training Mode$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $29$  $29$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$PIN_TX_TRAIN_ENABLE_SEL_LANE$  $16$  $16$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_ENABLE Selection$
$$ND$  $0$  $0$  $R02600h$  $$  $RW$  $0h$  $$
$$ND$  $25$  $6$  $R0260Ch$  $$  $RW$  $0h$  $$
$$ND$  $27$  $0$  $R02610h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $0$  $R02614h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R02620h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $3$  $R02624h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02630h$  $$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $27$  $27$  $R02630h$  $$  $RW$  $1h$  $Toggle TX Training Pattern In Each Training Frame$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $26$  $26$  $R02630h$  $$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$ND$  $24$  $0$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02638h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $0$  $R0263Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R02640h$  $$  $RW$  $0h$  $$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R04000h$  $Lane Configuration 0$  $RW$  $2h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)$
$$PRD_TXSWING_LANE$  $5$  $5$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R04000h$  $Lane Status 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PM State[5:0]$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $CLKREQ Control Status$
$$PM_DPCLK_125_LANE$  $24$  $24$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $DPCLK Is 125Mhz$
$$PM_PIPE_32B_LANE$  $23$  $23$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 32bit Mode$
$$PM_PIPE_8B_LANE$  $22$  $22$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 8bit Mode$
$$PM_ASYNC_RST_N_LANE$  $21$  $21$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal Power Management Reset$
$$PM_DP_RST_N_LANE$  $20$  $20$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal PCS Data-path Reset$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $19$  $19$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status$
$$PM_OSCCLK_PCLK_EN_LANE$  $18$  $18$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Switching Between Txdclk And Oscclk Status$
$$PM_PCLK_DPCLK_EN_LANE$  $17$  $17$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Pipe Internal PCS Data-path Clock Status$
$$PM_TXDCLK_PCLK_EN_LANE$  $16$  $16$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Output Enable Status:$
$$PM_TX_VCMHOLD_EN_LANE$  $15$  $15$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Common Mode$
$$PM_BEACON_RX_EN_LANE$  $14$  $14$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Low- Frequency Beacon Detection Enable$
$$PM_BEACON_TX_EN_LANE$  $13$  $13$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Beacon Transmission Enable$
$$PM_PU_IVREF_LANE$  $12$  $12$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Current And Voltage Reference$
$$PM_TXDETECTRX_EN_LANE$  $11$  $11$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy To Perform Tx Receiver Detection$
$$PM_TX_IDLE_HIZ_LANE$  $10$  $10$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver Idle In High Impedance Mode$
$$PM_TX_IDLE_LOZ_LANE$  $9$  $9$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver$
$$PM_RX_INIT_LANE$  $8$  $8$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Receiver Initialization$
$$PM_RX_RATE_SEL_LANE[1:0]$  $7$  $6$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy RX Signaling Rate$
$$PM_TX_RATE_SEL_LANE[1:0]$  $5$  $4$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy TX Signaling Rate$
$$PM_PU_RX_LANE$  $3$  $3$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Receiver$
$$PM_PU_TX_LANE$  $2$  $2$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Transmitter$
$$PM_PU_PLL_LANE$  $1$  $1$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy PLL$
$$PM_RESET_LANE$  $0$  $0$  $R04004h$  $Lane configuration and Status 2$  $R$  $Vh$  $Common PHY Reset$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R04008h$  $Lane configuration and Status 2$  $RW$  $ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control TX Receiver Detection Or Loopback From MAC$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Contrl Tx Electrical Idle From MAC$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Power State From MAC$
$$MAC_PHY_RATE_LANE[1:0]$  $11$  $10$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Signaling Rate From MAC$
$$PHY_MAC_PHYSTATUS_LANE$  $9$  $9$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $PHY Status At PIPE Interface, Used To Communicate Completion Of PHY Functions Such As Reset, Power State Transition, Rate Changes And Receiver Detection$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Data Valid Status At PIPE Interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Electrical IDLE Status At PIPE Interface$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For TX$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For RX$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy TX Detect RX Ouput Valid$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Receiver Initialization Done Status$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Squelch Detector Ouput Status$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R04008h$  $Lane Configuration 2$  $R$  $Vh$  $Tx Receiver Detection Status:$
$$ND$  $31$  $31$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$CFG_ELB_THRESHOLD_LANE[3:0]$  $19$  $16$  $R0400Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select$
$$ND$  $15$  $15$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R04010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R04010h$  $Lane Configuration and Status 3$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.$
$$ND$  $31$  $31$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $4h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Rx Termination Control Status$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $External REFCLK Detection  Status$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Comphy REFCLK Disable Ackledgement$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Control Disabling REFCLK At Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Power Up COMPHY Squelch Detector$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $RX Training Status$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R04014h$  $Lane PIE8 DataPath configuration 0$  $R$  $Vh$  $PM Status At PCLK Domain$
$$ND$  $31$  $31$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$PIE8_MIN_LATENCY_MODE_EN_LANE$  $24$  $24$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $PIE8 V2.0 Minimum Latency Mode Enable$
$$PIE8_REPORT_SKP_PARITY_ERROR_LANE$  $23$  $23$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Report Parity Error Info $
$$PIE8_SCRAMBLED_DATA_FOR_PARITY_LANE$  $22$  $22$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Use Scramble Data Gen Parity$
$$PIE8_SKP_LFSR_EN_LANE$  $21$  $21$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $1h$  $PIE8 SKP OS LFSR Overwrite Mode Enable $
$$PIE8_TS_BALANCE_ALL_BLOCK_EN_LANE$  $20$  $20$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $PIE8 TS_BALANCE Mode For All Packet Enable $
$$PIE8_TS_BALANCE_RX_REPLACE_EN_LANE$  $19$  $19$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $1h$  $PIE8 Replace TS_BALANCE Symbol To 4a Mode Enable$
$$PIE8_TS_BALANCE_EN_LANE$  $18$  $18$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $1h$  $PIE8 TS_BALANCE Mode Enable $
$$PIE8_SCRAMBLE_EN_LANE$  $17$  $17$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $PIPE PIE8 SCRAMBLE Function Enable$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable $
$$ND$  $15$  $8$  $R04018h$  $Lane PIE8 DataPath configuration 0$  $RW$  $00h$  $$
$$ND$  $15$  $0$  $R0401Ch$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $2dh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $15$  $12$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1$
$$ND$  $31$  $31$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC$
$$ND$  $15$  $15$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC$
$$ND$  $29$  $29$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R06008h$  $Calibration Result 1$  $RW$  $0h$  $$
$$CAL_RXDCC_DLL_R1_LANE[7:0]$  $15$  $8$  $R06008h$  $Calibration Result 1$  $RW$  $0h$  $RX DCC DLL Calibration Result For PLL Speed 1.$
$$CAL_RXDCC_DLL_R0_LANE[7:0]$  $7$  $0$  $R06008h$  $Calibration Result 2$  $RW$  $0h$  $RX DCC DLL Calibration Result For PLL Speed 0.$
$$ND$  $31$  $16$  $R0600Ch$  $Calibration Result 2$  $RW$  $0h$  $$
$$CAL_RXDCC_DCLK_R1_LANE[7:0]$  $15$  $8$  $R0600Ch$  $Calibration Result 2$  $RW$  $0h$  $RX DCC DCLK Calibration Result For PLL Speed 1.$
$$CAL_RXDCC_DCLK_R0_LANE[7:0]$  $7$  $0$  $R0600Ch$  $Calibration Result 3$  $RW$  $0h$  $RX DCC DCLK Calibration Result For PLL Speed 0.$
$$ND$  $31$  $16$  $R06010h$  $Calibration Result 3$  $RW$  $0h$  $$
$$CAL_RXDCC_EOMCLK_R1_LANE[7:0]$  $15$  $8$  $R06010h$  $Calibration Result 3$  $RW$  $0h$  $RX DCC EOMCLK Calibration Result For PLL Speed 1.$
$$CAL_RXDCC_EOMCLK_R0_LANE[7:0]$  $7$  $0$  $R06010h$  $Calibration Result 4$  $RW$  $0h$  $RX DCC EOMCLK Calibration Result For PLL Speed 0.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $31$  $24$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$ND$  $23$  $16$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $$
$$CAL_EOM_DPHER_R1_LANE[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $EOM Alignment Depher Calibration Result For PLL Speed 1.$
$$CAL_EOM_DPHER_R0_LANE[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 5$  $RW$  $0h$  $EOM Alignment Depher Calibration Result For PLL Speed 0.$
$$CAL_DLL_EOM_GMSEL_R1_LANE[7:0]$  $31$  $24$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $Rx DLL EOM Gmsel Rate 1 Calibration Result.$
$$CAL_DLL_EOM_GMSEL_R0_LANE[7:0]$  $23$  $16$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $Rx DLL EOM Gmsel Rate 0 Calibration Result.$
$$CAL_VDDA_DLL_SEL_R1_LANE[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $Rx VDDA DLL Sel Rate 1 Calibration Result.$
$$CAL_VDDA_DLL_SEL_R0_LANE[7:0]$  $7$  $0$  $R06018h$  $Calibration Result 6$  $RW$  $0h$  $Rx VDDA DLL Sel Rate 0 Calibration Result.$
$$CAL_DLL_GMSEL_R1_LANE[7:0]$  $31$  $24$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $Rx DLL Gmsel Rate 1 Calibration Result.$
$$CAL_DLL_GMSEL_R0_LANE[7:0]$  $23$  $16$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $Rx DLL Gmsel Rate 0 Calibration Result.$
$$ND$  $15$  $8$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R0601Ch$  $Calibration Result 7$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$ND$  $31$  $25$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $$
$$CAL_ALIGN90_DUMMY_CLK_R1_LANE$  $24$  $24$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Align90 Dummy Clock Rate 1 Calibration Result.$
$$ND$  $23$  $17$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $$
$$CAL_ALIGN90_DUMMY_CLK_R0_LANE$  $16$  $16$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Align90 Dummy Clock Rate 0 Calibration Result.$
$$CAL_ALIGN90_DAC_R1_LANE[7:0]$  $15$  $8$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Align90 DAC Rate 1 Calibration Result.$
$$CAL_ALIGN90_DAC_R0_LANE[7:0]$  $7$  $0$  $R06020h$  $Calibration Result 8$  $RW$  $0h$  $Align90 DAC Rate 0 Calibration Result.$
$$CAL_VDDA_DLL_EOM_SEL_R1_LANE[7:0]$  $31$  $24$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $VDDA DLL EOM Sel Rate 1 Calibration Result.$
$$CAL_VDDA_DLL_EOM_SEL_R0_LANE[7:0]$  $23$  $16$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $VDDA DLL EOM Sel Rate 0 Calibration Result.$
$$CAL_ALIGN90_GM_R1_LANE[7:0]$  $15$  $8$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Rx ALIGN90 Gm Rate 1 Calibration Result.$
$$CAL_ALIGN90_GM_R0_LANE[7:0]$  $7$  $0$  $R06024h$  $Calibration Result 9$  $RW$  $0h$  $Rx ALIGN90 Gm Rate 0 Calibration Result.$
$$CAL_RX_IMP_LANE[7:0]$  $31$  $24$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $23$  $16$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$CAL_TXDCC_CNT_R1_LANE[7:0]$  $15$  $8$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Tx DCC Rate 1 Calibration Result.$
$$CAL_TXDCC_CNT_R0_LANE[7:0]$  $7$  $0$  $R06028h$  $Calibration Result 10$  $RW$  $0h$  $Tx DCC Rate 0 Calibration Result.$
$$CAL_TXIMP_TUNEP0_LANE[7:0]$  $31$  $24$  $R0602Ch$  $Calibration Result 10$  $RW$  $0h$  $Tx Impedance Cal Result For PMOS Side.$
$$CAL_TXIMP_TUNEP_LANE[7:0]$  $23$  $16$  $R0602Ch$  $Calibration Result 10$  $RW$  $0h$  $Tx Impedance Cal Result For PMOS Side.$
$$CAL_TXIMP_TUNEN0_LANE[7:0]$  $15$  $8$  $R0602Ch$  $Calibration Result 10$  $RW$  $0h$  $Tx Impedance Cal Result For NMOS Side.$
$$CAL_TXIMP_TUNEN_LANE[7:0]$  $7$  $0$  $R0602Ch$  $Calibration Result 11$  $RW$  $0h$  $Tx Impedance Cal Result For NMOS Side.$
$$CAL_OFST_F1N_D_O_LANE[7:0]$  $31$  $24$  $R06030h$  $Calibration Result 11$  $RW$  $0h$  $Sampler Cal Result For Odd F1N Data Sampler.$
$$CAL_OFST_F1P_D_O_LANE[7:0]$  $23$  $16$  $R06030h$  $Calibration Result 11$  $RW$  $0h$  $Sampler Cal Result For Odd F1P Data Sampler.$
$$CAL_OFST_F1N_D_E_LANE[7:0]$  $15$  $8$  $R06030h$  $Calibration Result 11$  $RW$  $0h$  $Sampler Cal Result For Even F1N Data Sampler.$
$$CAL_OFST_F1P_D_E_LANE[7:0]$  $7$  $0$  $R06030h$  $Calibration Result 12$  $RW$  $0h$  $Sampler Cal Result For Even F1P Data Sampler.$
$$CAL_OFST_F1N_S_O_LANE[7:0]$  $31$  $24$  $R06034h$  $Calibration Result 12$  $RW$  $0h$  $Sampler Cal Result For Odd F1N Data Sampler.$
$$CAL_OFST_F1P_S_O_LANE[7:0]$  $23$  $16$  $R06034h$  $Calibration Result 12$  $RW$  $0h$  $Sampler Cal Result For Odd F1P Data Sampler.$
$$CAL_OFST_F1N_S_E_LANE[7:0]$  $15$  $8$  $R06034h$  $Calibration Result 12$  $RW$  $0h$  $Sampler Cal Result For Even F1N Data Sampler.$
$$CAL_OFST_F1P_S_E_LANE[7:0]$  $7$  $0$  $R06034h$  $Calibration Result 13$  $RW$  $0h$  $Sampler Cal Result For Even F1P Data Sampler.$
$$CAL_TXDCC_PDIV_CNT_R1_LANE[7:0]$  $31$  $24$  $R06038h$  $Calibration Result 13$  $RW$  $0h$  $Tx DCC PDIV Rate 1 Calibration Result.$
$$CAL_TXDCC_PDIV_CNT_R0_LANE[7:0]$  $23$  $16$  $R06038h$  $Calibration Result 13$  $RW$  $0h$  $Tx DCC PDIV Rate 0 Calibration Result.$
$$CAL_OFST_EDGE_O_LANE[7:0]$  $15$  $8$  $R06038h$  $Calibration Result 13$  $RW$  $0h$  $Sampler Cal Result For Odd Edge Sampler.$
$$CAL_OFST_EDGE_E_LANE[7:0]$  $7$  $0$  $R06038h$  $Calibration Result 14$  $RW$  $0h$  $Sampler Cal Result For Even Edge Sampler.$
$$CAL_SAMPLER_RES_LANE[7:0]$  $31$  $24$  $R0603Ch$  $Calibration Result 14$  $RW$  $0h$  $Sampler Resolution Result.$
$$ND$  $23$  $16$  $R0603Ch$  $Calibration Result 14$  $RW$  $0h$  $$
$$CAL_SQ_THRESH_LANE[7:0]$  $15$  $8$  $R0603Ch$  $Calibration Result 14$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $7$  $0$  $R0603Ch$  $Calibration Result 15$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_SELLV_TXDATA_R1_LANE[7:0]$  $31$  $24$  $R06040h$  $Calibration Result 15$  $RW$  $0h$  $Txdetect Calibration Rate 1 Result.$
$$CAL_SELLV_TXDATA_R0_LANE[7:0]$  $23$  $16$  $R06040h$  $Calibration Result 15$  $RW$  $0h$  $Txdetect Calibration Rate 0 Result.$
$$CAL_SELLV_TXCLK_R1_LANE[7:0]$  $15$  $8$  $R06040h$  $Calibration Result 15$  $RW$  $0h$  $Txclk Calibration Rate 1 Result.$
$$CAL_SELLV_TXCLK_R0_LANE[7:0]$  $7$  $0$  $R06040h$  $Calibration Result 16$  $RW$  $0h$  $Txclk Calibration Rate 0 Result.$
$$CAL_SELLV_RXDATACLK_R1_LANE[7:0]$  $31$  $24$  $R06044h$  $Calibration Result 16$  $RW$  $0h$  $SELLV_Rxdataclk Calibration Rate 1 Result.$
$$CAL_SELLV_RXDATACLK_R0_LANE[7:0]$  $23$  $16$  $R06044h$  $Calibration Result 16$  $RW$  $0h$  $SELLV_Rxdataclk Calibration Rate 0 Result.$
$$CAL_SELLV_TXPRE_R1_LANE[7:0]$  $15$  $8$  $R06044h$  $Calibration Result 16$  $RW$  $0h$  $SELLV_Txpre Calibration Rate 1 Result.$
$$CAL_SELLV_TXPRE_R0_LANE[7:0]$  $7$  $0$  $R06044h$  $Calibration Result 17$  $RW$  $0h$  $SELLV_Txpre Calibration Rate 0 Result.$
$$CAL_SELLV_RXSAMPLER_R1_LANE[7:0]$  $31$  $24$  $R06048h$  $Calibration Result 17$  $RW$  $0h$  $SELLV_Rxsampler Calibration Rate 1 Result.$
$$CAL_SELLV_RXSAMPLER_R0_LANE[7:0]$  $23$  $16$  $R06048h$  $Calibration Result 17$  $RW$  $0h$  $SELLV_Rxsampler Calibration Rate 0 Result.$
$$CAL_SELLV_RXEOMCLK_R1_LANE[7:0]$  $15$  $8$  $R06048h$  $Calibration Result 17$  $RW$  $0h$  $SELLV_Rxeomclk Calibration Rate 1 Result.$
$$CAL_SELLV_RXEOMCLK_R0_LANE[7:0]$  $7$  $0$  $R06048h$  $$  $RW$  $0h$  $SELLV_Rxeomclk Calibration Rate 0 Result.$
$$TX_TRAIN_FRAME_DET_TIMER_LANE[7:0]$  $23$  $16$  $R0604Ch$  $$  $RW$  $1h$  $Framemarker Detection Maximum Wait During Trx Training.$
$$RX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R0604Ch$  $$  $RW$  $3e8h$  $Rx Train Maximum Time.$
$$ND$  $31$  $16$  $R06050h$  $$  $RW$  $0h$  $$
$$TRX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R06050h$  $$  $RW$  $3e8h$  $Tx Trainning Maximum Time.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06054h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06054h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06054h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$ND$  $25$  $0$  $R06054h$  $$  $RW$  $0h$  $$
$$ESM_VOLTAGE_LANE[5:0]$  $13$  $8$  $R0605Ch$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$ND$  $5$  $5$  $R0605Ch$  $$  $RW$  $0h$  $$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R0605Ch$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R0605Ch$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06064h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$FAST_DFE_TIMER_EN_LANE$  $31$  $31$  $R0606Ch$  $$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$EYE_CHECK_BYPASS_LANE$  $30$  $30$  $R0606Ch$  $$  $RW$  $0h$  $Eye Check Bypass Enable.$
$$CDRPHASE_OPT_EN_LANE$  $15$  $15$  $R0606Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$THRE_GOOD_LANE[4:0]$  $12$  $8$  $R0606Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0606Ch$  $$  $RW$  $0h$  $No TX Init During TxTrain$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0606Ch$  $$  $RW$  $0h$  $No RX Init During RxTrain$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06078h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06078h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06078h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$ESM_EN_LANE$  $18$  $18$  $R06078h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R06078h$  $$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$ND$  $7$  $1$  $R06088h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R060A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R060A8h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R060A8h$  $Train Parameters 1$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R060B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R060D0h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $6$  $R060D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R060D8h$  $$  $RW$  $0h$  $$
$$MCU_CMD_ID_LANE[15:0]$  $31$  $16$  $R060DCh$  $$  $RW$  $0h$  $MCU command ID$
$$MCU_CMD_STATUS_LANE[7:0]$  $15$  $8$  $R060DCh$  $$  $RW$  $0h$  $MCU command execution status$
$$ND$  $7$  $1$  $R060DCh$  $$  $RW$  $0h$  $$
$$MCU_CMD_REQ_LANE$  $0$  $0$  $R060DCh$  $$  $RW$  $0h$  $Request to execute the MCU command. Cleared by MCU.$
$$MCU_CMD_DATA_IN_LANE[31:0]$  $31$  $0$  $R060E0h$  $$  $RW$  $0h$  $MCU command input data$
$$MCU_CMD_DATA_RET_LANE[31:0]$  $31$  $0$  $R060E4h$  $DFE TAP 2C READBACK$  $RW$  $0h$  $MCU command return data$
$$ND$  $31$  $24$  $R06470h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06470h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$BG_RING_SPEED[1:0]$  $7$  $6$  $R08200h$  $Analog Register 128$  $RW$  $2h$  $Banggap Chopper Ring Frequency Selection$
$$VDDR12_IGEN_SEL[1:0]$  $5$  $4$  $R08200h$  $Analog Register 128$  $RW$  $1h$  $Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V$
$$TXIMPCAL_EN$  $3$  $3$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable$
$$RXIMPCAL_EN$  $2$  $2$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable$
$$ND$  $1$  $1$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08200h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$TXIMPCAL_DRVAMP[2:0]$  $7$  $5$  $R08204h$  $Analog Register 129$  $RW$  $4h$  $Tx Amplitude Setting For Impedance Calibration$
$$VTH_TXIMPCAL[2:0]$  $4$  $2$  $R08204h$  $Analog Register 129$  $RW$  $2h$  $42+3.5(T-Coil)=45.5 Ohm$
$$ND$  $1$  $1$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08204h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$RXIMP_IVREF[4:0]$  $7$  $3$  $R08208h$  $Analog Register 130$  $RW$  $0Ch$  $Rx Impedance Calibration Current Setting$
$$ND$  $2$  $2$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08208h$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0820Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$INTPI_LCPLL[3:0]$  $7$  $4$  $R0820Ch$  $Analog Register 131$  $RW$  $9h$  $ICC Current Bias Setting For LCVCO PI.$
$$INTPI_RING[3:0]$  $3$  $0$  $R0820Ch$  $Analog Register 132$  $RW$  $9h$  $ICC Current Bias Setting For RINGVCO PI$
$$ND$  $31$  $8$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $$
$$LCVCO_SF_ICPTAT_SEL[2:0]$  $7$  $5$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:$
$$BG_CLKEN$  $4$  $4$  $R08210h$  $Analog Register 132$  $RW$  $1h$  $1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock$
$$BG_CLKBYPASS_EN$  $3$  $3$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider$
$$BG_DIV_SEL[1:0]$  $2$  $1$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32$
$$BG_CHOPPER_EN$  $0$  $0$  $R08210h$  $Analog Register 133$  $RW$  $1h$  $1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper$
$$ND$  $31$  $8$  $R08214h$  $Analog Register 133$  $RW$  $0h$  $$
$$BG_RES_TRIM_SEL[2:0]$  $7$  $5$  $R08214h$  $Analog Register 133$  $RW$  $3h$  $Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111$
$$BG_VBG_SEL[1:0]$  $4$  $3$  $R08214h$  $Analog Register 133$  $RW$  $1h$  $Setting For Banggap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V$
$$VREF_PROCESSMON_SEL[2:0]$  $2$  $0$  $R08214h$  $Analog Register 134$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$ND$  $31$  $8$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $$
$$REG_RING_I[1:0]$  $7$  $6$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $VDDA CP Ring Current Setting:0x00: 30uA$
$$VREF_VDDA_CP_SEL[2:0]$  $5$  $3$  $R08218h$  $Analog Register 134$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$REGDVDD_STDBY_SEL$  $2$  $2$  $R08218h$  $Analog Register 134$  $RW$  $1h$  $Charge Pump Input 0.85V Regulation Standby Current Enable For$
$$REG_CP_BRCH_SEL[1:0]$  $1$  $0$  $R08218h$  $Analog Register 135$  $RW$  $3h$  $Charge Pump Power On Branch Setting$
$$ND$  $31$  $8$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$VDDR1P2_SEL[1:0]$  $7$  $6$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $Voltage Reference For PLL Master Regulation$
$$AVDDR12_SEL$  $5$  $5$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V$
$$VREF_0P6V_LCVCO_SEL[1:0]$  $4$  $3$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V$
$$ND$  $2$  $2$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0821Ch$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08220h$  $Analog Register 136$  $RW$  $0h$  $$
$$VREF_VDDADLL_HALF_SEL[3:0]$  $7$  $4$  $R08220h$  $Analog Register 136$  $RW$  $8h$  $Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;$
$$VTHVCOCAL[2:0]$  $3$  $1$  $R08220h$  $Analog Register 136$  $RW$  $3h$  $Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V$
$$ND$  $0$  $0$  $R08220h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08224h$  $Analog Register 137$  $RW$  $0h$  $$
$$VTHVCOPTAT[2:0]$  $7$  $5$  $R08224h$  $Analog Register 137$  $RW$  $5h$  $Temperature Compensation For VTHVCOCAL$
$$VREF_VDDACAL_SEL[2:0]$  $4$  $2$  $R08224h$  $Analog Register 137$  $RW$  $4h$  $Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V$
$$VCON_REF_SEL_RING[1:0]$  $1$  $0$  $R08224h$  $Analog Register 138$  $RW$  $1h$  $Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V$
$$ND$  $31$  $8$  $R08228h$  $Analog Register 138$  $RW$  $0h$  $$
$$VREF_SAMPLER_VCM_SEL[2:0]$  $7$  $5$  $R08228h$  $Analog Register 138$  $RW$  $3h$  $Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V$
$$VTH_RXIMPCAL[2:0]$  $4$  $2$  $R08228h$  $Analog Register 138$  $RW$  $2h$  $Voltage Reference For RX Impedance Calibration$
$$VREF_0P7V_SQ_SEL[1:0]$  $1$  $0$  $R08228h$  $Analog Register 139$  $RW$  $1h$  $Voltage Reference For SQ$
$$ND$  $31$  $8$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$TRX_IMPCAL_CLK$  $7$  $7$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Tx & Rx Impedance Calibration Comparator Input Clock$
$$SHRTR_FORCE$  $6$  $6$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Froce The SHRTR Singal$
$$PULUP$  $5$  $5$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Power Up$
$$SHRTR$  $4$  $4$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$PULLUP_RXTX_SEL[1:0]$  $3$  $2$  $R0822Ch$  $Analog Register 139$  $RW$  $3h$  $Control PULUP Current$
$$ISEL_VGMASTER_RXTX_BUF$  $1$  $1$  $R0822Ch$  $Analog Register 139$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R0822Ch$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08230h$  $Analog Register 140$  $RW$  $0h$  $$
$$SELLV_RXINTP_CH0[3:0]$  $7$  $4$  $R08230h$  $Analog Register 140$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH0$
$$SELLV_RXINTP_CH1[3:0]$  $3$  $0$  $R08230h$  $Analog Register 141$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH1$
$$ND$  $31$  $8$  $R08234h$  $Analog Register 141$  $RW$  $0h$  $$
$$SELLV_RXINTP_CH2[3:0]$  $7$  $4$  $R08234h$  $Analog Register 141$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH2$
$$SELLV_RXINTP_CH3[3:0]$  $3$  $0$  $R08234h$  $Analog Register 142$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH3$
$$ND$  $31$  $8$  $R08238h$  $Analog Register 142$  $RW$  $0h$  $$
$$SELLV_RXDATACLK_CH0[3:0]$  $7$  $4$  $R08238h$  $Analog Register 142$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH0$
$$SELLV_RXDATACLK_CH1[3:0]$  $3$  $0$  $R08238h$  $Analog Register 143$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH1$
$$ND$  $31$  $8$  $R0823Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$SELLV_RXDATACLK_CH2[3:0]$  $7$  $4$  $R0823Ch$  $Analog Register 143$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH2$
$$SELLV_RXDATACLK_CH3[3:0]$  $3$  $0$  $R0823Ch$  $Analog Register 144$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH3$
$$ND$  $31$  $8$  $R08240h$  $Analog Register 144$  $RW$  $0h$  $$
$$SELLV_RXEOMCLK_CH0[3:0]$  $7$  $4$  $R08240h$  $Analog Register 144$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH0$
$$SELLV_RXEOMCLK_CH1[3:0]$  $3$  $0$  $R08240h$  $Analog Register 145$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH1$
$$ND$  $31$  $8$  $R08244h$  $Analog Register 145$  $RW$  $0h$  $$
$$SELLV_RXEOMCLK_CH2[3:0]$  $7$  $4$  $R08244h$  $Analog Register 145$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH2$
$$SELLV_RXEOMCLK_CH3[3:0]$  $3$  $0$  $R08244h$  $Analog Register 146$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH3$
$$ND$  $31$  $8$  $R08248h$  $Analog Register 146$  $RW$  $0h$  $$
$$SELLV_RXSAMPELR_CH0[3:0]$  $7$  $4$  $R08248h$  $Analog Register 146$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH0$
$$SELLV_RXSAMPELR_CH1[3:0]$  $3$  $0$  $R08248h$  $Analog Register 147$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH1$
$$ND$  $31$  $8$  $R0824Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$SELLV_RXSAMPELR_CH2[3:0]$  $7$  $4$  $R0824Ch$  $Analog Register 147$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH2$
$$SELLV_RXSAMPELR_CH3[3:0]$  $3$  $0$  $R0824Ch$  $Analog Register 148$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH3$
$$ND$  $31$  $8$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$SELLV_RXDLL_CH0[5:0]$  $7$  $2$  $R08250h$  $Analog Register 148$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH0$
$$ND$  $1$  $1$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08250h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$SELLV_RXDLL_CH1[5:0]$  $7$  $2$  $R08254h$  $Analog Register 149$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH1$
$$ND$  $1$  $1$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08254h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$SELLV_RXDLL_CH2[5:0]$  $7$  $2$  $R08258h$  $Analog Register 150$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH2$
$$ND$  $1$  $1$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08258h$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$SELLV_RXDLL_CH3[5:0]$  $7$  $2$  $R0825Ch$  $Analog Register 151$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH3$
$$ND$  $1$  $1$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0825Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$SELLV_RXEOMDLL_CH0[5:0]$  $7$  $2$  $R08260h$  $Analog Register 152$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH0$
$$ND$  $1$  $1$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08260h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$SELLV_RXEOMDLL_CH1[5:0]$  $7$  $2$  $R08264h$  $Analog Register 153$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH1$
$$ND$  $1$  $1$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08264h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$SELLV_RXEOMDLL_CH2[5:0]$  $7$  $2$  $R08268h$  $Analog Register 154$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH2$
$$ND$  $1$  $1$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08268h$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$SELLV_RXEOMDLL_CH3[5:0]$  $7$  $2$  $R0826Ch$  $Analog Register 155$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH3$
$$ND$  $1$  $1$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0826Ch$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08270h$  $Analog Register 156$  $RW$  $0h$  $$
$$SELLV_TXCLK_CH0[3:0]$  $7$  $4$  $R08270h$  $Analog Register 156$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH0$
$$SELLV_TXCLK_CH1[3:0]$  $3$  $0$  $R08270h$  $Analog Register 157$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH1$
$$ND$  $31$  $8$  $R08274h$  $Analog Register 157$  $RW$  $0h$  $$
$$SELLV_TXCLK_CH2[3:0]$  $7$  $4$  $R08274h$  $Analog Register 157$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH2$
$$SELLV_TXCLK_CH3[3:0]$  $3$  $0$  $R08274h$  $Analog Register 158$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH3$
$$ND$  $31$  $8$  $R08278h$  $Analog Register 158$  $RW$  $0h$  $$
$$SELLV_TXDATA_CH0[3:0]$  $7$  $4$  $R08278h$  $Analog Register 158$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH0$
$$SELLV_TXDATA_CH1[3:0]$  $3$  $0$  $R08278h$  $Analog Register 159$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH1$
$$ND$  $31$  $8$  $R0827Ch$  $Analog Register 159$  $RW$  $0h$  $$
$$SELLV_TXDATA_CH2[3:0]$  $7$  $4$  $R0827Ch$  $Analog Register 159$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH2$
$$SELLV_TXDATA_CH3[3:0]$  $3$  $0$  $R0827Ch$  $Analog Register 160$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH3$
$$ND$  $31$  $8$  $R08280h$  $Analog Register 160$  $RW$  $0h$  $$
$$SELLV_TXPRE_CH0[3:0]$  $7$  $4$  $R08280h$  $Analog Register 160$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH0$
$$SELLV_TXPRE_CH1[3:0]$  $3$  $0$  $R08280h$  $Analog Register 161$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH1$
$$ND$  $31$  $8$  $R08284h$  $Analog Register 161$  $RW$  $0h$  $$
$$SELLV_TXPRE_CH2[3:0]$  $7$  $4$  $R08284h$  $Analog Register 161$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH2$
$$SELLV_TXPRE_CH3[3:0]$  $3$  $0$  $R08284h$  $Analog Register 162$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH3$
$$ND$  $31$  $8$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$SELHV_VGMAST[2:0]$  $7$  $5$  $R08288h$  $Analog Register 162$  $RW$  $6h$  $TBD$
$$SELHV_CP_SLLP[2:0]$  $4$  $2$  $R08288h$  $Analog Register 162$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08288h$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$SELLV_FBDIV[2:0]$  $7$  $5$  $R0828Ch$  $Analog Register 163$  $RW$  $2h$  $TBD$
$$SELLV_CLK_INTP[2:0]$  $4$  $2$  $R0828Ch$  $Analog Register 163$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0828Ch$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$SELLV_PFD_RING[2:0]$  $7$  $5$  $R08290h$  $Analog Register 164$  $RW$  $3h$  $TBD$
$$SELLV_VCAP_RING[2:0]$  $4$  $2$  $R08290h$  $Analog Register 164$  $RW$  $2h$  $TBD$
$$ND$  $1$  $1$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08290h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$SELHV_VGFFE_DFE[2:0]$  $7$  $5$  $R08294h$  $Analog Register 165$  $RW$  $3h$  $TBD$
$$IVREF_MASTREG_CUR_SEL[2:0]$  $4$  $2$  $R08294h$  $Analog Register 165$  $RW$  $4h$  $TBD$
$$ND$  $1$  $1$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08294h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$SELLV_VGATE_1GCLK[2:0]$  $7$  $5$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$SELLV_VGATE_LCPLLCLK[2:0]$  $4$  $2$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08298h$  $Analog Register 167$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0829Ch$  $Analog Register 167$  $RW$  $0h$  $$
$$SELLV_VGATE_RINGPLLCLK[2:0]$  $7$  $5$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$SELHV_LCPLL_CP[2:0]$  $4$  $2$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$VIND_BAND_SEL$  $1$  $1$  $R0829Ch$  $Analog Register 167$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$FORCE_NO_DLL_RST$  $0$  $0$  $R0829Ch$  $Analog Register 168$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$PLLCAL_EN$  $7$  $7$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Calibration Enable$
$$PLLAMPCAL_EN$  $6$  $6$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$FBDIV[9:8]$  $5$  $4$  $R082A0h$  $Analog Register 168$  $RW$  $1h$  $Feed-back Divider Ratio$
$$ND$  $3$  $3$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082A0h$  $Analog Register 169$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A4h$  $Analog Register 169$  $RW$  $0h$  $$
$$FBDIV[7:0]$  $7$  $0$  $R082A4h$  $Analog Register 170$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $$
$$REFDIV[3:0]$  $7$  $4$  $R082A8h$  $Analog Register 170$  $RW$  $1h$  $Reference Divider Ratio$
$$PLL_LPFC[1:0]$  $3$  $2$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$PLL_LPFR[1:0]$  $1$  $0$  $R082A8h$  $Analog Register 171$  $RW$  $0h$  $PLL Loop R Value Selection$
$$ND$  $31$  $8$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $$
$$ICP[3:0]$  $7$  $4$  $R082ACh$  $Analog Register 171$  $RW$  $Fh$  $Charge Pump Current$
$$PWEXP_DIS$  $3$  $3$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $Feed-back Divider Pulse Width Expention Disable$
$$PWEXP_DIS_DIV1G$  $2$  $2$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $1G Divider Pulse Width Expention Disable$
$$VIND_BIAS_SEL[1:0]$  $1$  $0$  $R082ACh$  $Analog Register 172$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $31$  $8$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$VCON_REF_SEL[2:0]$  $7$  $5$  $R082B0h$  $Analog Register 172$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$VCAP_OFF_SEL[1:0]$  $4$  $3$  $R082B0h$  $Analog Register 172$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$ND$  $2$  $2$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082B0h$  $Analog Register 173$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B4h$  $Analog Register 173$  $RW$  $0h$  $$
$$LCVCO_DAC_LSB[4:0]$  $7$  $3$  $R082B4h$  $Analog Register 173$  $RW$  $1Fh$  $Dac LSB Value$
$$LCVCO_DAC_MSB[2:0]$  $2$  $0$  $R082B4h$  $Analog Register 174$  $RW$  $3h$  $Dac MSB Value$
$$ND$  $31$  $8$  $R082B8h$  $Analog Register 174$  $RW$  $0h$  $$
$$TEMPC_DAC_SEL[7:0]$  $7$  $0$  $R082B8h$  $Analog Register 175$  $RW$  $0h$  $Tempc Dac Selection$
$$ND$  $31$  $8$  $R082BCh$  $Analog Register 175$  $RW$  $0h$  $$
$$TEMPC_MUX_SEL[3:0]$  $7$  $4$  $R082BCh$  $Analog Register 175$  $RW$  $7h$  $Tempc Mux Selection$
$$TEMPC_MUX_HOLD_SEL[3:0]$  $3$  $0$  $R082BCh$  $Analog Register 176$  $RW$  $2h$  $Tempc Hold Selection$
$$ND$  $31$  $8$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$TEMPC_DAC_VALID$  $7$  $7$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Dac Valid$
$$TEMPC_RSHRT_EN$  $6$  $6$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Short Resistance Enable$
$$TEMPC_RSHRT_SEL$  $5$  $5$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Short Resistance Selection$
$$LCCAP_USB$  $4$  $4$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $LCVCO Capacitance USB$
$$ND$  $3$  $3$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C0h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$LCCAP_LSB[4:0]$  $7$  $3$  $R082C4h$  $Analog Register 177$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $2$  $2$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C4h$  $Analog Register 178$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C8h$  $Analog Register 178$  $RW$  $0h$  $$
$$LCCAP_MSB[3:0]$  $7$  $4$  $R082C8h$  $Analog Register 178$  $RW$  $1h$  $LCVCO Capacitance MSB$
$$VCOAMP_VTH_SEL[3:0]$  $3$  $0$  $R082C8h$  $Analog Register 179$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R082CCh$  $Analog Register 179$  $RW$  $0h$  $$
$$VCON_MAX_SEL[2:0]$  $7$  $5$  $R082CCh$  $Analog Register 179$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$VCON_MIN_SEL[2:0]$  $4$  $2$  $R082CCh$  $Analog Register 179$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$IND_SW_DAC_SEL[1:0]$  $1$  $0$  $R082CCh$  $Analog Register 180$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $$
$$VARAC_BIAS_SEL[2:0]$  $7$  $5$  $R082D0h$  $Analog Register 180$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$IND_SW_MODE$  $4$  $4$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$VIND_BIAS_EN$  $3$  $3$  $R082D0h$  $Analog Register 180$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$IND_GATE_MODE$  $2$  $2$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$LCVCOCAL_BUF_EN$  $1$  $1$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$LCVCO_NSF_IPTAT_EN$  $0$  $0$  $R082D0h$  $Analog Register 181$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$RING_REF_DIV_SEL$  $7$  $7$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:low Speed Clock (no SSC). Selection RingPLL Reference Clock Input.$
$$CLK1G_REFCLK_SEL$  $6$  $6$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:crystal Reference Clock .selection RingPLL Reference Clock Input.$
$$LCPLL_DCC_EN$  $5$  $5$  $R082D4h$  $Analog Register 181$  $RW$  $1h$  $LCPLL DCC Enable$
$$ND$  $4$  $4$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082D4h$  $Analog Register 182$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $$
$$LCPLL_DCC[5:0]$  $7$  $2$  $R082D8h$  $Analog Register 182$  $RW$  $20h$  $LCPLL DCC Dac$
$$LCPLL_DCC_HG$  $1$  $1$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$LCPLL_DCC_CLK$  $0$  $0$  $R082D8h$  $Analog Register 183$  $RW$  $0h$  $LCPLL DCC Clock$
$$ND$  $31$  $8$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$LCPLL_DCC_CAL_EN$  $7$  $7$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $LC PLL Clock Duty Cycle Calibration Enable$
$$PLL_REG_SEL[2:0]$  $6$  $4$  $R082DCh$  $Analog Register 183$  $RW$  $4h$  $Regualtor Output Voltage High/low Speed Mode Selection$
$$VCO_SLAVE_ADJ[2:0]$  $3$  $1$  $R082DCh$  $Analog Register 183$  $RW$  $3h$  $VCO Slave Regualtor Output Selection$
$$ND$  $0$  $0$  $R082DCh$  $Analog Register 184$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$VDDR_DAC_ADJ[2:0]$  $7$  $5$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $Tempc Dac Regualtor Output Selection$
$$VCO_REG_MID_SEL[2:0]$  $4$  $2$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$DIV_1G_EN$  $1$  $1$  $R082E0h$  $Analog Register 184$  $RW$  $1h$  $1G Divider Enable$
$$ND$  $0$  $0$  $R082E0h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$DIV_1G[9:8]$  $7$  $6$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $1G Divider Ratio$
$$ND$  $5$  $5$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082E4h$  $Analog Register 186$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E8h$  $Analog Register 186$  $RW$  $0h$  $$
$$DIV_1G[7:0]$  $7$  $0$  $R082E8h$  $Analog Register 187$  $RW$  $38h$  $1G Divider Ratio$
$$ND$  $31$  $8$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $$
$$TX_INTPR[1:0]$  $7$  $6$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator Resistor Selection$
$$TX_INTPRESET_EXT$  $5$  $5$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator External Reset$
$$DPHERCK_DLY_SEL[1:0]$  $4$  $3$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Dpher Dly Selection$
$$CLK_DET_EN$  $2$  $2$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$SSC_CLK_EN$  $1$  $1$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$PLL_OPENLOOP_EN$  $0$  $0$  $R082ECh$  $Analog Register 188$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$PLL_PFD_PW_DLY_RING$  $7$  $7$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$PLL_REFDIV_RING[3:0]$  $6$  $3$  $R082F0h$  $Analog Register 188$  $RW$  $1h$  $TBD$
$$PLL_FBDIV_RING[9:8]$  $2$  $1$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R082F0h$  $Analog Register 189$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F4h$  $Analog Register 189$  $RW$  $0h$  $$
$$PLL_FBDIV_RING[7:0]$  $7$  $0$  $R082F4h$  $Analog Register 190$  $RW$  $28h$  $TBD$
$$ND$  $31$  $8$  $R082F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$ICP_RING[3:0]$  $7$  $4$  $R082F8h$  $Analog Register 190$  $RW$  $fh$  $TBD$
$$PLL_LPF_R1_SEL_RING[2:0]$  $3$  $1$  $R082F8h$  $Analog Register 190$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R082F8h$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$PLL_LPF_C1_SEL_RING[1:0]$  $7$  $6$  $R082FCh$  $Analog Register 191$  $RW$  $2h$  $TBD$
$$PLL_LPF_C2_SEL_RING[1:0]$  $5$  $4$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $TBD$
$$ND$  $3$  $3$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082FCh$  $Analog Register 192$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $$
$$PLL_SPEED_RING[4:0]$  $7$  $3$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$PLL_BAND_SEL_RING$  $2$  $2$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$PLL_SLLP_DAC_BYPASS_EN_RING$  $1$  $1$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$PLL_SLLP_DIS_RING$  $0$  $0$  $R08300h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $$
$$PLL_PWEXP_DIS_RING$  $7$  $7$  $R08304h$  $Analog Register 193$  $RW$  $1h$  $TBD$
$$PLL_SLLP_DAC_VALID_RING$  $6$  $6$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$PLL_SLLP_DAC_RANGE_SHIFT_RING[1:0]$  $5$  $4$  $R08304h$  $Analog Register 193$  $RW$  $2h$  $TBD$
$$PLL_SLLP_DAC_COARSE_RING[3:0]$  $3$  $0$  $R08304h$  $Analog Register 194$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$PLL_SLLP_DAC_FINE_RING[10:8]$  $7$  $5$  $R08308h$  $Analog Register 194$  $RW$  $4h$  $TBD$
$$ND$  $4$  $4$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08308h$  $Analog Register 195$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0830Ch$  $Analog Register 195$  $RW$  $0h$  $$
$$PLL_SLLP_DAC_FINE_RING[7:0]$  $7$  $0$  $R0830Ch$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $$
$$PLL_CAL_EN_RING$  $7$  $7$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$PLL_SHRTR_RING$  $6$  $6$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$TX_INTPR_RING[1:0]$  $5$  $4$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$DPHERCK_DLY_SEL_RING[1:0]$  $3$  $2$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$SSC_CLK_EN_RING$  $1$  $1$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$CLK_DET_EN_RING$  $0$  $0$  $R08310h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $$
$$TX_INTPRESET_EXT_RING$  $7$  $7$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$SEL_VTHVCO_RING$  $6$  $6$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$SEL_IPP_IPTAT_SLLP_RING[1:0]$  $5$  $4$  $R08314h$  $Analog Register 197$  $RW$  $3h$  $TBD$
$$PLL_SLLP_DAC1P2X_EN_RING$  $3$  $3$  $R08314h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$TSEN_ADC_MODE[1:0]$  $2$  $1$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.$
$$ND$  $0$  $0$  $R08314h$  $Analog Register 198$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $$
$$TSEN_CH_SEL[2:0]$  $7$  $5$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $Remote Diode Sensor Channel Select$
$$ADC_CH_SEL[2:0]$  $4$  $2$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $ADC Input Channel Select$
$$TSEN_ADC_OSR[1:0]$  $1$  $0$  $R08318h$  $Analog Register 199$  $RW$  $3h$  $Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512$
$$ND$  $31$  $8$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $$
$$TSEN_ADC_CHOP_EN[1:0]$  $7$  $6$  $R0831Ch$  $Analog Register 199$  $RW$  $3h$  $Chopper Enable Select.$
$$TSEN_ADC_CHOP_SEL[1:0]$  $5$  $4$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Chopper Frequency Select$
$$TSEN_ADC_AVG_BYPASS$  $3$  $3$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.$
$$TSEN_ADC_CAL[1:0]$  $2$  $1$  $R0831Ch$  $Analog Register 199$  $RW$  $2h$  $ADC Calibration Select$
$$TSEN_BIAS$  $0$  $0$  $R0831Ch$  $Analog Register 200$  $RW$  $0h$  $Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.$
$$ND$  $31$  $8$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $$
$$TSEN_DEM_EN$  $7$  $7$  $R08320h$  $Analog Register 200$  $RW$  $1h$  $DEM Function Enable Select. 0: Disable; 1: Enable$
$$BG_TRIM[3:0]$  $6$  $3$  $R08320h$  $Analog Register 200$  $RW$  $8h$  $Bandgap Single-point Trim Select$
$$TSEN_ADC_ATEST_SEL[1:0]$  $2$  $1$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$ND$  $0$  $0$  $R08320h$  $Analog Register 201$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $$
$$TSEN_ADC_RAW_SEL[1:0]$  $7$  $6$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $Digital Raw Data Select For Debug$
$$PCM_EN$  $5$  $5$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $PCM Enable Signal$
$$PCM_CTRL[4:0]$  $4$  $0$  $R08324h$  $Analog Register 202$  $RW$  $00h$  $Setting For Different Test Points Of PCM$
$$ND$  $31$  $8$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $$
$$DRO_EN$  $7$  $7$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $DRO Enable Signal$
$$DRO_SEL[3:0]$  $6$  $3$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$CLK_DIRECTION_LCPLL$  $2$  $2$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of LCPLL$
$$CLK_DIRECTION_RINGPLL$  $1$  $1$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of RINGPLL$
$$CLK_DIRECTION_REFCLK$  $0$  $0$  $R08328h$  $Analog Register 203$  $RW$  $1h$  $Clock Direction Selection Of REFCLK Divided From LCPLL$
$$ND$  $31$  $8$  $R0832Ch$  $Analog Register 203$  $RW$  $0h$  $$
$$TEST[7:0]$  $7$  $0$  $R0832Ch$  $Analog Register 204$  $RW$  $00h$  $Test Bus$
$$ND$  $31$  $8$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$TP_EN$  $7$  $7$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $Enable PHY Analog Testpoint. 0:diable; 1: Enable$
$$AVDD1815_SEL$  $6$  $6$  $R08330h$  $Analog Register 204$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$ND$  $5$  $5$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08330h$  $Analog Register 205$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08334h$  $Analog Register 205$  $RW$  $0h$  $$
$$ANA_RSVD5[7:0]$  $7$  $0$  $R08334h$  $Analog Register 206$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $$
$$ANA_RSVD4[7:0]$  $7$  $0$  $R08338h$  $Analog Register 207$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $$
$$ANA_RSVD3[7:0]$  $7$  $0$  $R0833Ch$  $Analog Register 208$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $$
$$ANA_RSVD2[7:0]$  $7$  $0$  $R08340h$  $Analog Register 209$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $$
$$ANA_RSVD1[7:0]$  $7$  $0$  $R08344h$  $Analog Register 210$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $$
$$ANA_RSVD0[7:0]$  $7$  $0$  $R08348h$  $_field description_$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $31$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A000h$  $DTX Register 0$  $RW$  $0h$  $$
$$SSC_DSPREAD_TX$  $30$  $30$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$ND$  $27$  $27$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$INIT_TXFOFFS[9:0]$  $9$  $0$  $R0A008h$  $DTX Register 1$  $RW$  $0h$  $Initial TX Frequency Offset$
$$ND$  $31$  $31$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$SSC_STEP[10:0]$  $10$  $0$  $R0A00Ch$  $DTX Register 2$  $RW$  $00fh$  $Spread Spectrum Clock Step$
$$SSC_DSPREAD_TX_RING$  $30$  $30$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$ND$  $27$  $27$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$INIT_TXFOFFS_RING[9:0]$  $9$  $0$  $R0A010h$  $DTX Register 3$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$ND$  $31$  $31$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$SSC_STEP_RING[10:0]$  $10$  $0$  $R0A014h$  $$  $RW$  $00fh$  $Spread Spectrum Clock Step For Ring PLL$
$$ND$  $31$  $0$  $R0A100h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $14$  $R0A118h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0A124h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R0A124h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $31$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$ND$  $31$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE0$  $0$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $Interrupt MCU Lane0$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE1$  $0$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $Interrupt MCU Lane1$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE2$  $0$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $Interrupt MCU Lane2$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE3$  $0$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $Interrupt MCU Lane3$
$$ND$  $31$  $11$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$PMEM_CHECKSUM_EXP[31:0]$  $31$  $0$  $R0A224h$  $Memory Control Register 3$  $RW$  $0h$  $Program Memory Expected Checksum Value$
$$PMEM_CHECKSUM[31:0]$  $31$  $0$  $R0A228h$  $Memory Control Register 4$  $R$  $Vh$  $Program Memory Checksum Result$
$$ND$  $31$  $3$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$PMEM_CHECKSUM_PASS$  $1$  $1$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $PRAM Checksum Comparison Result$
$$PMEM_CHECKSUM_RESET$  $0$  $0$  $R0A22Ch$  $MCU Clock Control Register$  $RW$  $0h$  $Checksum Reset$
$$ND$  $31$  $1$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $2$  $R0A288h$  $memory irq$  $RW$  $0h$  $$
$$ND$  $31$  $2$  $R0A28Ch$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$TESTBUS_SEL_HI0[5:0]$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common System Registers$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$LANE_SEL[2:0]$  $31$  $29$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$SFT_RST_NO_REG_FM_REG$  $22$  $22$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset From Register$
$$SFT_RST_NO_REG$  $21$  $21$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$ND$  $15$  $2$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$ANA_PLL_LOCK_RD$  $14$  $14$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator$
$$REFCLK_SEL$  $13$  $13$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$ANA_FBCK_SEL$  $9$  $9$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ANA_FBCK_SEL_RING$  $2$  $2$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection For Ring PLL$
$$ND$  $29$  $23$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $10$  $6$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A320h$  $Input Interface Register2$  $RW$  $2h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $16$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $16$  $12$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $26$  $10$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$ND$  $31$  $31$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $22$  $4$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_LANE3$  $3$  $3$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $R0A334h$  $Speed control common register 1$  $RW$  $1h$  $Enable Lane 0$
$$ND$  $31$  $10$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $31$  $3$  $R0A33Ch$  $$  $RW$  $0h$  $$
$$ANA_CLK100M_125M_SEL$  $2$  $2$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $1$  $1$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $0$  $R0A344h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $11$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $9$  $0$  $R0A34Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R0A354h$  $Chip ID$  $RW$  $0h$  $$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN$  $26$  $26$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only$
$$MODE_CORE_CLK_FREQ_SEL$  $25$  $25$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode$
$$PHY_RESET$  $24$  $24$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset$
$$MODE_MULTICAST$  $23$  $23$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode$
$$MODE_CORE_CLK_CTRL$  $22$  $22$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State$
$$MODE_REFDIV[1:0]$  $21$  $20$  $R0C000h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor$
$$MODE_PIPE_WIDTH_32$  $19$  $19$  $R0C000h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Data Bus Width$
$$MODE_FIXED_PCLK$  $18$  $18$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $PHY Datapath Width Mode -- PCIE$
$$REG_RESET$  $17$  $17$  $R0C000h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset$
$$PIPE_SFT_RESET$  $16$  $16$  $R0C000h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset$
$$MAIN_REVISION[7:0]$  $15$  $8$  $R0C000h$  $Reset and Clock Control$  $R$  $Vh$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION[7:0]$  $7$  $0$  $R0C000h$  $Clock Source Low$  $R$  $Vh$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN$  $31$  $31$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC$
$$CFG_CLK_SRC_MASK$  $30$  $30$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling$
$$CFG_USE_LANE_ALIGN_RDY$  $29$  $29$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer$
$$CFG_SLOW_LANE_ALIGN$  $28$  $28$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]$
$$CFG_FORCE_OCLK_EN$  $27$  $27$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable$
$$MODE_P2_OFF$  $26$  $26$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY$
$$CFG_USE_ALIGN_CLK$  $25$  $25$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)$
$$BUNDLE_PLL_RDY$  $24$  $24$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases$
$$PLL_READY_DLY[2:0]$  $23$  $21$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.$
$$BUNDLE_SAMPLE_CTRL$  $20$  $20$  $R0C004h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.$
$$MODE_CLK_SRC[3:0]$  $19$  $16$  $R0C004h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.$
$$ND$  $15$  $15$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE$  $14$  $14$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine$
$$MODE_RST_OVERRIDE$  $13$  $13$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset$
$$MODE_LB_SERDES$  $12$  $12$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP$  $11$  $11$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW$  $10$  $10$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$DBG_TESTBUS_SEL[6]$  $9$  $9$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Output Enable$
$$DBG_TESTBUS_SEL[5]$  $8$  $8$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Select The Per Lane Test Bus To PHY_DBG_TEST_BUS$
$$DBG_TESTBUS_SEL[4]$  $7$  $7$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Select The Lower 16-bit Or Upper 16-bit Of Internal Pipe Test Bus $
$$DBG_TESTBUS_SEL[3:0]$  $6$  $3$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane$
$$MODE_MARGIN_OVERRIDE$  $2$  $2$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC$
$$MODE_PM_OVERRIDE$  $1$  $1$  $R0C004h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs$
$$MODE_BIST$  $0$  $0$  $R0C004h$  $Clock Source High$  $RW$  $0h$  $BIST Mode Enable$
$$PULSE_DONE$  $31$  $31$  $R0C008h$  $Clock Source High$  $R$  $Vh$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).$
$$ND$  $30$  $30$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID$  $28$  $28$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$COUNTER_SAMPLE_CLEAR$  $27$  $27$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Sample And Clear The Counter (in Sclk Domain)$
$$COUNTER_SAMPLE$  $26$  $26$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Sample Counter, Continue Counting (in Sclk Domain)$
$$BIST_START$  $25$  $25$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Trigger Start Of BIST Sequence (in Aux_clk Domain)$
$$CFG_UPDATE$  $24$  $24$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$ND$  $23$  $23$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH[4:0]$  $20$  $16$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$CFG_RXTERM_ENABLE$  $14$  $14$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select$
$$BUNDLE_PERIOD_SEL$  $12$  $12$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. $
$$CFG_REFCLK_VALID_POL$  $11$  $11$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin$
$$CFG_OSC_WIN_LENGTH[1:0]$  $10$  $9$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection$
$$CFG_LANE_TURN_OFF_DIS$  $8$  $8$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC$
$$MODE_PIPE4_IF$  $7$  $7$  $R0C008h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable$
$$BUNDLE_PERIOD_SCALE[1:0]$  $6$  $5$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.$
$$BIFURCATION_SEL[1:0]$  $4$  $3$  $R0C008h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.$
$$LANE_MASTER$  $2$  $2$  $R0C008h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.$
$$LANE_BREAK$  $1$  $1$  $R0C008h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link$
$$LANE_START$  $0$  $0$  $R0C008h$  $Miscellaneous Control$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link$
$$REFCLK_DISABLE_DLY[5:4]$  $31$  $30$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. $
$$REFCLK_DISABLE_DLY[3:0]$  $29$  $26$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. $
$$REFCLK_SHUTOFF_DLY[1:0]$  $25$  $24$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. $
$$REFCLK_RESTORE_DLY[5:0]$  $23$  $18$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. $
$$CLKREQ_N_OVERRIDE$  $17$  $17$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal$
$$CLKREQ_N_SRC$  $16$  $16$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN$  $15$  $15$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable$
$$CFG_REFCLK_DET_TYPE$  $14$  $14$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.$
$$MODE_REFCLK_DIS$  $13$  $13$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.$
$$CFG_FREE_OSC_SEL$  $12$  $12$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.$
$$RCB_RXEN_SRC$  $11$  $11$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE[2:0]$  $10$  $8$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.$
$$MODE_P1_OFF$  $7$  $7$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable$
$$MODE_P1_SNOOZ$  $6$  $6$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable$
$$CFG_RX_HIZ_SRC$  $5$  $5$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register$
$$SQ_DETECT_OVERRIDE$  $4$  $4$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes$
$$SQ_DETECT_SRC$  $3$  $3$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL$  $2$  $2$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.$
$$MODE_P2_PHYSTATUS$  $1$  $1$  $R0C00Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)$
$$MODE_P1_CLK_REQ_N$  $0$  $0$  $R0C00Ch$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)$
$$ND$  $31$  $31$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_IGNORE_SQ$  $13$  $13$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment$
$$CFG_TXELECIDLE_ASSERT$  $12$  $12$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing$
$$CFG_GEN2_TXELECIDLE_DLY[1:0]$  $11$  $10$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2$
$$CFG_SAL_FREEZE$  $9$  $9$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze$
$$CFG_ALWAYS_ALIGN$  $8$  $8$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode$
$$CFG_DISABLE_SKP$  $7$  $7$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode$
$$CFG_MASK_ERRORS$  $6$  $6$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking$
$$CFG_DISABLE_EDB$  $5$  $5$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols$
$$CFG_NO_DISPERROR$  $4$  $4$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode$
$$CFG_PASS_RXINFO$  $3$  $3$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode$
$$CFG_GEN1_TXELECIDLE_DLY[1:0]$  $2$  $1$  $R0C010h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1$
$$CFG_IGNORE_PHY_RDY$  $0$  $0$  $R0C010h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $ComPHY Phy_rdy Handling$
$$ND$  $31$  $31$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0C014h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL[42:40]$  $18$  $16$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$ND$  $15$  $15$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0C018h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R0C01Ch$  $Symbol Alignment Comma Pattern$  $RW$  $0h$  $$
$$CFG_PM_OSCCLK_WAIT[3:0]$  $15$  $12$  $R0C020h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT[3:0]$  $11$  $8$  $R0C020h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.$
$$CFG_PM_RXDLOZ_WAIT[7:0]$  $7$  $0$  $R0C020h$  $Counter Lane and Type Register$  $RW$  $1eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.$
$$COUNTER_SAMPLED[15:0]$  $31$  $16$  $R0C024h$  $Counter Lane and Type Register$  $R$  $Vh$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS$  $15$  $15$  $R0C024h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy$
$$PMO_PU_SQ$  $14$  $14$  $R0C024h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector$
$$COUNTER_TYPE[5:0]$  $13$  $8$  $R0C024h$  $Counter Lane and Type Register$  $RW$  $0h$  $Counter Type$
$$COUNTER_LANE_SEL[4:0]$  $4$  $0$  $R0C024h$  $Counter High Register$  $RW$  $0h$  $Select The Lane Number$
$$COUNTER_SAMPLED[31:16]$  $15$  $0$  $R0C028h$  $PM and Datapath Clock Control Override$  $R$  $Vh$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE[1:0]$  $31$  $30$  $R0C02Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.$
$$LOW_FREQ_PERIOD_MAX[6:0]$  $29$  $23$  $R0C02Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN[6:0]$  $22$  $16$  $R0C02Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$ND$  $31$  $31$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT[35:30]$  $29$  $24$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $08h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT[11:6]$  $21$  $16$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT[29:24]$  $13$  $8$  $R0C030h$  $Block Alignment Good Block Weight$  $RW$  $01h$  $Weight For Each Good Block In SYNC_OK State$
$$CFG_BAL_WEIGHT[5:0]$  $5$  $0$  $R0C030h$  $Block Alignment Bad Block Weight$  $RW$  $00h$  $Weight For Each Good Block In SYNC_FAIL State$
$$ND$  $31$  $31$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT[47:42]$  $29$  $24$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT[23:18]$  $21$  $16$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $1fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT[41:36]$  $13$  $8$  $R0C034h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$CFG_BAL_WEIGHT[17:12]$  $5$  $0$  $R0C034h$  $Block Alignment Squelch Detect$  $RW$  $1fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$ND$  $31$  $16$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT[53:51]$  $10$  $8$  $R0C038h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$CFG_BAL_WEIGHT[50:48]$  $2$  $0$  $R0C038h$  $BIST Control Input$  $RW$  $2h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$ND$  $31$  $31$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_ELB_THRESHOLD[3:0]$  $25$  $22$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS[5:0]$  $21$  $16$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK[3:0]$  $15$  $12$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_RXEQTRAINING$  $11$  $11$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_CLK_REQ_N$  $10$  $10$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS$  $9$  $9$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS$  $8$  $8$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY$  $7$  $7$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1$
$$BIST_TXCOMPLIANCE$  $6$  $6$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE$  $5$  $5$  $R0C03Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1$
$$BIST_TXDETECTRX_LOOPBACK$  $4$  $4$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1$
$$BIST_RATE[1:0]$  $3$  $2$  $R0C03Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1$
$$BIST_POWERDOWN[1:0]$  $1$  $0$  $R0C03Ch$  $BIST Lane and Type$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1$
$$BIST_DONE$  $31$  $31$  $R0C040h$  $BIST Lane and Type$  $R$  $Vh$  $Test Status$
$$BIST_PASS$  $30$  $30$  $R0C040h$  $BIST Lane and Type$  $R$  $Vh$  $Test Pass Status$
$$ND$  $29$  $29$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_LANE_SEL[4:0]$  $28$  $24$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $Select Lane Number$
$$ND$  $23$  $23$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_TYPE[1:0]$  $18$  $17$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type$
$$BIST_SELF_CHECK$  $16$  $16$  $R0C040h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result$
$$BIST_TXDATA[15:0]$  $15$  $0$  $R0C040h$  $BIST Loggin Window Start Cycle$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH[15:0]$  $31$  $16$  $R0C044h$  $BIST Loggin Window Start Cycle$  $RW$  $0001h$  $Deterministic Test Mode:Number Of Cycles Of The Logging Window.$
$$BIST_WIN_DELAY[15:0]$  $15$  $0$  $R0C044h$  $BIST Result Mask$  $RW$  $0000h$  $Number Of Cycles After The Start Of The BIST Sequence When The Logging Window Starts. $
$$BIST_MASK[31:16]$  $31$  $16$  $R0C048h$  $BIST Result Mask$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_MASK[15:0]$  $15$  $0$  $R0C048h$  $BIST CRC Result$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_CRC32_RESULT[31:16]$  $31$  $16$  $R0C04Ch$  $BIST CRC Result$  $R$  $Vh$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT[15:0]$  $15$  $0$  $R0C04Ch$  $BIST Sequencer Configuration$  $R$  $Vh$  $Lower 16bits Of The 32bit CRC Result$
$$ND$  $31$  $31$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$BIST_LFSR_SEED[7:0]$  $23$  $16$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS[7:0]$  $15$  $8$  $R0C050h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA[7:0]$  $7$  $0$  $R0C050h$  $BIST Data High Input$  $RW$  $0h$  $Data Sequence Length$
$$BIST_TXDATA[31:16]$  $15$  $0$  $R0C054h$  $PIPE Revision ID$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$ND$  $31$  $8$  $R0C058h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E400h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E400h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E400h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E400h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$ND$  $31$  $27$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[4:2]$  $20$  $18$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$EXT_FORCE_CAL_DONE$  $17$  $17$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $External Force Calibration Done$
$$ND$  $16$  $16$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $5$  $1$  $R0E404h$  $Calibration enable control$  $RW$  $0h$  $$
$$MCU_INIT_DONE$  $0$  $0$  $R0E404h$  $Calibration Configuration 1$  $R$  $Vh$  $MCU External Memory Initialize Done.$
$$CAL_DONE$  $0$  $0$  $R0E408h$  $Calibration Configuration 2$  $R$  $Vh$  $Calibration Done.$
$$ND$  $27$  $27$  $R0E40Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $25$  $24$  $R0E40Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E424h$  $Calibration Result 1$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R0E430h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E438h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E438h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0E43Ch$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E43Ch$  $Config control$  $RW$  $0h$  $PCIE3 PIPE4 Interface Enable. $
$$ND$  $23$  $23$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E440h$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E440h$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[3:0]$  $3$  $0$  $R0E440h$  $Calibration Configuration $  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$ND$  $15$  $15$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E444h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E448h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E44Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E450h$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E450h$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E450h$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E454h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E454h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E454h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0E454h$  $$  $RW$  $0h$  $$
$$PHY_FM_RST$  $0$  $0$  $R0E454h$  $$  $RW$  $0h$  $1=PHY Reset Stage$
$$ND$  $31$  $24$  $R0E458h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E458h$  $$  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E458h$  $$  $RW$  $190h$  $MCUCLK Frequency For Firmware Internal Timer Delay$
