Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'Procesador1'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Procesador1_map.ncd Procesador1.ngd Procesador1.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sun Apr 17 18:48:01 2016

WARNING:LIT:701 - PAD symbol "clk" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "clk" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:17756a) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:17756a) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:17756a) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f6479d0a) REAL time: 33 secs 

...
....................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 8
# Number of Global Clock Networks: 16
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "my_registerfile/reset_GND_42_o_AND_770_o_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "my_registerfile/reset_GND_42_o_AND_194_o_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "my_registerfile/reset_GND_42_o_AND_68_o_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "my_registerfile/reset_GND_42_o_AND_578_o_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "my_registerfile/reset_GND_42_o_AND_834_o_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "my_registerfile/reset_GND_42_o_AND_642_o_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "my_registerfile/reset_GND_42_o_AND_898_o_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "my_registerfile/reset_GND_42_o_AND_450_o_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "my_registerfile/reset_GND_42_o_AND_322_o_BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "my_registerfile/reset_GND_42_o_AND_258_o_BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "my_registerfile/reset_GND_42_o_AND_706_o_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "my_registerfile/reset_GND_42_o_AND_130_o_BUFG" LOC = "BUFGCTRL_X0Y11" ;
INST "my_registerfile/reset_GND_42_o_AND_962_o_BUFG" LOC = "BUFGCTRL_X0Y12" ;
INST "my_registerfile/reset_GND_42_o_AND_386_o_BUFG" LOC = "BUFGCTRL_X0Y13" ;
INST "my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" LOC = "BUFGCTRL_X0Y14" ;
INST "my_registerfile/reset_GND_42_o_AND_514_o_BUFG" LOC = "BUFGCTRL_X0Y15" ;

# my_registerfile/reset_GND_42_o_AND_770_o_BUFG driven by BUFGCTRL_X0Y0
NET "my_registerfile/reset_GND_42_o_AND_770_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_194_o_BUFG driven by BUFGCTRL_X0Y1
NET "my_registerfile/reset_GND_42_o_AND_194_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_68_o_BUFG driven by BUFGCTRL_X0Y2
NET "my_registerfile/reset_GND_42_o_AND_68_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_578_o_BUFG driven by BUFGCTRL_X0Y3
NET "my_registerfile/reset_GND_42_o_AND_578_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_834_o_BUFG driven by BUFGCTRL_X0Y4
NET "my_registerfile/reset_GND_42_o_AND_834_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_642_o_BUFG driven by BUFGCTRL_X0Y5
NET "my_registerfile/reset_GND_42_o_AND_642_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_898_o_BUFG driven by BUFGCTRL_X0Y6
NET "my_registerfile/reset_GND_42_o_AND_898_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_450_o_BUFG driven by BUFGCTRL_X0Y7
NET "my_registerfile/reset_GND_42_o_AND_450_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_322_o_BUFG driven by BUFGCTRL_X0Y8
NET "my_registerfile/reset_GND_42_o_AND_322_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_258_o_BUFG driven by BUFGCTRL_X0Y9
NET "my_registerfile/reset_GND_42_o_AND_258_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_706_o_BUFG driven by BUFGCTRL_X0Y10
NET "my_registerfile/reset_GND_42_o_AND_706_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_130_o_BUFG driven by BUFGCTRL_X0Y11
NET "my_registerfile/reset_GND_42_o_AND_130_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_962_o_BUFG driven by BUFGCTRL_X0Y12
NET "my_registerfile/reset_GND_42_o_AND_962_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_386_o_BUFG driven by BUFGCTRL_X0Y13
NET "my_registerfile/reset_GND_42_o_AND_386_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG driven by BUFGCTRL_X0Y14
NET "my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" TNM_NET = "TN_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" ;
TIMEGRP "TN_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" AREA_GROUP = "CLKAG_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# my_registerfile/reset_GND_42_o_AND_514_o_BUFG driven by BUFGCTRL_X0Y15
NET "my_registerfile/reset_GND_42_o_AND_514_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y3 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 8
Number of Global Clock Networks: 16

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4400 |  12000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_130_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_194_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_258_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_322_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_450_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_578_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_642_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_68_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_706_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_770_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_834_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_898_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_130_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_194_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_258_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_322_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_450_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_578_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_642_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_68_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_706_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_770_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_834_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_898_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     45 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4000 |  10800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:f6479d0a) REAL time: 35 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:fa8e763b) REAL time: 36 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fa8e763b) REAL time: 36 secs 

Phase 8.8  Global Placement
..............................
............................................................................
...................................................................................
Phase 8.8  Global Placement (Checksum:c42e8704) REAL time: 39 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c42e8704) REAL time: 39 secs 

Phase 10.18  Placement Optimization
