$date
	Wed Sep 10 16:24:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module uut $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#2
0!
0#
0"
#4
1!
1#
#6
0#
1"
#8
0!
1#
#28
