<stg><name>conv</name>


<trans_list>

<trans id="1385" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="3" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="12" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="17" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="18" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="19" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="27" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="32" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="33" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="34" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="42" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="47" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="48" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="49" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="50" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="51" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="57" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="62" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="63" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="64" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="65" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="66" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="72" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="77" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="78" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="79" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="80" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="81" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="87" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="92" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="93" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="94" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="95" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="96" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="102" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="107" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="108" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="109" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="110" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="111" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="117" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="122" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="123" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="124" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="125" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="126" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="132" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="137" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="138" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="139" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="140" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="141" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="147" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="152" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="153" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="154" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="154" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="155" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="156" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="162" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="167" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i4 [ 0, %0 ], [ %r, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i11 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln8 = add i11 %phi_mul, 176

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln8 = icmp eq i4 %r_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln8, label %57, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:1  %add_ln35 = add i11 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:2  %add_ln35_1 = add i11 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:3  %add_ln35_2 = add i11 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:4  %add_ln35_3 = add i11 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:5  %add_ln35_4 = add i11 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:6  %add_ln35_5 = add i11 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:7  %add_ln35_6 = add i11 %phi_mul, 112

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:8  %add_ln35_7 = add i11 %phi_mul, 128

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:9  %add_ln35_8 = add i11 %phi_mul, 144

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop_begin:10  %add_ln35_9 = add i11 %phi_mul, 160

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_begin:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_0 = phi i5 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0_0"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14 = icmp eq i5 %f_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14 = add i5 %f_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14, label %Col_Loop, label %Filter2_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:2  %zext_ln26 = zext i5 %f_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:3  %zext_ln35 = zext i5 %f_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin:4  %add_ln35_10 = add i11 %phi_mul, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin:5  %zext_ln35_1 = zext i11 %add_ln35_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin:6  %conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="wr_0_0"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="w_sum_0_0"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18 = zext i2 %wr_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18 = icmp eq i2 %wr_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18 = add i2 %wr_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin:2  %zext_ln26_2 = zext i2 %wr_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin:3  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin:4  %zext_ln26_3 = zext i4 %tmp_66 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin:5  %sub_ln26 = sub i5 %zext_ln26_3, %zext_ln26_2

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin:6  %sext_ln26 = sext i5 %sub_ln26 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin:7  %add_ln26 = add i4 %zext_ln18, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin:8  %zext_ln26_5 = zext i4 %add_ln26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin:9  %mul_ln26 = mul i8 %zext_ln26_5, 13

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end:0  %conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_bias_addr"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="w_sum_1_0"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="wc_0_0"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln21 = icmp eq i2 %wc_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln21 = add i2 %wc_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin:2  %zext_ln26_10 = zext i2 %wc_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin:3  %zext_ln26_11 = zext i2 %wc_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin:4  %add_ln26_19 = add i6 %zext_ln26_11, %sext_ln26

]]></Node>
<StgValue><ssdm name="add_ln26_19"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin:5  %trunc_ln26 = trunc i6 %add_ln26_19 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin:6  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin:7  %tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_19, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin:8  %sub_ln26_2 = sub i7 %p_shl, %tmp_68

]]></Node>
<StgValue><ssdm name="sub_ln26_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin:9  %add_ln26_20 = add i8 %zext_ln26_10, %mul_ln26

]]></Node>
<StgValue><ssdm name="add_ln26_20"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin:10  %p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_20, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin:11  %tmp_69 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_20, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin:12  %zext_ln26_12 = zext i9 %tmp_69 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin:13  %sub_ln26_3 = sub i11 %p_shl1_cast, %zext_ln26_12

]]></Node>
<StgValue><ssdm name="sub_ln26_3"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin:14  br label %5

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_0"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]

]]></Node>
<StgValue><ssdm name="ch_0_0"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24 = icmp eq i3 %ch_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24 = add i3 %ch_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24, label %W_Col_Loop_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_13 = zext i3 %ch_0_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_23 = zext i3 %ch_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_23 = add i7 %zext_ln26_13, %sub_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_23"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_78_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_23, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_24 = add i11 %zext_ln35, %tmp_78_cast

]]></Node>
<StgValue><ssdm name="add_ln26_24"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_24 = zext i11 %add_ln26_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="conv_weights_addr"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_25 = add i11 %zext_ln26_23, %sub_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_25"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_27 = zext i11 %add_ln26_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_27

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load = load float* %conv_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="272" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load = load float* %conv_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_14 = fmul float %conv_weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="275" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_14 = fmul float %conv_weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="276" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3 = fadd float %w_sum_2_0, %tmp_14

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="277" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3 = fadd float %w_sum_2_0, %tmp_14

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="278" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3 = fadd float %w_sum_2_0, %tmp_14

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3 = fadd float %w_sum_2_0, %tmp_14

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %5

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="282" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum_s = fadd float %w_sum_0_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="284" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum_s = fadd float %w_sum_0_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="285" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum_s = fadd float %w_sum_0_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="286" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum_s = fadd float %w_sum_0_0, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:3  %bitcast_ln34 = bitcast float %w_sum_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end:4  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:5  %trunc_ln34 = trunc i32 %bitcast_ln34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end:6  %icmp_ln34 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end:7  %icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:8  %or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:10  %and_ln34 = and i1 %or_ln34, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:11  %select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end:12  store float %select_ln34, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:13  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end:14  br label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_1 = phi i5 [ 0, %Col_Loop ], [ %add_ln14_1, %Filter2_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="f_0_1"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_1 = icmp eq i5 %f_0_1, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_1 = add i5 %f_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_1, label %Col_Loop1, label %Filter2_Loop_begin1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin1:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin1:2  %zext_ln26_1 = zext i5 %f_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin1:3  %zext_ln35_2 = zext i5 %f_0_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin1:4  %add_ln35_11 = add i11 %add_ln35, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin1:5  %zext_ln35_3 = zext i11 %add_ln35_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin1:6  %conv_out_addr_1 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="conv_out_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin1:7  br label %8

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop1:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop1:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop1:2  br label %12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_1 = phi i2 [ 0, %Filter2_Loop_begin1 ], [ %add_ln18_1, %W_Row_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="wr_0_1"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_1 = phi float [ 0.000000e+00, %Filter2_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_1"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_1 = zext i2 %wr_0_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_1 = icmp eq i2 %wr_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_1 = add i2 %wr_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_1, label %Filter2_Loop_end1, label %W_Row_Loop_begin1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin1:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin1:2  %zext_ln26_6 = zext i2 %wr_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin1:3  %tmp_67 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin1:4  %zext_ln26_7 = zext i4 %tmp_67 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin1:5  %sub_ln26_1 = sub i5 %zext_ln26_7, %zext_ln26_6

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin1:6  %sext_ln26_1 = sext i5 %sub_ln26_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin1:7  %add_ln26_1 = add i4 %zext_ln18_1, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin1:8  %zext_ln26_9 = zext i4 %add_ln26_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin1:9  %mul_ln26_1 = mul i8 %zext_ln26_9, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin1:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end1:0  %conv_bias_addr_1 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="conv_bias_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end1:1  %conv_bias_load_1 = load float* %conv_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_1"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln26_11, %W_Col_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="wc_0_1"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln21_1 = icmp eq i2 %wc_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln26_11 = add i2 %wc_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin1:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin1:2  %zext_ln26_18 = zext i2 %wc_0_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin1:3  %add_ln26_21 = add i6 %zext_ln26_18, %sext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26_21"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin1:4  %trunc_ln26_1 = trunc i6 %add_ln26_21 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin1:5  %p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin1:6  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_21, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin1:7  %sub_ln26_5 = sub i7 %p_shl1, %tmp_71

]]></Node>
<StgValue><ssdm name="sub_ln26_5"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin1:8  %zext_ln26_21 = zext i2 %add_ln26_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin1:9  %add_ln26_22 = add i8 %zext_ln26_21, %mul_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26_22"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin1:10  %p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_22, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin1:11  %tmp_72 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_22, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin1:12  %zext_ln26_22 = zext i9 %tmp_72 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin1:13  %sub_ln26_6 = sub i11 %p_shl6_cast, %zext_ln26_22

]]></Node>
<StgValue><ssdm name="sub_ln26_6"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin1:14  br label %10

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end1:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end1:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %11 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_1"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %11 ]

]]></Node>
<StgValue><ssdm name="ch_0_1"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_1 = icmp eq i3 %ch_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_1 = add i3 %ch_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %11

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_19 = zext i3 %ch_0_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_36 = zext i3 %ch_0_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_36"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_28 = add i7 %zext_ln26_19, %sub_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_28"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_85_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_28, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_29 = add i11 %zext_ln35_2, %tmp_85_cast

]]></Node>
<StgValue><ssdm name="add_ln26_29"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_39 = zext i11 %add_ln26_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_39"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_1 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_39

]]></Node>
<StgValue><ssdm name="conv_weights_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_30 = add i11 %zext_ln26_36, %sub_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_40 = zext i11 %add_ln26_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_40"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_40

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_1 = load float* %conv_weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_1"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end1:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end1:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="379" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_1 = load float* %conv_weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_1"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="382" st_id="23" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="383" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="384" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="385" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %10

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="389" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end1:1  %conv_bias_load_1 = load float* %conv_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_1"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:2  %w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="391" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:2  %w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="392" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:2  %w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="393" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:2  %w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:9  %tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end1:3  %bitcast_ln34_1 = bitcast float %w_sum_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_1"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end1:4  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end1:5  %trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end1:6  %icmp_ln34_2 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end1:7  %icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end1:8  %or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end1:9  %tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end1:10  %and_ln34_1 = and i1 %or_ln34_1, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end1:11  %select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end1:12  store float %select_ln34_1, float* %conv_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end1:13  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end1:14  br label %7

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_2 = phi i5 [ 0, %Col_Loop1 ], [ %add_ln14_2, %Filter2_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="f_0_2"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_2 = icmp eq i5 %f_0_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_2 = add i5 %f_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_2, label %Col_Loop2, label %Filter2_Loop_begin2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin2:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin2:2  %zext_ln26_4 = zext i5 %f_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin2:3  %zext_ln35_4 = zext i5 %f_0_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin2:4  %add_ln35_12 = add i11 %add_ln35_1, %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin2:5  %zext_ln35_5 = zext i11 %add_ln35_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin2:6  %conv_out_addr_2 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="conv_out_addr_2"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin2:7  br label %13

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop2:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="421" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop2:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="422" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop2:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="423" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_2 = phi i2 [ 0, %Filter2_Loop_begin2 ], [ %add_ln18_2, %W_Row_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="wr_0_2"/></StgValue>
</operation>

<operation id="424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_2"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_2 = zext i2 %wr_0_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_2 = icmp eq i2 %wr_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="428" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_2 = add i2 %wr_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_2, label %Filter2_Loop_end2, label %W_Row_Loop_begin2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin2:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin2:2  %zext_ln26_15 = zext i2 %wr_0_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin2:3  %tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin2:4  %zext_ln26_16 = zext i4 %tmp_70 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin2:5  %sub_ln26_4 = sub i5 %zext_ln26_16, %zext_ln26_15

]]></Node>
<StgValue><ssdm name="sub_ln26_4"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin2:6  %sext_ln26_2 = sext i5 %sub_ln26_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin2:7  %add_ln26_2 = add i4 %zext_ln18_2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin2:8  %zext_ln26_17 = zext i4 %add_ln26_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin2:9  %mul_ln26_2 = mul i8 %zext_ln26_17, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin2:10  br label %14

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end2:0  %conv_bias_addr_2 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_bias_addr_2"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end2:1  %conv_bias_load_2 = load float* %conv_bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_2"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_1, %W_Col_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="wc_0_2"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="2">
<![CDATA[
:2  %zext_ln21 = zext i2 %wc_0_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_2 = icmp eq i2 %wc_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_1 = add i2 %wc_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin2:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin2:2  %zext_ln26_33 = zext i2 %wc_0_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_33"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin2:3  %add_ln26_26 = add i6 %zext_ln26_33, %sext_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_26"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin2:4  %trunc_ln26_2 = trunc i6 %add_ln26_26 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin2:5  %p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin2:6  %tmp_74 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_26, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin2:7  %sub_ln26_8 = sub i7 %p_shl2, %tmp_74

]]></Node>
<StgValue><ssdm name="sub_ln26_8"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
W_Col_Loop_begin2:8  %add_ln26_12 = add i3 %zext_ln21, 2

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="3">
<![CDATA[
W_Col_Loop_begin2:9  %zext_ln26_34 = zext i3 %add_ln26_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_34"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin2:10  %add_ln26_27 = add i8 %zext_ln26_34, %mul_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_27"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin2:11  %p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_27, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin2:12  %tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_27, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin2:13  %zext_ln26_35 = zext i9 %tmp_75 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_35"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin2:14  %sub_ln26_9 = sub i11 %p_shl10_cast, %zext_ln26_35

]]></Node>
<StgValue><ssdm name="sub_ln26_9"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin2:15  br label %15

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end2:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="467" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end2:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="468" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %16 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_2"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %16 ]

]]></Node>
<StgValue><ssdm name="ch_0_2"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_2 = icmp eq i3 %ch_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_2"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_2 = add i3 %ch_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %16

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_25 = zext i3 %ch_0_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_51 = zext i3 %ch_0_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_51"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_33 = add i7 %zext_ln26_25, %sub_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_92_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_33, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_34 = add i11 %zext_ln35_4, %tmp_92_cast

]]></Node>
<StgValue><ssdm name="add_ln26_34"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_52 = zext i11 %add_ln26_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_52"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_2 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_52

]]></Node>
<StgValue><ssdm name="conv_weights_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_35 = add i11 %zext_ln26_51, %sub_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="482" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_53 = zext i11 %add_ln26_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_53"/></StgValue>
</operation>

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_53

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_2 = load float* %conv_weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_2"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end2:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end2:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="488" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_2 = load float* %conv_weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_2"/></StgValue>
</operation>

<operation id="489" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="490" st_id="37" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="491" st_id="38" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="492" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="493" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="494" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="496" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="497" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %15

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="498" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end2:1  %conv_bias_load_2 = load float* %conv_bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_2"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:2  %w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="500" st_id="44" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:2  %w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="501" st_id="45" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:2  %w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="502" st_id="46" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:2  %w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>

<operation id="503" st_id="46" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:9  %tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end2:3  %bitcast_ln34_2 = bitcast float %w_sum_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_2"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end2:4  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end2:5  %trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end2:6  %icmp_ln34_4 = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end2:7  %icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end2:8  %or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end2:9  %tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end2:10  %and_ln34_2 = and i1 %or_ln34_2, %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end2:11  %select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end2:12  store float %select_ln34_2, float* %conv_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end2:13  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end2:14  br label %12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="516" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_3 = phi i5 [ 0, %Col_Loop2 ], [ %add_ln14_3, %Filter2_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="f_0_3"/></StgValue>
</operation>

<operation id="517" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_3 = icmp eq i5 %f_0_3, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="518" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="519" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_3 = add i5 %f_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="520" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_3, label %Col_Loop3, label %Filter2_Loop_begin3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="521" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="522" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin3:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin3:2  %zext_ln26_8 = zext i5 %f_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin3:3  %zext_ln35_6 = zext i5 %f_0_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin3:4  %add_ln35_13 = add i11 %add_ln35_2, %zext_ln35_6

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin3:5  %zext_ln35_7 = zext i11 %add_ln35_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin3:6  %conv_out_addr_3 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="conv_out_addr_3"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin3:7  br label %18

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop3:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop3:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="531" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop3:2  br label %22

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="532" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_3 = phi i2 [ 0, %Filter2_Loop_begin3 ], [ %add_ln18_3, %W_Row_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="wr_0_3"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_3 = phi float [ 0.000000e+00, %Filter2_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_3"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_3 = zext i2 %wr_0_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_3 = icmp eq i2 %wr_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_3 = add i2 %wr_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_3, label %Filter2_Loop_end3, label %W_Row_Loop_begin3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin3:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin3:2  %zext_ln26_28 = zext i2 %wr_0_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin3:3  %tmp_73 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin3:4  %zext_ln26_29 = zext i4 %tmp_73 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin3:5  %sub_ln26_7 = sub i5 %zext_ln26_29, %zext_ln26_28

]]></Node>
<StgValue><ssdm name="sub_ln26_7"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin3:6  %sext_ln26_3 = sext i5 %sub_ln26_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_3"/></StgValue>
</operation>

<operation id="546" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin3:7  %add_ln26_3 = add i4 %zext_ln18_3, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin3:8  %zext_ln26_30 = zext i4 %add_ln26_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="548" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin3:9  %mul_ln26_3 = mul i8 %zext_ln26_30, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="549" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin3:10  br label %19

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end3:0  %conv_bias_addr_3 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="conv_bias_addr_3"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end3:1  %conv_bias_load_3 = load float* %conv_bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="552" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_3"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_2, %W_Col_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="wc_0_3"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_1 = zext i2 %wc_0_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_3 = icmp eq i2 %wc_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_2 = add i2 %wc_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin3:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin3:2  %zext_ln26_46 = zext i2 %wc_0_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_46"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin3:3  %add_ln26_31 = add i6 %zext_ln26_46, %sext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin3:4  %trunc_ln26_3 = trunc i6 %add_ln26_31 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin3:5  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin3:6  %tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_31, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin3:7  %sub_ln26_11 = sub i7 %p_shl3, %tmp_77

]]></Node>
<StgValue><ssdm name="sub_ln26_11"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
W_Col_Loop_begin3:8  %add_ln26_13 = add i3 %zext_ln21_1, 3

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="3">
<![CDATA[
W_Col_Loop_begin3:9  %zext_ln26_47 = zext i3 %add_ln26_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_47"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin3:10  %add_ln26_32 = add i8 %zext_ln26_47, %mul_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin3:11  %p_shl14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_32, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin3:12  %tmp_78 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_32, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin3:13  %zext_ln26_48 = zext i9 %tmp_78 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_48"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin3:14  %sub_ln26_12 = sub i11 %p_shl14_cast, %zext_ln26_48

]]></Node>
<StgValue><ssdm name="sub_ln26_12"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin3:15  br label %20

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="575" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end3:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end3:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %21 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_3"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_3 = phi i3 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %21 ]

]]></Node>
<StgValue><ssdm name="ch_0_3"/></StgValue>
</operation>

<operation id="579" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_3 = icmp eq i3 %ch_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_3"/></StgValue>
</operation>

<operation id="580" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="581" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_3 = add i3 %ch_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="582" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %21

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="583" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_31 = zext i3 %ch_0_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_31"/></StgValue>
</operation>

<operation id="584" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_62 = zext i3 %ch_0_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_62"/></StgValue>
</operation>

<operation id="585" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_38 = add i7 %zext_ln26_31, %sub_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="586" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_99_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_38, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="587" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_39 = add i11 %zext_ln35_6, %tmp_99_cast

]]></Node>
<StgValue><ssdm name="add_ln26_39"/></StgValue>
</operation>

<operation id="588" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_65 = zext i11 %add_ln26_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_65"/></StgValue>
</operation>

<operation id="589" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_3 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_65

]]></Node>
<StgValue><ssdm name="conv_weights_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_40 = add i11 %zext_ln26_62, %sub_ln26_12

]]></Node>
<StgValue><ssdm name="add_ln26_40"/></StgValue>
</operation>

<operation id="591" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_66 = zext i11 %add_ln26_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_66"/></StgValue>
</operation>

<operation id="592" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_66

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="593" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_3 = load float* %conv_weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_3"/></StgValue>
</operation>

<operation id="594" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="595" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end3:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end3:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="597" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_3 = load float* %conv_weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_3"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="599" st_id="52" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="600" st_id="53" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="601" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="602" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="603" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="604" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="605" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_3"/></StgValue>
</operation>

<operation id="606" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %20

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="607" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end3:1  %conv_bias_load_3 = load float* %conv_bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_3"/></StgValue>
</operation>

<operation id="608" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:2  %w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="609" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:2  %w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="610" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:2  %w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="611" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:2  %w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>

<operation id="612" st_id="61" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:9  %tmp_23 = fcmp ogt float %w_sum_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="613" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end3:3  %bitcast_ln34_3 = bitcast float %w_sum_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_3"/></StgValue>
</operation>

<operation id="614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end3:4  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end3:5  %trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="616" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end3:6  %icmp_ln34_6 = icmp ne i8 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_6"/></StgValue>
</operation>

<operation id="617" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end3:7  %icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_7"/></StgValue>
</operation>

<operation id="618" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end3:8  %or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6

]]></Node>
<StgValue><ssdm name="or_ln34_3"/></StgValue>
</operation>

<operation id="619" st_id="62" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end3:9  %tmp_23 = fcmp ogt float %w_sum_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="620" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end3:10  %and_ln34_3 = and i1 %or_ln34_3, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln34_3"/></StgValue>
</operation>

<operation id="621" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end3:11  %select_ln34_3 = select i1 %and_ln34_3, float %w_sum_11, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="622" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end3:12  store float %select_ln34_3, float* %conv_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="623" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end3:13  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end3:14  br label %17

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="625" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_4 = phi i5 [ 0, %Col_Loop3 ], [ %add_ln14_4, %Filter2_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="f_0_4"/></StgValue>
</operation>

<operation id="626" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_4 = icmp eq i5 %f_0_4, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_4"/></StgValue>
</operation>

<operation id="627" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="628" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_4 = add i5 %f_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="629" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_4, label %Col_Loop4, label %Filter2_Loop_begin4

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="630" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="631" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin4:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="632" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin4:2  %zext_ln26_14 = zext i5 %f_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="633" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin4:3  %zext_ln35_8 = zext i5 %f_0_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="634" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin4:4  %add_ln35_14 = add i11 %add_ln35_3, %zext_ln35_8

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="635" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin4:5  %zext_ln35_9 = zext i11 %add_ln35_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="636" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin4:6  %conv_out_addr_4 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="conv_out_addr_4"/></StgValue>
</operation>

<operation id="637" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin4:7  br label %23

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="638" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop4:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="639" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop4:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="640" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop4:2  br label %27

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="641" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_4 = phi i2 [ 0, %Filter2_Loop_begin4 ], [ %add_ln18_4, %W_Row_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="wr_0_4"/></StgValue>
</operation>

<operation id="642" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_4 = phi float [ 0.000000e+00, %Filter2_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_4"/></StgValue>
</operation>

<operation id="643" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_4 = zext i2 %wr_0_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="644" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_4 = icmp eq i2 %wr_0_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="645" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="646" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_4 = add i2 %wr_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="647" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_4, label %Filter2_Loop_end4, label %W_Row_Loop_begin4

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="648" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="649" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin4:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="650" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin4:2  %zext_ln26_41 = zext i2 %wr_0_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_41"/></StgValue>
</operation>

<operation id="651" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin4:3  %tmp_76 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="652" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin4:4  %zext_ln26_42 = zext i4 %tmp_76 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_42"/></StgValue>
</operation>

<operation id="653" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin4:5  %sub_ln26_10 = sub i5 %zext_ln26_42, %zext_ln26_41

]]></Node>
<StgValue><ssdm name="sub_ln26_10"/></StgValue>
</operation>

<operation id="654" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin4:6  %sext_ln26_4 = sext i5 %sub_ln26_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_4"/></StgValue>
</operation>

<operation id="655" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin4:7  %add_ln26_4 = add i4 %zext_ln18_4, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="656" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin4:8  %zext_ln26_45 = zext i4 %add_ln26_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_45"/></StgValue>
</operation>

<operation id="657" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin4:9  %mul_ln26_4 = mul i8 %zext_ln26_45, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="658" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin4:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="659" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end4:0  %conv_bias_addr_4 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="conv_bias_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end4:1  %conv_bias_load_4 = load float* %conv_bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="661" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_4"/></StgValue>
</operation>

<operation id="662" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_3, %W_Col_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="wc_0_4"/></StgValue>
</operation>

<operation id="663" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln21_4 = icmp eq i2 %wc_0_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_4"/></StgValue>
</operation>

<operation id="664" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="665" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln21_3 = add i2 %wc_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="666" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="667" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="668" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin4:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="669" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin4:2  %zext_ln26_58 = zext i2 %wc_0_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_58"/></StgValue>
</operation>

<operation id="670" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin4:3  %add_ln26_36 = add i6 %zext_ln26_58, %sext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="671" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin4:4  %trunc_ln26_4 = trunc i6 %add_ln26_36 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>

<operation id="672" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin4:5  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_4, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="673" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin4:6  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_36, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="674" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin4:7  %sub_ln26_14 = sub i7 %p_shl4, %tmp_80

]]></Node>
<StgValue><ssdm name="sub_ln26_14"/></StgValue>
</operation>

<operation id="675" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
W_Col_Loop_begin4:8  %or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_4)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="676" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="3">
<![CDATA[
W_Col_Loop_begin4:9  %zext_ln26_59 = zext i3 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_59"/></StgValue>
</operation>

<operation id="677" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin4:10  %add_ln26_37 = add i8 %zext_ln26_59, %mul_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="678" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin4:11  %p_shl18_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_37, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="679" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin4:12  %tmp_81 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_37, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="680" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin4:13  %zext_ln26_61 = zext i9 %tmp_81 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_61"/></StgValue>
</operation>

<operation id="681" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin4:14  %sub_ln26_15 = sub i11 %p_shl18_cast, %zext_ln26_61

]]></Node>
<StgValue><ssdm name="sub_ln26_15"/></StgValue>
</operation>

<operation id="682" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin4:15  br label %25

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="683" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end4:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="684" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end4:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="685" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %26 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_4"/></StgValue>
</operation>

<operation id="686" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_4 = phi i3 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %26 ]

]]></Node>
<StgValue><ssdm name="ch_0_4"/></StgValue>
</operation>

<operation id="687" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_4 = icmp eq i3 %ch_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_4"/></StgValue>
</operation>

<operation id="688" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="689" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_4 = add i3 %ch_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="690" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %26

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="691" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_37 = zext i3 %ch_0_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_37"/></StgValue>
</operation>

<operation id="692" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_73 = zext i3 %ch_0_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_73"/></StgValue>
</operation>

<operation id="693" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_43 = add i7 %zext_ln26_37, %sub_ln26_14

]]></Node>
<StgValue><ssdm name="add_ln26_43"/></StgValue>
</operation>

<operation id="694" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_106_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_43, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="695" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_44 = add i11 %zext_ln35_8, %tmp_106_cast

]]></Node>
<StgValue><ssdm name="add_ln26_44"/></StgValue>
</operation>

<operation id="696" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_74 = zext i11 %add_ln26_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_74"/></StgValue>
</operation>

<operation id="697" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_4 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_74

]]></Node>
<StgValue><ssdm name="conv_weights_addr_4"/></StgValue>
</operation>

<operation id="698" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_45 = add i11 %zext_ln26_73, %sub_ln26_15

]]></Node>
<StgValue><ssdm name="add_ln26_45"/></StgValue>
</operation>

<operation id="699" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_75 = zext i11 %add_ln26_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_75"/></StgValue>
</operation>

<operation id="700" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_75

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="701" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_4 = load float* %conv_weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_4"/></StgValue>
</operation>

<operation id="702" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="703" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end4:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="704" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end4:1  br label %24

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="705" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_4 = load float* %conv_weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_4"/></StgValue>
</operation>

<operation id="706" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="707" st_id="67" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="708" st_id="68" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="709" st_id="69" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="710" st_id="70" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="711" st_id="71" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="712" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="713" st_id="72" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_4"/></StgValue>
</operation>

<operation id="714" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %25

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="715" st_id="73" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end4:1  %conv_bias_load_4 = load float* %conv_bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_4"/></StgValue>
</operation>

<operation id="716" st_id="73" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:2  %w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="717" st_id="74" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:2  %w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="718" st_id="75" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:2  %w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="719" st_id="76" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:2  %w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="720" st_id="76" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:9  %tmp_29 = fcmp ogt float %w_sum_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="721" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end4:3  %bitcast_ln34_4 = bitcast float %w_sum_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_4"/></StgValue>
</operation>

<operation id="722" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end4:4  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="723" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end4:5  %trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="724" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end4:6  %icmp_ln34_8 = icmp ne i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_8"/></StgValue>
</operation>

<operation id="725" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end4:7  %icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_9"/></StgValue>
</operation>

<operation id="726" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end4:8  %or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8

]]></Node>
<StgValue><ssdm name="or_ln34_4"/></StgValue>
</operation>

<operation id="727" st_id="77" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end4:9  %tmp_29 = fcmp ogt float %w_sum_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="728" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end4:10  %and_ln34_4 = and i1 %or_ln34_4, %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln34_4"/></StgValue>
</operation>

<operation id="729" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end4:11  %select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_4"/></StgValue>
</operation>

<operation id="730" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end4:12  store float %select_ln34_4, float* %conv_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="731" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end4:13  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="732" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end4:14  br label %22

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_5 = phi i5 [ 0, %Col_Loop4 ], [ %add_ln14_5, %Filter2_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="f_0_5"/></StgValue>
</operation>

<operation id="734" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_5 = icmp eq i5 %f_0_5, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_5"/></StgValue>
</operation>

<operation id="735" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="736" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_5 = add i5 %f_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="737" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_5, label %Col_Loop5, label %Filter2_Loop_begin5

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="738" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="739" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin5:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="740" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin5:2  %zext_ln26_20 = zext i5 %f_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="741" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin5:3  %zext_ln35_10 = zext i5 %f_0_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="742" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin5:4  %add_ln35_15 = add i11 %add_ln35_4, %zext_ln35_10

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="743" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin5:5  %zext_ln35_11 = zext i11 %add_ln35_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="744" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin5:6  %conv_out_addr_5 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="conv_out_addr_5"/></StgValue>
</operation>

<operation id="745" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin5:7  br label %28

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="746" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop5:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="747" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop5:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="748" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop5:2  br label %32

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="749" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_5 = phi i2 [ 0, %Filter2_Loop_begin5 ], [ %add_ln18_5, %W_Row_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="wr_0_5"/></StgValue>
</operation>

<operation id="750" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_5 = phi float [ 0.000000e+00, %Filter2_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_5"/></StgValue>
</operation>

<operation id="751" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_5 = zext i2 %wr_0_5 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="752" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_5 = icmp eq i2 %wr_0_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>

<operation id="753" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="754" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_5 = add i2 %wr_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="755" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_5, label %Filter2_Loop_end5, label %W_Row_Loop_begin5

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="756" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="757" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin5:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="758" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin5:2  %zext_ln26_54 = zext i2 %wr_0_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_54"/></StgValue>
</operation>

<operation id="759" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin5:3  %tmp_79 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="760" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin5:4  %zext_ln26_56 = zext i4 %tmp_79 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_56"/></StgValue>
</operation>

<operation id="761" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin5:5  %sub_ln26_13 = sub i5 %zext_ln26_56, %zext_ln26_54

]]></Node>
<StgValue><ssdm name="sub_ln26_13"/></StgValue>
</operation>

<operation id="762" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin5:6  %sext_ln26_5 = sext i5 %sub_ln26_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_5"/></StgValue>
</operation>

<operation id="763" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin5:7  %add_ln26_5 = add i4 %zext_ln18_5, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="764" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin5:8  %zext_ln26_57 = zext i4 %add_ln26_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_57"/></StgValue>
</operation>

<operation id="765" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin5:9  %mul_ln26_5 = mul i8 %zext_ln26_57, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="766" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin5:10  br label %29

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="767" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end5:0  %conv_bias_addr_5 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_20

]]></Node>
<StgValue><ssdm name="conv_bias_addr_5"/></StgValue>
</operation>

<operation id="768" st_id="79" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end5:1  %conv_bias_load_5 = load float* %conv_bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_5"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_4, %W_Col_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="wc_0_5"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_2 = zext i2 %wc_0_5 to i3

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_5 = icmp eq i2 %wc_0_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_5"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_4 = add i2 %wc_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="775" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="776" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="777" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin5:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="778" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin5:2  %zext_ln26_70 = zext i2 %wc_0_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_70"/></StgValue>
</operation>

<operation id="779" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin5:3  %add_ln26_41 = add i6 %zext_ln26_70, %sext_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_41"/></StgValue>
</operation>

<operation id="780" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin5:4  %trunc_ln26_5 = trunc i6 %add_ln26_41 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_5"/></StgValue>
</operation>

<operation id="781" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin5:5  %p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="782" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin5:6  %tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_41, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="783" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin5:7  %sub_ln26_17 = sub i7 %p_shl5, %tmp_83

]]></Node>
<StgValue><ssdm name="sub_ln26_17"/></StgValue>
</operation>

<operation id="784" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
W_Col_Loop_begin5:8  %add_ln26_14 = add i3 %zext_ln21_2, -3

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="785" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="3">
<![CDATA[
W_Col_Loop_begin5:9  %zext_ln26_71 = zext i3 %add_ln26_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_71"/></StgValue>
</operation>

<operation id="786" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin5:10  %add_ln26_42 = add i8 %zext_ln26_71, %mul_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_42"/></StgValue>
</operation>

<operation id="787" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin5:11  %p_shl22_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_42, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="788" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin5:12  %tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_42, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="789" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin5:13  %zext_ln26_72 = zext i9 %tmp_84 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_72"/></StgValue>
</operation>

<operation id="790" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin5:14  %sub_ln26_18 = sub i11 %p_shl22_cast, %zext_ln26_72

]]></Node>
<StgValue><ssdm name="sub_ln26_18"/></StgValue>
</operation>

<operation id="791" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin5:15  br label %30

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="792" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end5:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="793" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end5:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="794" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %31 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_5"/></StgValue>
</operation>

<operation id="795" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_5 = phi i3 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %31 ]

]]></Node>
<StgValue><ssdm name="ch_0_5"/></StgValue>
</operation>

<operation id="796" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_5 = icmp eq i3 %ch_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_5"/></StgValue>
</operation>

<operation id="797" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="798" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_5 = add i3 %ch_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="799" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %31

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="800" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_43 = zext i3 %ch_0_5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_43"/></StgValue>
</operation>

<operation id="801" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_82 = zext i3 %ch_0_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_82"/></StgValue>
</operation>

<operation id="802" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_48 = add i7 %zext_ln26_43, %sub_ln26_17

]]></Node>
<StgValue><ssdm name="add_ln26_48"/></StgValue>
</operation>

<operation id="803" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_113_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_48, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="804" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_49 = add i11 %zext_ln35_10, %tmp_113_cast

]]></Node>
<StgValue><ssdm name="add_ln26_49"/></StgValue>
</operation>

<operation id="805" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_83 = zext i11 %add_ln26_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_83"/></StgValue>
</operation>

<operation id="806" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_5 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_83

]]></Node>
<StgValue><ssdm name="conv_weights_addr_5"/></StgValue>
</operation>

<operation id="807" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_50 = add i11 %zext_ln26_82, %sub_ln26_18

]]></Node>
<StgValue><ssdm name="add_ln26_50"/></StgValue>
</operation>

<operation id="808" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_84 = zext i11 %add_ln26_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_84"/></StgValue>
</operation>

<operation id="809" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_84

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="810" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_5 = load float* %conv_weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_5"/></StgValue>
</operation>

<operation id="811" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="812" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end5:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="813" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end5:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="814" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_5 = load float* %conv_weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_5"/></StgValue>
</operation>

<operation id="815" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="816" st_id="82" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="817" st_id="83" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="818" st_id="84" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="819" st_id="85" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="820" st_id="86" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_5"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="821" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="822" st_id="87" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_5"/></StgValue>
</operation>

<operation id="823" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %30

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="824" st_id="88" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end5:1  %conv_bias_load_5 = load float* %conv_bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_5"/></StgValue>
</operation>

<operation id="825" st_id="88" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:2  %w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="826" st_id="89" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:2  %w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="827" st_id="90" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:2  %w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="828" st_id="91" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:2  %w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="829" st_id="91" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:9  %tmp_55 = fcmp ogt float %w_sum_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="830" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end5:3  %bitcast_ln34_5 = bitcast float %w_sum_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_5"/></StgValue>
</operation>

<operation id="831" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end5:4  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="832" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end5:5  %trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="833" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end5:6  %icmp_ln34_10 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_10"/></StgValue>
</operation>

<operation id="834" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end5:7  %icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_11"/></StgValue>
</operation>

<operation id="835" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end5:8  %or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10

]]></Node>
<StgValue><ssdm name="or_ln34_5"/></StgValue>
</operation>

<operation id="836" st_id="92" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end5:9  %tmp_55 = fcmp ogt float %w_sum_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="837" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end5:10  %and_ln34_5 = and i1 %or_ln34_5, %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln34_5"/></StgValue>
</operation>

<operation id="838" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end5:11  %select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_5"/></StgValue>
</operation>

<operation id="839" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end5:12  store float %select_ln34_5, float* %conv_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="840" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end5:13  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="841" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end5:14  br label %27

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="842" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_6 = phi i5 [ 0, %Col_Loop5 ], [ %add_ln14_6, %Filter2_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="f_0_6"/></StgValue>
</operation>

<operation id="843" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_6 = icmp eq i5 %f_0_6, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_6"/></StgValue>
</operation>

<operation id="844" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="845" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_6 = add i5 %f_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="846" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_6, label %Col_Loop6, label %Filter2_Loop_begin6

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="847" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="848" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin6:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="849" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin6:2  %zext_ln26_26 = zext i5 %f_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="850" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin6:3  %zext_ln35_12 = zext i5 %f_0_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="851" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin6:4  %add_ln35_16 = add i11 %add_ln35_5, %zext_ln35_12

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="852" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin6:5  %zext_ln35_13 = zext i11 %add_ln35_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_13"/></StgValue>
</operation>

<operation id="853" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin6:6  %conv_out_addr_6 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="conv_out_addr_6"/></StgValue>
</operation>

<operation id="854" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin6:7  br label %33

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="855" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop6:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="856" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop6:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="857" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop6:2  br label %37

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="858" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_6 = phi i2 [ 0, %Filter2_Loop_begin6 ], [ %add_ln18_6, %W_Row_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="wr_0_6"/></StgValue>
</operation>

<operation id="859" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_6 = phi float [ 0.000000e+00, %Filter2_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_6"/></StgValue>
</operation>

<operation id="860" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_6 = zext i2 %wr_0_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="861" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_6 = icmp eq i2 %wr_0_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="862" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="863" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_6 = add i2 %wr_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="864" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_6, label %Filter2_Loop_end6, label %W_Row_Loop_begin6

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="865" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="866" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin6:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="867" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin6:2  %zext_ln26_67 = zext i2 %wr_0_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_67"/></StgValue>
</operation>

<operation id="868" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin6:3  %tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="869" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin6:4  %zext_ln26_68 = zext i4 %tmp_82 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_68"/></StgValue>
</operation>

<operation id="870" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin6:5  %sub_ln26_16 = sub i5 %zext_ln26_68, %zext_ln26_67

]]></Node>
<StgValue><ssdm name="sub_ln26_16"/></StgValue>
</operation>

<operation id="871" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin6:6  %sext_ln26_6 = sext i5 %sub_ln26_16 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_6"/></StgValue>
</operation>

<operation id="872" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin6:7  %add_ln26_6 = add i4 %zext_ln18_6, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="873" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin6:8  %zext_ln26_69 = zext i4 %add_ln26_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_69"/></StgValue>
</operation>

<operation id="874" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin6:9  %mul_ln26_6 = mul i8 %zext_ln26_69, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="875" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin6:10  br label %34

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="876" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end6:0  %conv_bias_addr_6 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_bias_addr_6"/></StgValue>
</operation>

<operation id="877" st_id="94" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end6:1  %conv_bias_load_6 = load float* %conv_bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="878" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_6"/></StgValue>
</operation>

<operation id="879" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_5, %W_Col_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="wc_0_6"/></StgValue>
</operation>

<operation id="880" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_3 = zext i2 %wc_0_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="881" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_6 = icmp eq i2 %wc_0_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_6"/></StgValue>
</operation>

<operation id="882" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="883" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_5 = add i2 %wc_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="884" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="885" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="886" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin6:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="887" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin6:2  %zext_ln26_79 = zext i2 %wc_0_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_79"/></StgValue>
</operation>

<operation id="888" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin6:3  %add_ln26_46 = add i6 %zext_ln26_79, %sext_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_46"/></StgValue>
</operation>

<operation id="889" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin6:4  %trunc_ln26_6 = trunc i6 %add_ln26_46 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_6"/></StgValue>
</operation>

<operation id="890" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin6:5  %p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="891" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin6:6  %tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_46, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="892" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin6:7  %sub_ln26_20 = sub i7 %p_shl6, %tmp_86

]]></Node>
<StgValue><ssdm name="sub_ln26_20"/></StgValue>
</operation>

<operation id="893" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop_begin6:8  %add_ln26_15 = add i4 %zext_ln21_3, 6

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="894" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop_begin6:9  %zext_ln26_80 = zext i4 %add_ln26_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_80"/></StgValue>
</operation>

<operation id="895" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin6:10  %add_ln26_47 = add i8 %zext_ln26_80, %mul_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_47"/></StgValue>
</operation>

<operation id="896" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin6:11  %p_shl26_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_47, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="897" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin6:12  %tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_47, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="898" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin6:13  %zext_ln26_81 = zext i9 %tmp_87 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_81"/></StgValue>
</operation>

<operation id="899" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin6:14  %sub_ln26_21 = sub i11 %p_shl26_cast, %zext_ln26_81

]]></Node>
<StgValue><ssdm name="sub_ln26_21"/></StgValue>
</operation>

<operation id="900" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin6:15  br label %35

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="901" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end6:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="902" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end6:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="903" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %36 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_6"/></StgValue>
</operation>

<operation id="904" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_6 = phi i3 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %36 ]

]]></Node>
<StgValue><ssdm name="ch_0_6"/></StgValue>
</operation>

<operation id="905" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_6 = icmp eq i3 %ch_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_6"/></StgValue>
</operation>

<operation id="906" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="907" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_6 = add i3 %ch_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="908" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %36

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="909" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_49 = zext i3 %ch_0_6 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_49"/></StgValue>
</operation>

<operation id="910" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_91 = zext i3 %ch_0_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_91"/></StgValue>
</operation>

<operation id="911" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_53 = add i7 %zext_ln26_49, %sub_ln26_20

]]></Node>
<StgValue><ssdm name="add_ln26_53"/></StgValue>
</operation>

<operation id="912" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_120_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_53, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="913" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_54 = add i11 %zext_ln35_12, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="add_ln26_54"/></StgValue>
</operation>

<operation id="914" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_92 = zext i11 %add_ln26_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_92"/></StgValue>
</operation>

<operation id="915" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_6 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_92

]]></Node>
<StgValue><ssdm name="conv_weights_addr_6"/></StgValue>
</operation>

<operation id="916" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_55 = add i11 %zext_ln26_91, %sub_ln26_21

]]></Node>
<StgValue><ssdm name="add_ln26_55"/></StgValue>
</operation>

<operation id="917" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_93 = zext i11 %add_ln26_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_93"/></StgValue>
</operation>

<operation id="918" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_93

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="919" st_id="96" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_6 = load float* %conv_weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_6"/></StgValue>
</operation>

<operation id="920" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="921" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end6:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="922" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end6:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="923" st_id="97" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_6 = load float* %conv_weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_6"/></StgValue>
</operation>

<operation id="924" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="925" st_id="97" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="926" st_id="98" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="927" st_id="99" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6

]]></Node>
<StgValue><ssdm name="w_sum_3_6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="928" st_id="100" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6

]]></Node>
<StgValue><ssdm name="w_sum_3_6"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="929" st_id="101" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6

]]></Node>
<StgValue><ssdm name="w_sum_3_6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="930" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="931" st_id="102" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6

]]></Node>
<StgValue><ssdm name="w_sum_3_6"/></StgValue>
</operation>

<operation id="932" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %35

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="933" st_id="103" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end6:1  %conv_bias_load_6 = load float* %conv_bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_6"/></StgValue>
</operation>

<operation id="934" st_id="103" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:2  %w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="935" st_id="104" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:2  %w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="936" st_id="105" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:2  %w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="937" st_id="106" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:2  %w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>

<operation id="938" st_id="106" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:9  %tmp_57 = fcmp ogt float %w_sum_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="939" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end6:3  %bitcast_ln34_6 = bitcast float %w_sum_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_6"/></StgValue>
</operation>

<operation id="940" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end6:4  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="941" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end6:5  %trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="942" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end6:6  %icmp_ln34_12 = icmp ne i8 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_12"/></StgValue>
</operation>

<operation id="943" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end6:7  %icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_13"/></StgValue>
</operation>

<operation id="944" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end6:8  %or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12

]]></Node>
<StgValue><ssdm name="or_ln34_6"/></StgValue>
</operation>

<operation id="945" st_id="107" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end6:9  %tmp_57 = fcmp ogt float %w_sum_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="946" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end6:10  %and_ln34_6 = and i1 %or_ln34_6, %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln34_6"/></StgValue>
</operation>

<operation id="947" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end6:11  %select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_6"/></StgValue>
</operation>

<operation id="948" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end6:12  store float %select_ln34_6, float* %conv_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="949" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end6:13  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="950" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end6:14  br label %32

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="951" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_7 = phi i5 [ 0, %Col_Loop6 ], [ %add_ln14_7, %Filter2_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="f_0_7"/></StgValue>
</operation>

<operation id="952" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_7 = icmp eq i5 %f_0_7, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_7"/></StgValue>
</operation>

<operation id="953" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="954" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_7 = add i5 %f_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>

<operation id="955" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_7, label %Col_Loop7, label %Filter2_Loop_begin7

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="956" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="957" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin7:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="958" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin7:2  %zext_ln26_32 = zext i5 %f_0_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_32"/></StgValue>
</operation>

<operation id="959" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin7:3  %zext_ln35_14 = zext i5 %f_0_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_14"/></StgValue>
</operation>

<operation id="960" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin7:4  %add_ln35_17 = add i11 %add_ln35_6, %zext_ln35_14

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="961" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin7:5  %zext_ln35_15 = zext i11 %add_ln35_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_15"/></StgValue>
</operation>

<operation id="962" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin7:6  %conv_out_addr_7 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="conv_out_addr_7"/></StgValue>
</operation>

<operation id="963" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin7:7  br label %38

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="964" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop7:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="965" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop7:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="966" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop7:2  br label %42

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="967" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_7 = phi i2 [ 0, %Filter2_Loop_begin7 ], [ %add_ln18_7, %W_Row_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="wr_0_7"/></StgValue>
</operation>

<operation id="968" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_7 = phi float [ 0.000000e+00, %Filter2_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_7"/></StgValue>
</operation>

<operation id="969" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_7 = zext i2 %wr_0_7 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="970" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_7 = icmp eq i2 %wr_0_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="971" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="972" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_7 = add i2 %wr_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="973" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_7, label %Filter2_Loop_end7, label %W_Row_Loop_begin7

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="974" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="975" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin7:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="976" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin7:2  %zext_ln26_76 = zext i2 %wr_0_7 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_76"/></StgValue>
</operation>

<operation id="977" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin7:3  %tmp_85 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="978" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin7:4  %zext_ln26_77 = zext i4 %tmp_85 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_77"/></StgValue>
</operation>

<operation id="979" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin7:5  %sub_ln26_19 = sub i5 %zext_ln26_77, %zext_ln26_76

]]></Node>
<StgValue><ssdm name="sub_ln26_19"/></StgValue>
</operation>

<operation id="980" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin7:6  %sext_ln26_7 = sext i5 %sub_ln26_19 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_7"/></StgValue>
</operation>

<operation id="981" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin7:7  %add_ln26_7 = add i4 %zext_ln18_7, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="982" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin7:8  %zext_ln26_78 = zext i4 %add_ln26_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_78"/></StgValue>
</operation>

<operation id="983" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin7:9  %mul_ln26_7 = mul i8 %zext_ln26_78, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="984" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin7:10  br label %39

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="985" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end7:0  %conv_bias_addr_7 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_32

]]></Node>
<StgValue><ssdm name="conv_bias_addr_7"/></StgValue>
</operation>

<operation id="986" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end7:1  %conv_bias_load_7 = load float* %conv_bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_7"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="987" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_7"/></StgValue>
</operation>

<operation id="988" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_6, %W_Col_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="wc_0_7"/></StgValue>
</operation>

<operation id="989" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_4 = zext i2 %wc_0_7 to i4

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="990" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_7 = icmp eq i2 %wc_0_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_7"/></StgValue>
</operation>

<operation id="991" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="992" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_6 = add i2 %wc_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="993" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="994" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="995" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin7:1  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="996" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin7:2  %zext_ln26_88 = zext i2 %wc_0_7 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_88"/></StgValue>
</operation>

<operation id="997" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin7:3  %add_ln26_51 = add i6 %zext_ln26_88, %sext_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_51"/></StgValue>
</operation>

<operation id="998" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin7:4  %trunc_ln26_7 = trunc i6 %add_ln26_51 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_7"/></StgValue>
</operation>

<operation id="999" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin7:5  %p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_7, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="1000" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin7:6  %tmp_89 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_51, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1001" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin7:7  %sub_ln26_23 = sub i7 %p_shl7, %tmp_89

]]></Node>
<StgValue><ssdm name="sub_ln26_23"/></StgValue>
</operation>

<operation id="1002" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop_begin7:8  %add_ln26_16 = add i4 %zext_ln21_4, 7

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>

<operation id="1003" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop_begin7:9  %zext_ln26_89 = zext i4 %add_ln26_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_89"/></StgValue>
</operation>

<operation id="1004" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin7:10  %add_ln26_52 = add i8 %zext_ln26_89, %mul_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_52"/></StgValue>
</operation>

<operation id="1005" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin7:11  %p_shl30_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_52, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="1006" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin7:12  %tmp_90 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_52, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1007" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin7:13  %zext_ln26_90 = zext i9 %tmp_90 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_90"/></StgValue>
</operation>

<operation id="1008" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin7:14  %sub_ln26_24 = sub i11 %p_shl30_cast, %zext_ln26_90

]]></Node>
<StgValue><ssdm name="sub_ln26_24"/></StgValue>
</operation>

<operation id="1009" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin7:15  br label %40

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1010" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end7:0  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1011" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end7:1  br label %38

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1012" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %41 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_7"/></StgValue>
</operation>

<operation id="1013" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_7 = phi i3 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %41 ]

]]></Node>
<StgValue><ssdm name="ch_0_7"/></StgValue>
</operation>

<operation id="1014" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_7 = icmp eq i3 %ch_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_7"/></StgValue>
</operation>

<operation id="1015" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1016" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_7 = add i3 %ch_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="1017" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %41

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1018" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_55 = zext i3 %ch_0_7 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_55"/></StgValue>
</operation>

<operation id="1019" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_100 = zext i3 %ch_0_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_100"/></StgValue>
</operation>

<operation id="1020" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_58 = add i7 %zext_ln26_55, %sub_ln26_23

]]></Node>
<StgValue><ssdm name="add_ln26_58"/></StgValue>
</operation>

<operation id="1021" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_127_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_58, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="1022" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_59 = add i11 %zext_ln35_14, %tmp_127_cast

]]></Node>
<StgValue><ssdm name="add_ln26_59"/></StgValue>
</operation>

<operation id="1023" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_101 = zext i11 %add_ln26_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_101"/></StgValue>
</operation>

<operation id="1024" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_7 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_101

]]></Node>
<StgValue><ssdm name="conv_weights_addr_7"/></StgValue>
</operation>

<operation id="1025" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_60 = add i11 %zext_ln26_100, %sub_ln26_24

]]></Node>
<StgValue><ssdm name="add_ln26_60"/></StgValue>
</operation>

<operation id="1026" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_102 = zext i11 %add_ln26_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_102"/></StgValue>
</operation>

<operation id="1027" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_102

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="1028" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_7 = load float* %conv_weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_7"/></StgValue>
</operation>

<operation id="1029" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="1030" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end7:0  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1031" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end7:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1032" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_7 = load float* %conv_weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_7"/></StgValue>
</operation>

<operation id="1033" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="1034" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1035" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1036" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7

]]></Node>
<StgValue><ssdm name="w_sum_3_7"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1037" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7

]]></Node>
<StgValue><ssdm name="w_sum_3_7"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1038" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7

]]></Node>
<StgValue><ssdm name="w_sum_3_7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1039" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1040" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7

]]></Node>
<StgValue><ssdm name="w_sum_3_7"/></StgValue>
</operation>

<operation id="1041" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %40

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1042" st_id="118" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end7:1  %conv_bias_load_7 = load float* %conv_bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_7"/></StgValue>
</operation>

<operation id="1043" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:2  %w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1044" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:2  %w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1045" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:2  %w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1046" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:2  %w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>

<operation id="1047" st_id="121" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:9  %tmp_59 = fcmp ogt float %w_sum_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1048" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end7:3  %bitcast_ln34_7 = bitcast float %w_sum_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_7"/></StgValue>
</operation>

<operation id="1049" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end7:4  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1050" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end7:5  %trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="1051" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end7:6  %icmp_ln34_14 = icmp ne i8 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_14"/></StgValue>
</operation>

<operation id="1052" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end7:7  %icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_15"/></StgValue>
</operation>

<operation id="1053" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end7:8  %or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14

]]></Node>
<StgValue><ssdm name="or_ln34_7"/></StgValue>
</operation>

<operation id="1054" st_id="122" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end7:9  %tmp_59 = fcmp ogt float %w_sum_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1055" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end7:10  %and_ln34_7 = and i1 %or_ln34_7, %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln34_7"/></StgValue>
</operation>

<operation id="1056" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end7:11  %select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_7"/></StgValue>
</operation>

<operation id="1057" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end7:12  store float %select_ln34_7, float* %conv_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1058" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end7:13  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1059" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end7:14  br label %37

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1060" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_8 = phi i5 [ 0, %Col_Loop7 ], [ %add_ln14_8, %Filter2_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="f_0_8"/></StgValue>
</operation>

<operation id="1061" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_8 = icmp eq i5 %f_0_8, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_8"/></StgValue>
</operation>

<operation id="1062" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1063" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_8 = add i5 %f_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln14_8"/></StgValue>
</operation>

<operation id="1064" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_8, label %Col_Loop8, label %Filter2_Loop_begin8

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1065" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1066" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin8:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1067" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin8:2  %zext_ln26_38 = zext i5 %f_0_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_38"/></StgValue>
</operation>

<operation id="1068" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin8:3  %zext_ln35_16 = zext i5 %f_0_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_16"/></StgValue>
</operation>

<operation id="1069" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin8:4  %add_ln35_18 = add i11 %add_ln35_7, %zext_ln35_16

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="1070" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin8:5  %zext_ln35_17 = zext i11 %add_ln35_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_17"/></StgValue>
</operation>

<operation id="1071" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin8:6  %conv_out_addr_8 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="conv_out_addr_8"/></StgValue>
</operation>

<operation id="1072" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin8:7  br label %43

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1073" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop8:0  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1074" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop8:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1075" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop8:2  br label %47

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1076" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_8 = phi i2 [ 0, %Filter2_Loop_begin8 ], [ %add_ln18_8, %W_Row_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="wr_0_8"/></StgValue>
</operation>

<operation id="1077" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_8 = phi float [ 0.000000e+00, %Filter2_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_8"/></StgValue>
</operation>

<operation id="1078" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_8 = zext i2 %wr_0_8 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="1079" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_8 = icmp eq i2 %wr_0_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>

<operation id="1080" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1081" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_8 = add i2 %wr_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="1082" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_8, label %Filter2_Loop_end8, label %W_Row_Loop_begin8

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1083" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1084" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin8:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1085" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin8:2  %zext_ln26_85 = zext i2 %wr_0_8 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_85"/></StgValue>
</operation>

<operation id="1086" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin8:3  %tmp_88 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1087" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin8:4  %zext_ln26_86 = zext i4 %tmp_88 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_86"/></StgValue>
</operation>

<operation id="1088" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin8:5  %sub_ln26_22 = sub i5 %zext_ln26_86, %zext_ln26_85

]]></Node>
<StgValue><ssdm name="sub_ln26_22"/></StgValue>
</operation>

<operation id="1089" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin8:6  %sext_ln26_8 = sext i5 %sub_ln26_22 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_8"/></StgValue>
</operation>

<operation id="1090" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin8:7  %add_ln26_8 = add i4 %zext_ln18_8, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="1091" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin8:8  %zext_ln26_87 = zext i4 %add_ln26_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_87"/></StgValue>
</operation>

<operation id="1092" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin8:9  %mul_ln26_8 = mul i8 %zext_ln26_87, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="1093" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin8:10  br label %44

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1094" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end8:0  %conv_bias_addr_8 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_38

]]></Node>
<StgValue><ssdm name="conv_bias_addr_8"/></StgValue>
</operation>

<operation id="1095" st_id="124" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end8:1  %conv_bias_load_8 = load float* %conv_bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_8"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1096" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_8"/></StgValue>
</operation>

<operation id="1097" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_7, %W_Col_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="wc_0_8"/></StgValue>
</operation>

<operation id="1098" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln21_8 = icmp eq i2 %wc_0_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_8"/></StgValue>
</operation>

<operation id="1099" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1100" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln21_7 = add i2 %wc_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="1101" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1102" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="1103" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin8:1  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1104" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin8:2  %zext_ln26_97 = zext i2 %wc_0_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_97"/></StgValue>
</operation>

<operation id="1105" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin8:3  %add_ln26_56 = add i6 %zext_ln26_97, %sext_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln26_56"/></StgValue>
</operation>

<operation id="1106" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin8:4  %trunc_ln26_8 = trunc i6 %add_ln26_56 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="1107" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin8:5  %p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="1108" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin8:6  %tmp_92 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_56, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1109" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin8:7  %sub_ln26_26 = sub i7 %p_shl8, %tmp_92

]]></Node>
<StgValue><ssdm name="sub_ln26_26"/></StgValue>
</operation>

<operation id="1110" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Col_Loop_begin8:8  %or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_8)

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="1111" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop_begin8:9  %zext_ln26_98 = zext i4 %or_ln26_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_98"/></StgValue>
</operation>

<operation id="1112" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin8:10  %add_ln26_57 = add i8 %zext_ln26_98, %mul_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln26_57"/></StgValue>
</operation>

<operation id="1113" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin8:11  %p_shl34_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_57, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="1114" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin8:12  %tmp_93 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_57, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1115" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin8:13  %zext_ln26_99 = zext i9 %tmp_93 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_99"/></StgValue>
</operation>

<operation id="1116" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin8:14  %sub_ln26_27 = sub i11 %p_shl34_cast, %zext_ln26_99

]]></Node>
<StgValue><ssdm name="sub_ln26_27"/></StgValue>
</operation>

<operation id="1117" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin8:15  br label %45

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1118" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end8:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1119" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end8:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1120" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %46 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_8"/></StgValue>
</operation>

<operation id="1121" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_8 = phi i3 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %46 ]

]]></Node>
<StgValue><ssdm name="ch_0_8"/></StgValue>
</operation>

<operation id="1122" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_8 = icmp eq i3 %ch_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_8"/></StgValue>
</operation>

<operation id="1123" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1124" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_8 = add i3 %ch_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>

<operation id="1125" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %46

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1126" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_60 = zext i3 %ch_0_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_60"/></StgValue>
</operation>

<operation id="1127" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_109 = zext i3 %ch_0_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_109"/></StgValue>
</operation>

<operation id="1128" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_63 = add i7 %zext_ln26_60, %sub_ln26_26

]]></Node>
<StgValue><ssdm name="add_ln26_63"/></StgValue>
</operation>

<operation id="1129" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_134_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_63, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="1130" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_64 = add i11 %zext_ln35_16, %tmp_134_cast

]]></Node>
<StgValue><ssdm name="add_ln26_64"/></StgValue>
</operation>

<operation id="1131" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_110 = zext i11 %add_ln26_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_110"/></StgValue>
</operation>

<operation id="1132" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_8 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_110

]]></Node>
<StgValue><ssdm name="conv_weights_addr_8"/></StgValue>
</operation>

<operation id="1133" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_65 = add i11 %zext_ln26_109, %sub_ln26_27

]]></Node>
<StgValue><ssdm name="add_ln26_65"/></StgValue>
</operation>

<operation id="1134" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_111 = zext i11 %add_ln26_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_111"/></StgValue>
</operation>

<operation id="1135" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_111

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="1136" st_id="126" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_8 = load float* %conv_weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_8"/></StgValue>
</operation>

<operation id="1137" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="1138" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end8:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1139" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end8:1  br label %44

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1140" st_id="127" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_8 = load float* %conv_weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_8"/></StgValue>
</operation>

<operation id="1141" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="1142" st_id="127" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1143" st_id="128" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1144" st_id="129" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8

]]></Node>
<StgValue><ssdm name="w_sum_3_8"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1145" st_id="130" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8

]]></Node>
<StgValue><ssdm name="w_sum_3_8"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1146" st_id="131" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8

]]></Node>
<StgValue><ssdm name="w_sum_3_8"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1147" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1148" st_id="132" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8

]]></Node>
<StgValue><ssdm name="w_sum_3_8"/></StgValue>
</operation>

<operation id="1149" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %45

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1150" st_id="133" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end8:1  %conv_bias_load_8 = load float* %conv_bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_8"/></StgValue>
</operation>

<operation id="1151" st_id="133" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:2  %w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1152" st_id="134" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:2  %w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1153" st_id="135" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:2  %w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1154" st_id="136" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:2  %w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>

<operation id="1155" st_id="136" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:9  %tmp_61 = fcmp ogt float %w_sum_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1156" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end8:3  %bitcast_ln34_8 = bitcast float %w_sum_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_8"/></StgValue>
</operation>

<operation id="1157" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end8:4  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1158" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end8:5  %trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>

<operation id="1159" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end8:6  %icmp_ln34_16 = icmp ne i8 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_16"/></StgValue>
</operation>

<operation id="1160" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end8:7  %icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_17"/></StgValue>
</operation>

<operation id="1161" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end8:8  %or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16

]]></Node>
<StgValue><ssdm name="or_ln34_8"/></StgValue>
</operation>

<operation id="1162" st_id="137" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end8:9  %tmp_61 = fcmp ogt float %w_sum_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1163" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end8:10  %and_ln34_8 = and i1 %or_ln34_8, %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln34_8"/></StgValue>
</operation>

<operation id="1164" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end8:11  %select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_8"/></StgValue>
</operation>

<operation id="1165" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end8:12  store float %select_ln34_8, float* %conv_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1166" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end8:13  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1167" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end8:14  br label %42

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1168" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_9 = phi i5 [ 0, %Col_Loop8 ], [ %add_ln14_9, %Filter2_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="f_0_9"/></StgValue>
</operation>

<operation id="1169" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_9 = icmp eq i5 %f_0_9, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_9"/></StgValue>
</operation>

<operation id="1170" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1171" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_9 = add i5 %f_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln14_9"/></StgValue>
</operation>

<operation id="1172" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_9, label %Col_Loop9, label %Filter2_Loop_begin9

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1173" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1174" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin9:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1175" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin9:2  %zext_ln26_44 = zext i5 %f_0_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_44"/></StgValue>
</operation>

<operation id="1176" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin9:3  %zext_ln35_18 = zext i5 %f_0_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_18"/></StgValue>
</operation>

<operation id="1177" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin9:4  %add_ln35_19 = add i11 %add_ln35_8, %zext_ln35_18

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="1178" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin9:5  %zext_ln35_19 = zext i11 %add_ln35_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_19"/></StgValue>
</operation>

<operation id="1179" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin9:6  %conv_out_addr_9 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="conv_out_addr_9"/></StgValue>
</operation>

<operation id="1180" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin9:7  br label %48

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1181" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop9:0  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1182" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop9:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1183" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop9:2  br label %52

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1184" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_9 = phi i2 [ 0, %Filter2_Loop_begin9 ], [ %add_ln18_9, %W_Row_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="wr_0_9"/></StgValue>
</operation>

<operation id="1185" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_9 = phi float [ 0.000000e+00, %Filter2_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_9"/></StgValue>
</operation>

<operation id="1186" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_9 = zext i2 %wr_0_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="1187" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_9 = icmp eq i2 %wr_0_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_9"/></StgValue>
</operation>

<operation id="1188" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1189" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_9 = add i2 %wr_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="1190" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_9, label %Filter2_Loop_end9, label %W_Row_Loop_begin9

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1191" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1192" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin9:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1193" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin9:2  %zext_ln26_94 = zext i2 %wr_0_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_94"/></StgValue>
</operation>

<operation id="1194" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin9:3  %tmp_91 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1195" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin9:4  %zext_ln26_95 = zext i4 %tmp_91 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_95"/></StgValue>
</operation>

<operation id="1196" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin9:5  %sub_ln26_25 = sub i5 %zext_ln26_95, %zext_ln26_94

]]></Node>
<StgValue><ssdm name="sub_ln26_25"/></StgValue>
</operation>

<operation id="1197" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin9:6  %sext_ln26_9 = sext i5 %sub_ln26_25 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_9"/></StgValue>
</operation>

<operation id="1198" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin9:7  %add_ln26_9 = add i4 %zext_ln18_9, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="1199" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin9:8  %zext_ln26_96 = zext i4 %add_ln26_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_96"/></StgValue>
</operation>

<operation id="1200" st_id="139" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin9:9  %mul_ln26_9 = mul i8 %zext_ln26_96, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="1201" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin9:10  br label %49

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1202" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end9:0  %conv_bias_addr_9 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_44

]]></Node>
<StgValue><ssdm name="conv_bias_addr_9"/></StgValue>
</operation>

<operation id="1203" st_id="139" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end9:1  %conv_bias_load_9 = load float* %conv_bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_9"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1204" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_9"/></StgValue>
</operation>

<operation id="1205" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_8, %W_Col_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="wc_0_9"/></StgValue>
</operation>

<operation id="1206" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_5 = zext i2 %wc_0_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="1207" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_9 = icmp eq i2 %wc_0_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_9"/></StgValue>
</operation>

<operation id="1208" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1209" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_8 = add i2 %wc_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="1210" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1211" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="1212" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin9:1  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1213" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin9:2  %zext_ln26_106 = zext i2 %wc_0_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_106"/></StgValue>
</operation>

<operation id="1214" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin9:3  %add_ln26_61 = add i6 %zext_ln26_106, %sext_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_61"/></StgValue>
</operation>

<operation id="1215" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin9:4  %trunc_ln26_9 = trunc i6 %add_ln26_61 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="1216" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin9:5  %p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="1217" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin9:6  %tmp_95 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_61, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1218" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin9:7  %sub_ln26_29 = sub i7 %p_shl9, %tmp_95

]]></Node>
<StgValue><ssdm name="sub_ln26_29"/></StgValue>
</operation>

<operation id="1219" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop_begin9:8  %add_ln26_17 = add i4 %zext_ln21_5, -7

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>

<operation id="1220" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop_begin9:9  %zext_ln26_107 = zext i4 %add_ln26_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_107"/></StgValue>
</operation>

<operation id="1221" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin9:10  %add_ln26_62 = add i8 %zext_ln26_107, %mul_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_62"/></StgValue>
</operation>

<operation id="1222" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin9:11  %p_shl38_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_62, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="1223" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin9:12  %tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_62, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1224" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin9:13  %zext_ln26_108 = zext i9 %tmp_96 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_108"/></StgValue>
</operation>

<operation id="1225" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin9:14  %sub_ln26_30 = sub i11 %p_shl38_cast, %zext_ln26_108

]]></Node>
<StgValue><ssdm name="sub_ln26_30"/></StgValue>
</operation>

<operation id="1226" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin9:15  br label %50

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1227" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end9:0  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1228" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end9:1  br label %48

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1229" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %51 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_9"/></StgValue>
</operation>

<operation id="1230" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_9 = phi i3 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %51 ]

]]></Node>
<StgValue><ssdm name="ch_0_9"/></StgValue>
</operation>

<operation id="1231" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_9 = icmp eq i3 %ch_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_9"/></StgValue>
</operation>

<operation id="1232" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1233" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_9 = add i3 %ch_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="1234" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %51

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1235" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_63 = zext i3 %ch_0_9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_63"/></StgValue>
</operation>

<operation id="1236" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_115 = zext i3 %ch_0_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_115"/></StgValue>
</operation>

<operation id="1237" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_68 = add i7 %zext_ln26_63, %sub_ln26_29

]]></Node>
<StgValue><ssdm name="add_ln26_68"/></StgValue>
</operation>

<operation id="1238" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_140_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_68, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1239" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_69 = add i11 %zext_ln35_18, %tmp_140_cast

]]></Node>
<StgValue><ssdm name="add_ln26_69"/></StgValue>
</operation>

<operation id="1240" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_116 = zext i11 %add_ln26_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_116"/></StgValue>
</operation>

<operation id="1241" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_9 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_116

]]></Node>
<StgValue><ssdm name="conv_weights_addr_9"/></StgValue>
</operation>

<operation id="1242" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_70 = add i11 %zext_ln26_115, %sub_ln26_30

]]></Node>
<StgValue><ssdm name="add_ln26_70"/></StgValue>
</operation>

<operation id="1243" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_117 = zext i11 %add_ln26_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_117"/></StgValue>
</operation>

<operation id="1244" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_117

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="1245" st_id="141" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_9 = load float* %conv_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_9"/></StgValue>
</operation>

<operation id="1246" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="1247" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end9:0  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1248" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end9:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1249" st_id="142" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_9 = load float* %conv_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_9"/></StgValue>
</operation>

<operation id="1250" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="1251" st_id="142" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1252" st_id="143" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1253" st_id="144" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9

]]></Node>
<StgValue><ssdm name="w_sum_3_9"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1254" st_id="145" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9

]]></Node>
<StgValue><ssdm name="w_sum_3_9"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1255" st_id="146" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9

]]></Node>
<StgValue><ssdm name="w_sum_3_9"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1256" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1257" st_id="147" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9

]]></Node>
<StgValue><ssdm name="w_sum_3_9"/></StgValue>
</operation>

<operation id="1258" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %50

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1259" st_id="148" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end9:1  %conv_bias_load_9 = load float* %conv_bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_9"/></StgValue>
</operation>

<operation id="1260" st_id="148" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:2  %w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1261" st_id="149" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:2  %w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1262" st_id="150" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:2  %w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1263" st_id="151" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:2  %w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>

<operation id="1264" st_id="151" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:9  %tmp_63 = fcmp ogt float %w_sum_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1265" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end9:3  %bitcast_ln34_9 = bitcast float %w_sum_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_9"/></StgValue>
</operation>

<operation id="1266" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end9:4  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1267" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end9:5  %trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_9"/></StgValue>
</operation>

<operation id="1268" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end9:6  %icmp_ln34_18 = icmp ne i8 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_18"/></StgValue>
</operation>

<operation id="1269" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end9:7  %icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_19"/></StgValue>
</operation>

<operation id="1270" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end9:8  %or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18

]]></Node>
<StgValue><ssdm name="or_ln34_9"/></StgValue>
</operation>

<operation id="1271" st_id="152" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end9:9  %tmp_63 = fcmp ogt float %w_sum_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1272" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end9:10  %and_ln34_9 = and i1 %or_ln34_9, %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln34_9"/></StgValue>
</operation>

<operation id="1273" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end9:11  %select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_9"/></StgValue>
</operation>

<operation id="1274" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end9:12  store float %select_ln34_9, float* %conv_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1275" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end9:13  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1276" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end9:14  br label %47

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1277" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %f_0_10 = phi i5 [ 0, %Col_Loop9 ], [ %add_ln14_10, %Filter2_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="f_0_10"/></StgValue>
</operation>

<operation id="1278" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln14_10 = icmp eq i5 %f_0_10, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14_10"/></StgValue>
</operation>

<operation id="1279" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1280" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln14_10 = add i5 %f_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln14_10"/></StgValue>
</operation>

<operation id="1281" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14_10, label %Col_Loop_end, label %Filter2_Loop_begin10

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1282" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1283" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin10:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1284" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin10:2  %zext_ln26_50 = zext i5 %f_0_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_50"/></StgValue>
</operation>

<operation id="1285" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="11" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin10:3  %zext_ln35_20 = zext i5 %f_0_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_20"/></StgValue>
</operation>

<operation id="1286" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter2_Loop_begin10:4  %add_ln35_20 = add i11 %add_ln35_9, %zext_ln35_20

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="1287" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="11">
<![CDATA[
Filter2_Loop_begin10:5  %zext_ln35_21 = zext i11 %add_ln35_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_21"/></StgValue>
</operation>

<operation id="1288" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin10:6  %conv_out_addr_10 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="conv_out_addr_10"/></StgValue>
</operation>

<operation id="1289" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin10:7  br label %53

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1290" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1291" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1292" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %wr_0_10 = phi i2 [ 0, %Filter2_Loop_begin10 ], [ %add_ln18_10, %W_Row_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="wr_0_10"/></StgValue>
</operation>

<operation id="1293" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %w_sum_0_10 = phi float [ 0.000000e+00, %Filter2_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_10"/></StgValue>
</operation>

<operation id="1294" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln18_10 = zext i2 %wr_0_10 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="1295" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln18_10 = icmp eq i2 %wr_0_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_10"/></StgValue>
</operation>

<operation id="1296" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1297" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln18_10 = add i2 %wr_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="1298" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln18_10, label %Filter2_Loop_end10, label %W_Row_Loop_begin10

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="1299" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1300" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin10:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1301" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin10:2  %zext_ln26_103 = zext i2 %wr_0_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_103"/></StgValue>
</operation>

<operation id="1302" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin10:3  %tmp_94 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1303" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin10:4  %zext_ln26_104 = zext i4 %tmp_94 to i5

]]></Node>
<StgValue><ssdm name="zext_ln26_104"/></StgValue>
</operation>

<operation id="1304" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin10:5  %sub_ln26_28 = sub i5 %zext_ln26_104, %zext_ln26_103

]]></Node>
<StgValue><ssdm name="sub_ln26_28"/></StgValue>
</operation>

<operation id="1305" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin10:6  %sext_ln26_10 = sext i5 %sub_ln26_28 to i6

]]></Node>
<StgValue><ssdm name="sext_ln26_10"/></StgValue>
</operation>

<operation id="1306" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop_begin10:7  %add_ln26_10 = add i4 %zext_ln18_10, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="1307" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop_begin10:8  %zext_ln26_105 = zext i4 %add_ln26_10 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_105"/></StgValue>
</operation>

<operation id="1308" st_id="154" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin10:9  %mul_ln26_10 = mul i8 %zext_ln26_105, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="1309" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_begin10:10  br label %54

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1310" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end10:0  %conv_bias_addr_10 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_50

]]></Node>
<StgValue><ssdm name="conv_bias_addr_10"/></StgValue>
</operation>

<operation id="1311" st_id="154" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end10:1  %conv_bias_load_10 = load float* %conv_bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_10"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1312" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="w_sum_1_10"/></StgValue>
</operation>

<operation id="1313" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_9, %W_Col_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="wc_0_10"/></StgValue>
</operation>

<operation id="1314" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln21_6 = zext i2 %wc_0_10 to i4

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="1315" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln21_10 = icmp eq i2 %wc_0_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21_10"/></StgValue>
</operation>

<operation id="1316" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1317" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln21_9 = add i2 %wc_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="1318" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="1319" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="1320" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop_begin10:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1321" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="6" op_0_bw="2">
<![CDATA[
W_Col_Loop_begin10:2  %zext_ln26_112 = zext i2 %wc_0_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_112"/></StgValue>
</operation>

<operation id="1322" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Col_Loop_begin10:3  %add_ln26_66 = add i6 %zext_ln26_112, %sext_ln26_10

]]></Node>
<StgValue><ssdm name="add_ln26_66"/></StgValue>
</operation>

<operation id="1323" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="4" op_0_bw="6">
<![CDATA[
W_Col_Loop_begin10:4  %trunc_ln26_10 = trunc i6 %add_ln26_66 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln26_10"/></StgValue>
</operation>

<operation id="1324" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin10:5  %p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_10, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="1325" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin10:6  %tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_66, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1326" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Col_Loop_begin10:7  %sub_ln26_31 = sub i7 %p_shl10, %tmp_97

]]></Node>
<StgValue><ssdm name="sub_ln26_31"/></StgValue>
</operation>

<operation id="1327" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop_begin10:8  %add_ln26_18 = add i4 %zext_ln21_6, -6

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="1328" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop_begin10:9  %zext_ln26_113 = zext i4 %add_ln26_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_113"/></StgValue>
</operation>

<operation id="1329" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop_begin10:10  %add_ln26_67 = add i8 %zext_ln26_113, %mul_ln26_10

]]></Node>
<StgValue><ssdm name="add_ln26_67"/></StgValue>
</operation>

<operation id="1330" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Col_Loop_begin10:11  %p_shl42_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_67, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="1331" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Col_Loop_begin10:12  %tmp_98 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_67, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1332" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="11" op_0_bw="9">
<![CDATA[
W_Col_Loop_begin10:13  %zext_ln26_114 = zext i9 %tmp_98 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_114"/></StgValue>
</operation>

<operation id="1333" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Col_Loop_begin10:14  %sub_ln26_32 = sub i11 %p_shl42_cast, %zext_ln26_114

]]></Node>
<StgValue><ssdm name="sub_ln26_32"/></StgValue>
</operation>

<operation id="1334" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_begin10:15  br label %55

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1335" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end10:0  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1336" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop_end10:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1337" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %56 ]

]]></Node>
<StgValue><ssdm name="w_sum_2_10"/></StgValue>
</operation>

<operation id="1338" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %ch_0_10 = phi i3 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %56 ]

]]></Node>
<StgValue><ssdm name="ch_0_10"/></StgValue>
</operation>

<operation id="1339" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln24_10 = icmp eq i3 %ch_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24_10"/></StgValue>
</operation>

<operation id="1340" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1341" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln24_10 = add i3 %ch_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln24_10"/></StgValue>
</operation>

<operation id="1342" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %56

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="1343" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_64 = zext i3 %ch_0_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_64"/></StgValue>
</operation>

<operation id="1344" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="11" op_0_bw="3">
<![CDATA[
:2  %zext_ln26_118 = zext i3 %ch_0_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_118"/></StgValue>
</operation>

<operation id="1345" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_71 = add i7 %zext_ln26_64, %sub_ln26_31

]]></Node>
<StgValue><ssdm name="add_ln26_71"/></StgValue>
</operation>

<operation id="1346" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %tmp_142_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_71, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="1347" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln26_72 = add i11 %zext_ln35_20, %tmp_142_cast

]]></Node>
<StgValue><ssdm name="add_ln26_72"/></StgValue>
</operation>

<operation id="1348" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln26_119 = zext i11 %add_ln26_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_119"/></StgValue>
</operation>

<operation id="1349" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_addr_10 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_119

]]></Node>
<StgValue><ssdm name="conv_weights_addr_10"/></StgValue>
</operation>

<operation id="1350" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln26_73 = add i11 %zext_ln26_118, %sub_ln26_32

]]></Node>
<StgValue><ssdm name="add_ln26_73"/></StgValue>
</operation>

<operation id="1351" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln26_120 = zext i11 %add_ln26_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_120"/></StgValue>
</operation>

<operation id="1352" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_120

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="1353" st_id="156" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_10 = load float* %conv_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_10"/></StgValue>
</operation>

<operation id="1354" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="1355" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop_end10:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1356" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop_end10:1  br label %54

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1357" st_id="157" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
:11  %conv_weights_load_10 = load float* %conv_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_load_10"/></StgValue>
</operation>

<operation id="1358" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="10">
<![CDATA[
:12  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="1359" st_id="157" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_s = fmul float %conv_weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1360" st_id="158" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1_s = fmul float %conv_weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1361" st_id="159" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s

]]></Node>
<StgValue><ssdm name="w_sum_3_s"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1362" st_id="160" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s

]]></Node>
<StgValue><ssdm name="w_sum_3_s"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1363" st_id="161" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s

]]></Node>
<StgValue><ssdm name="w_sum_3_s"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1364" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1365" st_id="162" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s

]]></Node>
<StgValue><ssdm name="w_sum_3_s"/></StgValue>
</operation>

<operation id="1366" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %55

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1367" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end10:1  %conv_bias_load_10 = load float* %conv_bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load_10"/></StgValue>
</operation>

<operation id="1368" st_id="163" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:2  %w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1369" st_id="164" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:2  %w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1370" st_id="165" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:2  %w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1371" st_id="166" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:2  %w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>

<operation id="1372" st_id="166" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:9  %tmp_65 = fcmp ogt float %w_sum_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1373" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end10:3  %bitcast_ln34_10 = bitcast float %w_sum_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34_10"/></StgValue>
</operation>

<operation id="1374" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end10:4  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1375" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end10:5  %trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34_10"/></StgValue>
</operation>

<operation id="1376" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end10:6  %icmp_ln34_20 = icmp ne i8 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34_20"/></StgValue>
</operation>

<operation id="1377" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end10:7  %icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_21"/></StgValue>
</operation>

<operation id="1378" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end10:8  %or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20

]]></Node>
<StgValue><ssdm name="or_ln34_10"/></StgValue>
</operation>

<operation id="1379" st_id="167" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end10:9  %tmp_65 = fcmp ogt float %w_sum_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1380" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end10:10  %and_ln34_10 = and i1 %or_ln34_10, %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln34_10"/></StgValue>
</operation>

<operation id="1381" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end10:11  %select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln34_10"/></StgValue>
</operation>

<operation id="1382" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end10:12  store float %select_ln34_10, float* %conv_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1383" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end10:13  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1384" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end10:14  br label %52

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
