// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_Loop_Row_DCT_Loop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        buf_2d_in_address0,
        buf_2d_in_ce0,
        buf_2d_in_q0,
        row_outbuf_i_address0,
        row_outbuf_i_ce0,
        row_outbuf_i_we0,
        row_outbuf_i_d0
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_st2_fsm_1 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv9_10 = 9'b10000;
parameter    ap_const_lv9_1F = 9'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv9_20 = 9'b100000;
parameter    ap_const_lv9_2F = 9'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv9_30 = 9'b110000;
parameter    ap_const_lv9_3F = 9'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv9_40 = 9'b1000000;
parameter    ap_const_lv9_4F = 9'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv9_50 = 9'b1010000;
parameter    ap_const_lv9_5F = 9'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv9_60 = 9'b1100000;
parameter    ap_const_lv9_6F = 9'b1101111;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_7E = 32'b1111110;
parameter    ap_const_lv9_70 = 9'b1110000;
parameter    ap_const_lv9_7F = 9'b1111111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv29_1000 = 29'b1000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] buf_2d_in_address0;
output   buf_2d_in_ce0;
input  [127:0] buf_2d_in_q0;
output  [5:0] row_outbuf_i_address0;
output   row_outbuf_i_ce0;
output   row_outbuf_i_we0;
output  [15:0] row_outbuf_i_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buf_2d_in_ce0;
reg row_outbuf_i_ce0;
reg row_outbuf_i_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
wire   [2:0] dct_coeff_table_address0;
reg    dct_coeff_table_ce0;
wire   [126:0] dct_coeff_table_q0;
reg   [3:0] k_i_reg_158;
wire   [0:0] exitcond5_i_fu_169_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_57;
wire   [3:0] i_fu_175_p2;
reg   [3:0] i_reg_510;
wire   [7:0] tmp_18_cast_fu_194_p1;
reg   [7:0] tmp_18_cast_reg_515;
reg   [2:0] buf_2d_in_addr_reg_520;
wire   [0:0] exitcond1_i_fu_198_p2;
reg   [0:0] exitcond1_i_reg_525;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_75;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter3;
wire   [3:0] k_fu_204_p2;
wire   [7:0] tmp_3_fu_219_p2;
reg   [7:0] tmp_3_reg_534;
reg   [7:0] ap_reg_ppstg_tmp_3_reg_534_pp0_iter1;
reg   [7:0] ap_reg_ppstg_tmp_3_reg_534_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_3_reg_534_pp0_iter3;
wire   [15:0] tmp_49_fu_224_p1;
reg  signed [15:0] tmp_49_reg_544;
wire   [15:0] tmp_50_fu_228_p1;
reg  signed [15:0] tmp_50_reg_549;
reg   [15:0] tmp_10_i_reg_554;
reg  signed [15:0] ap_reg_ppstg_tmp_10_i_reg_554_pp0_iter2;
reg   [15:0] tmp_11_i_reg_559;
reg  signed [15:0] ap_reg_ppstg_tmp_11_i_reg_559_pp0_iter2;
reg  signed [15:0] tmp_12_i_reg_564;
reg  signed [15:0] tmp_13_i_reg_569;
reg   [15:0] tmp_14_i_reg_574;
reg  signed [15:0] ap_reg_ppstg_tmp_14_i_reg_574_pp0_iter2;
reg   [15:0] tmp_15_i_reg_579;
reg  signed [15:0] ap_reg_ppstg_tmp_15_i_reg_579_pp0_iter2;
reg  signed [15:0] tmp_16_i_reg_584;
reg  signed [15:0] tmp_17_i_reg_589;
reg   [15:0] tmp_18_i_reg_594;
reg  signed [15:0] ap_reg_ppstg_tmp_18_i_reg_594_pp0_iter2;
reg   [15:0] tmp_19_i_reg_599;
reg  signed [15:0] ap_reg_ppstg_tmp_19_i_reg_599_pp0_iter2;
reg  signed [15:0] tmp_20_i_reg_604;
reg  signed [15:0] tmp_21_i_reg_609;
reg  signed [14:0] tmp_1_reg_614;
reg  signed [15:0] tmp_23_i_reg_619;
wire  signed [28:0] tmp_6_i_fu_460_p2;
reg  signed [28:0] tmp_6_i_reg_624;
wire  signed [28:0] tmp_6_2_i_fu_454_p2;
reg  signed [28:0] tmp_6_2_i_reg_629;
wire  signed [28:0] tmp_6_4_i_fu_448_p2;
reg  signed [28:0] tmp_6_4_i_reg_634;
wire  signed [28:0] grp_fu_498_p3;
reg  signed [28:0] tmp5_reg_639;
reg   [15:0] tmp_3_i_reg_644;
reg   [3:0] i_0_i_reg_147;
reg    ap_sig_172;
wire   [63:0] tmp_81_cast_i_fu_181_p1;
wire   [63:0] tmp_i_fu_210_p1;
wire   [63:0] tmp_19_cast_fu_444_p1;
wire   [6:0] tmp_s_fu_186_p3;
wire   [7:0] tmp_i_cast_fu_215_p1;
wire  signed [28:0] grp_fu_482_p3;
wire  signed [28:0] grp_fu_490_p3;
wire  signed [28:0] grp_fu_474_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp3_fu_424_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp_fu_420_p2;
wire   [28:0] tmp_i_29_fu_428_p2;
wire   [13:0] grp_fu_466_p2;
wire  signed [28:0] grp_fu_466_p3;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table #(
    .DataWidth( 127 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_address0),
    .ce0(dct_coeff_table_ce0),
    .q0(dct_coeff_table_q0)
);

dct_mul_mul_16s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_16s_29_1_U2(
    .din0(tmp_16_i_reg_584),
    .din1(tmp_17_i_reg_589),
    .dout(tmp_6_4_i_fu_448_p2)
);

dct_mul_mul_16s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_16s_29_1_U3(
    .din0(tmp_12_i_reg_564),
    .din1(tmp_13_i_reg_569),
    .dout(tmp_6_2_i_fu_454_p2)
);

dct_mul_mul_16s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_16s_29_1_U4(
    .din0(tmp_49_reg_544),
    .din1(tmp_50_reg_549),
    .dout(tmp_6_i_fu_460_p2)
);

dct_mac_muladd_16s_15s_14ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_14ns_29_1_U5(
    .din0(tmp_23_i_reg_619),
    .din1(tmp_1_reg_614),
    .din2(grp_fu_466_p2),
    .dout(grp_fu_466_p3)
);

dct_mac_muladd_16s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_16s_29s_29_1_U6(
    .din0(ap_reg_ppstg_tmp_18_i_reg_594_pp0_iter2),
    .din1(ap_reg_ppstg_tmp_19_i_reg_599_pp0_iter2),
    .din2(tmp_6_4_i_reg_634),
    .dout(grp_fu_474_p3)
);

dct_mac_muladd_16s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_16s_29s_29_1_U7(
    .din0(ap_reg_ppstg_tmp_14_i_reg_574_pp0_iter2),
    .din1(ap_reg_ppstg_tmp_15_i_reg_579_pp0_iter2),
    .din2(tmp_6_2_i_reg_629),
    .dout(grp_fu_482_p3)
);

dct_mac_muladd_16s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_16s_29s_29_1_U8(
    .din0(ap_reg_ppstg_tmp_10_i_reg_554_pp0_iter2),
    .din1(ap_reg_ppstg_tmp_11_i_reg_559_pp0_iter2),
    .din2(tmp_6_i_reg_624),
    .dout(grp_fu_490_p3)
);

dct_mac_muladd_16s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_16s_29s_29_1_U9(
    .din0(tmp_20_i_reg_604),
    .din1(tmp_21_i_reg_609),
    .din2(grp_fu_466_p3),
    .dout(grp_fu_498_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond5_i_fu_169_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond1_i_fu_198_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond5_i_fu_169_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_fu_198_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond5_i_fu_169_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond1_i_fu_198_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_198_p2))) begin
        i_0_i_reg_147 <= i_reg_510;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_172)) begin
        i_0_i_reg_147 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond1_i_fu_198_p2))) begin
        k_i_reg_158 <= k_fu_204_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond5_i_fu_169_p2 == 1'b0))) begin
        k_i_reg_158 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter1 <= exitcond1_i_reg_525;
        ap_reg_ppstg_tmp_3_reg_534_pp0_iter1 <= tmp_3_reg_534;
        exitcond1_i_reg_525 <= exitcond1_i_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter2 <= ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter1;
        ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter3 <= ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter2;
        ap_reg_ppstg_tmp_10_i_reg_554_pp0_iter2 <= tmp_10_i_reg_554;
        ap_reg_ppstg_tmp_11_i_reg_559_pp0_iter2 <= tmp_11_i_reg_559;
        ap_reg_ppstg_tmp_14_i_reg_574_pp0_iter2 <= tmp_14_i_reg_574;
        ap_reg_ppstg_tmp_15_i_reg_579_pp0_iter2 <= tmp_15_i_reg_579;
        ap_reg_ppstg_tmp_18_i_reg_594_pp0_iter2 <= tmp_18_i_reg_594;
        ap_reg_ppstg_tmp_19_i_reg_599_pp0_iter2 <= tmp_19_i_reg_599;
        ap_reg_ppstg_tmp_3_reg_534_pp0_iter2 <= ap_reg_ppstg_tmp_3_reg_534_pp0_iter1;
        ap_reg_ppstg_tmp_3_reg_534_pp0_iter3 <= ap_reg_ppstg_tmp_3_reg_534_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond5_i_fu_169_p2 == 1'b0))) begin
        buf_2d_in_addr_reg_520 <= tmp_81_cast_i_fu_181_p1;
        tmp_18_cast_reg_515[6 : 3] <= tmp_18_cast_fu_194_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_reg_510 <= i_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter1))) begin
        tmp5_reg_639 <= grp_fu_498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_reg_525))) begin
        tmp_10_i_reg_554 <= {{dct_coeff_table_q0[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_11_i_reg_559 <= {{buf_2d_in_q0[ap_const_lv9_1F : ap_const_lv9_10]}};
        tmp_12_i_reg_564 <= {{dct_coeff_table_q0[ap_const_lv32_2F : ap_const_lv32_20]}};
        tmp_13_i_reg_569 <= {{buf_2d_in_q0[ap_const_lv9_2F : ap_const_lv9_20]}};
        tmp_14_i_reg_574 <= {{dct_coeff_table_q0[ap_const_lv32_3F : ap_const_lv32_30]}};
        tmp_15_i_reg_579 <= {{buf_2d_in_q0[ap_const_lv9_3F : ap_const_lv9_30]}};
        tmp_16_i_reg_584 <= {{dct_coeff_table_q0[ap_const_lv32_4F : ap_const_lv32_40]}};
        tmp_17_i_reg_589 <= {{buf_2d_in_q0[ap_const_lv9_4F : ap_const_lv9_40]}};
        tmp_18_i_reg_594 <= {{dct_coeff_table_q0[ap_const_lv32_5F : ap_const_lv32_50]}};
        tmp_19_i_reg_599 <= {{buf_2d_in_q0[ap_const_lv9_5F : ap_const_lv9_50]}};
        tmp_1_reg_614 <= {{dct_coeff_table_q0[ap_const_lv32_7E : ap_const_lv32_70]}};
        tmp_20_i_reg_604 <= {{dct_coeff_table_q0[ap_const_lv32_6F : ap_const_lv32_60]}};
        tmp_21_i_reg_609 <= {{buf_2d_in_q0[ap_const_lv9_6F : ap_const_lv9_60]}};
        tmp_23_i_reg_619 <= {{buf_2d_in_q0[ap_const_lv9_7F : ap_const_lv9_70]}};
        tmp_49_reg_544 <= tmp_49_fu_224_p1;
        tmp_50_reg_549 <= tmp_50_fu_228_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter2)) begin
        tmp_3_i_reg_644 <= {{tmp_i_29_fu_428_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_fu_198_p2))) begin
        tmp_3_reg_534 <= tmp_3_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter1)) begin
        tmp_6_2_i_reg_629 <= tmp_6_2_i_fu_454_p2;
        tmp_6_4_i_reg_634 <= tmp_6_4_i_fu_448_p2;
        tmp_6_i_reg_624 <= tmp_6_i_fu_460_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond5_i_fu_169_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond5_i_fu_169_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_75) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_57) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        buf_2d_in_ce0 = 1'b1;
    end else begin
        buf_2d_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_ce0 = 1'b1;
    end else begin
        dct_coeff_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it4)) begin
        row_outbuf_i_ce0 = 1'b1;
    end else begin
        row_outbuf_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond1_i_reg_525_pp0_iter3))) begin
        row_outbuf_i_we0 = 1'b1;
    end else begin
        row_outbuf_i_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_172) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(exitcond5_i_fu_169_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_198_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_198_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_172 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_57 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_75 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign buf_2d_in_address0 = buf_2d_in_addr_reg_520;

assign dct_coeff_table_address0 = tmp_i_fu_210_p1;

assign exitcond1_i_fu_198_p2 = ((k_i_reg_158 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond5_i_fu_169_p2 = ((i_0_i_reg_147 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign grp_fu_466_p2 = ap_const_lv29_1000;

assign i_fu_175_p2 = (i_0_i_reg_147 + ap_const_lv4_1);

assign k_fu_204_p2 = (k_i_reg_158 + ap_const_lv4_1);

assign row_outbuf_i_address0 = tmp_19_cast_fu_444_p1;

assign row_outbuf_i_d0 = tmp_3_i_reg_644;

assign tmp3_fu_424_p2 = ($signed(tmp5_reg_639) + $signed(grp_fu_474_p3));

assign tmp_18_cast_fu_194_p1 = tmp_s_fu_186_p3;

assign tmp_19_cast_fu_444_p1 = ap_reg_ppstg_tmp_3_reg_534_pp0_iter3;

assign tmp_3_fu_219_p2 = (tmp_i_cast_fu_215_p1 + tmp_18_cast_reg_515);

assign tmp_49_fu_224_p1 = dct_coeff_table_q0[15:0];

assign tmp_50_fu_228_p1 = buf_2d_in_q0[15:0];

assign tmp_81_cast_i_fu_181_p1 = i_0_i_reg_147;

assign tmp_fu_420_p2 = ($signed(grp_fu_482_p3) + $signed(grp_fu_490_p3));

assign tmp_i_29_fu_428_p2 = (tmp3_fu_424_p2 + tmp_fu_420_p2);

assign tmp_i_cast_fu_215_p1 = k_i_reg_158;

assign tmp_i_fu_210_p1 = k_i_reg_158;

assign tmp_s_fu_186_p3 = {{i_0_i_reg_147}, {ap_const_lv3_0}};

always @ (posedge ap_clk) begin
    tmp_18_cast_reg_515[2:0] <= 3'b000;
    tmp_18_cast_reg_515[7] <= 1'b0;
end

endmodule //dct_Loop_Row_DCT_Loop_proc
