module stateMachine(
	logic input clk,
	logic input reset,
	logic input start,
	logic output out
);

enum logic [1:0] (ledON, ledOFF) states;

always_ff@(posedge clk or negedge reset) begin
	if(!reset)
		states <= ledON;
	else begin
		case(states) begin
			ledON: out <= '1;
			ledOFF: out <= 0;
			default: out <= '1;
	end
end

endmodule
