##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: Clock_1                     | Frequency: 61.60 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2                     | Frequency: 26.95 MHz  | Target: 12.00 MHz  | 
Clock: Clock_3                     | Frequency: 31.35 MHz  | Target: 12.00 MHz  | 
Clock: CyHFCLK                     | Frequency: 61.60 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                     | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                   | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK                    | N/A                   | Target: 48.00 MHz  | 
Clock: HCSR04_Clock                | N/A                   | Target: 1.00 MHz   | 
Clock: HCSR04_Clock(FFB)           | N/A                   | Target: 1.00 MHz   | 
Clock: Infrared_ADC_intClock       | N/A                   | Target: 16.00 MHz  | 
Clock: Infrared_ADC_intClock(FFB)  | N/A                   | Target: 16.00 MHz  | 
Clock: PWM_1MHz                    | N/A                   | Target: 1.00 MHz   | 
Clock: PWM_1MHz(FFB)               | N/A                   | Target: 1.00 MHz   | 
Clock: UARTCOMMS_SCBCLK            | N/A                   | Target: 1.37 MHz   | 
Clock: UARTCOMMS_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          67766       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          46231       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        83333.3          51431       N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       Clock_1        20833.3          4600        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                      Clock to Out  Clock Name:Phase  
-----------------------------  ------------  ----------------  
Left_HB25_PWM_Pin(0)_PAD:out   22865         PWM_1MHz(FFB):R   
Right_HB25_PWM_Pin(0)_PAD:out  20672         PWM_1MHz(FFB):R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.60 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0  macrocell21    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 26.95 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 46231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32012
-------------------------------------   ----- 
End-of-path arrival time (ps)           32012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  32012  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  32012  46231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell4              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 31.35 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 51431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26812
-------------------------------------   ----- 
End-of-path arrival time (ps)           26812
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  26812  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26812  51431  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8              0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 61.60 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0  macrocell21    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0  macrocell21    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 46231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32012
-------------------------------------   ----- 
End-of-path arrival time (ps)           32012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  32012  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  32012  46231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell4              0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 51431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26812
-------------------------------------   ----- 
End-of-path arrival time (ps)           26812
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  26812  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26812  51431  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8              0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 67766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_6  macrocell1    3481   4731  67766  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1    3350   8081  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0  macrocell21   3976  12057  67766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0  macrocell21    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_0  macrocell22    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell22                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_0  macrocell24    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell24                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 4600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_0  macrocell31    3976  12723   4600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell31                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 5478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_0  macrocell16    3098  11845   5478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell16                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 5478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_0  macrocell19    3098  11845   5478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell19                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 5478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0  macrocell20    3098  11845   5478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell20                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 5478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_0  macrocell30    3098  11845   5478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell30                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 5487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_0  macrocell18    3089  11837   5487  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell18                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 5495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_0  macrocell26    3081  11829   5495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell26                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 5495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_0  macrocell27    3081  11829   5495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell27                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 5495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_0  macrocell28    3081  11829   5495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell28                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 5495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3        controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3   macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q        macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_0  macrocell29    3081  11829   5495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell29                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 5514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_0  macrocell17    3062  11809   5514  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell17                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 5514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_0  macrocell23    3062  11809   5514  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell23                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 5514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3       controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_3  macrocell1     2817   5397   4600  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell1     3350   8747   4600  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_0  macrocell25    3062  11809   5514  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell25                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Infrared_Analog_Mux_Decoder_old_id_1/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_1/clock_0
Path slack     : 11505p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1      controlcell1   2580   2580   5095  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/main_0  macrocell14    3238   5818  11505  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_old_id_3/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_3/clock_0
Path slack     : 11939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3      controlcell1   2580   2580   4600  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/main_0  macrocell12    2804   5384  11939  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_old_id_0/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_0/clock_0
Path slack     : 12135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0      controlcell1   2580   2580   4798  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/main_0  macrocell15    2608   5188  12135  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_2
Path End       : Infrared_Analog_Mux_Decoder_old_id_2/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_2/clock_0
Path slack     : 12136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_2      controlcell1   2580   2580   4802  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/main_0  macrocell13    2607   5187  12136  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 46231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32012
-------------------------------------   ----- 
End-of-path arrival time (ps)           32012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  32012  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  32012  46231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell4              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 49541p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28702
-------------------------------------   ----- 
End-of-path arrival time (ps)           28702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  28702  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  28702  49541  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell3              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 51431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26812
-------------------------------------   ----- 
End-of-path arrival time (ps)           26812
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  26812  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26812  51431  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 52851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25392
-------------------------------------   ----- 
End-of-path arrival time (ps)           25392
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  25392  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  25392  52851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell2              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 54741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23502
-------------------------------------   ----- 
End-of-path arrival time (ps)           23502
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  23502  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23502  54741  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 55561p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16253
-------------------------------------   ----- 
End-of-path arrival time (ps)           16253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell2   6036  16253  55561  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell2              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 56131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15682
-------------------------------------   ----- 
End-of-path arrival time (ps)           15682
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   5466  15682  56131  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 57005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14808
-------------------------------------   ----- 
End-of-path arrival time (ps)           14808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell3   4592  14808  57005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell3              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 57994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13819
-------------------------------------   ----- 
End-of-path arrival time (ps)           13819
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell6      5616   6866  46231  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell6      3350  10216  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell4   3603  13819  57994  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell4              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 58051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20192
-------------------------------------   ----- 
End-of-path arrival time (ps)           20192
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  20192  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20192  58051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6              0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 59977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   4900   4900  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   4900  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1530   6430  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   6430  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1530   7960  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   7960  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   3070  11030  59977  RISE       1
\Left_Phase_Counter:CounterUDB:status_0\/main_0             macrocell3      4529  15559  59977  RISE       1
\Left_Phase_Counter:CounterUDB:status_0\/q                  macrocell3      3350  18909  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2877  21786  59977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell1               0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 60308p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   3637  11505  60308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 60308p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3637  11505  60308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7              0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 61330p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2615  10483  61330  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6              0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 61331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_1          macrocell10     3268   4518  51431  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell10     3350   7868  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2615  10482  61331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 62585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19178
-------------------------------------   ----- 
End-of-path arrival time (ps)           19178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   4900   4900  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   4900  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1530   6430  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   6430  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1530   7960  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   7960  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   3070  11030  62585  RISE       1
\Right_Phase_Counter:CounterUDB:status_0\/main_0             macrocell7      2544  13574  62585  RISE       1
\Right_Phase_Counter:CounterUDB:status_0\/q                  macrocell7      3350  16924  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2254  19178  62585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell2               0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63693p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18070
-------------------------------------   ----- 
End-of-path arrival time (ps)           18070
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  63693  RISE       1
\Left_Phase_Counter:CounterUDB:status_2\/main_0            macrocell4      3852  12402  63693  RISE       1
\Left_Phase_Counter:CounterUDB:status_2\/q                 macrocell4      3350  15752  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2318  18070  63693  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell1               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Left_Phase_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 63721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16102
-------------------------------------   ----- 
End-of-path arrival time (ps)           16102
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   4900   4900  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   4900  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1530   6430  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   6430  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1530   7960  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   7960  59977  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   3070  11030  59977  RISE       1
\Left_Phase_Counter:CounterUDB:prevCompare\/main_0          macrocell37     5072  16102  63721  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:prevCompare\/clock_0       macrocell37                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17890
-------------------------------------   ----- 
End-of-path arrival time (ps)           17890
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  63873  RISE       1
\Left_Phase_Counter:CounterUDB:status_3\/main_0            macrocell5      4088  12228  63873  RISE       1
\Left_Phase_Counter:CounterUDB:status_3\/q                 macrocell5      3350  15578  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2312  17890  63873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell1               0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17523
-------------------------------------   ----- 
End-of-path arrival time (ps)           17523
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64241  RISE       1
\Right_Phase_Counter:CounterUDB:status_3\/main_0            macrocell9      3777  11917  64241  RISE       1
\Right_Phase_Counter:CounterUDB:status_3\/q                 macrocell9      3350  15267  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    2256  17523  64241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell2               0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 64721p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell3   5843   7093  64721  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell3              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16842
-------------------------------------   ----- 
End-of-path arrival time (ps)           16842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell5   2730   2730  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell6      0   2730  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell6   1430   4160  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell7      0   4160  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell7   1430   5590  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell8      0   5590  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell8   2960   8550  64921  RISE       1
\Right_Phase_Counter:CounterUDB:status_2\/main_0            macrocell8      2684  11234  64921  RISE       1
\Right_Phase_Counter:CounterUDB:status_2\/q                 macrocell8      3350  14584  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2258  16842  64921  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell2               0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 65489p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell2   5074   6324  65489  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell2              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 65882p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell4   4682   5932  65882  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell4              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2659/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 66053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2659/q                                                   macrocell34     1250   1250  46231  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4510   5760  66053  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Right_Phase_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 66245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   4900   4900  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   4900  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1530   6430  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   6430  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1530   7960  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   7960  62585  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   3070  11030  62585  RISE       1
\Right_Phase_Counter:CounterUDB:prevCompare\/main_0          macrocell43     2548  13578  66245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:prevCompare\/clock_0      macrocell43                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 66248p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell8   4316   5566  66248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8              0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 66248p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell7   4316   5566  66248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7              0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Left_Phase_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 66855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  63693  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  63693  RISE       1
\Left_Phase_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell35     4418  12968  66855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0    macrocell35                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 66970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12854
-------------------------------------   ----- 
End-of-path arrival time (ps)           12854
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64241  RISE       1
\Right_Phase_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell42     4714  12854  66970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0  macrocell42                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 67310p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell5   3254   4504  67310  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2909/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 67310p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2909/q                                                    macrocell40     1250   1250  51431  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell6   3253   4503  67310  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6              0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14231
-------------------------------------   ----- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64241  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    6091  14231  67532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell2               0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 68061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11762
-------------------------------------   ----- 
End-of-path arrival time (ps)           11762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  63873  RISE       1
\Left_Phase_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell36     3622  11762  68061  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0   macrocell36                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Right_Phase_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 68579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11244
-------------------------------------   ----- 
End-of-path arrival time (ps)           11244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell5   2730   2730  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell6      0   2730  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell6   1430   4160  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell7      0   4160  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell7   1430   5590  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell8      0   5590  64921  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell8   2960   8550  64921  RISE       1
\Right_Phase_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell41     2694  11244  68579  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0   macrocell41                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68963p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12800
-------------------------------------   ----- 
End-of-path arrival time (ps)           12800
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell1              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  63873  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4660  12800  68963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell1               0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 73982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_4  macrocell21   4592   5842  73982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 73982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_4  macrocell22   4592   5842  73982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell22                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 73982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_4  macrocell24   4592   5842  73982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell24                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 73982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_4  macrocell31   4592   5842  73982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell31                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 74001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_3  macrocell26   4572   5822  74001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell26                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 74001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_3  macrocell27   4572   5822  74001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell27                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 74001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_3  macrocell28   4572   5822  74001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell28                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 74001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_3  macrocell29   4572   5822  74001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell29                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 74015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_3  macrocell17   4558   5808  74015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell17                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 74015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_3  macrocell23   4558   5808  74015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell23                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 74015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_3  macrocell25   4558   5808  74015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell25                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_1  macrocell21   4290   5540  74284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_1  macrocell22   4290   5540  74284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell22                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_1  macrocell24   4290   5540  74284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell24                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_1  macrocell31   4290   5540  74284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell31                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 74289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_2  macrocell21   4284   5534  74289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 74289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_2  macrocell22   4284   5534  74289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell22                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 74289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_2  macrocell24   4284   5534  74289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell24                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 74289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_2  macrocell31   4284   5534  74289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell31                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 74862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_4  macrocell16   3711   4961  74862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell16                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 74862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_4  macrocell19   3711   4961  74862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell19                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 74862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_4  macrocell20   3711   4961  74862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell20                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 74862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_4  macrocell30   3711   4961  74862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell30                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 74875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_4  macrocell18   3699   4949  74875  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell18                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_1  macrocell16   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell16                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_1  macrocell19   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell19                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_1  macrocell20   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell20                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_1  macrocell30   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell30                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 75028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_2  macrocell16   3546   4796  75028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell16                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 75028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_2  macrocell19   3546   4796  75028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell19                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 75028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_2  macrocell20   3546   4796  75028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell20                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 75028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_2  macrocell30   3546   4796  75028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell30                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 75051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_1  macrocell17   3523   4773  75051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell17                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 75051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_1  macrocell23   3523   4773  75051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell23                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 75051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_1  macrocell25   3523   4773  75051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell25                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 75058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_2  macrocell17   3515   4765  75058  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell17                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 75058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_2  macrocell23   3515   4765  75058  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell23                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 75058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_2  macrocell25   3515   4765  75058  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell25                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 75067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_4  macrocell17   3507   4757  75067  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell17                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 75067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_4  macrocell23   3507   4757  75067  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell23                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 75067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_4  macrocell25   3507   4757  75067  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell25                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_3  macrocell21   3465   4715  75108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell21                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_3  macrocell22   3465   4715  75108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell22                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_3  macrocell24   3465   4715  75108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell24                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_3  macrocell31   3465   4715  75108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell31                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_1  macrocell26   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell26                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_1  macrocell27   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell27                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_1  macrocell28   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell28                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_1  macrocell29   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell29                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell12                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell12   1250   1250  68621  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_1  macrocell18   3406   4656  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell18                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_2  macrocell26   3406   4656  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell26                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_2  macrocell27   3406   4656  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell27                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_2  macrocell28   3406   4656  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell28                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_2  macrocell29   3406   4656  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell29                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 75173p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell13   1250   1250  68628  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_2  macrocell18   3400   4650  75173  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell18                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 75178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_4  macrocell26   3395   4645  75178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell26                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 75178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_4  macrocell27   3395   4645  75178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell27                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 75178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_4  macrocell28   3395   4645  75178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell28                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 75178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell15   1250   1250  68638  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_4  macrocell29   3395   4645  75178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell29                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_3  macrocell16   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell16                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_3  macrocell19   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell19                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_3  macrocell20   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell20                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_3  macrocell30   2586   3836  75988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell30                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell14   1250   1250  67766  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_3  macrocell18   2585   3835  75988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell18                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2897/q
Path End       : Net_2909/main_0
Capture Clock  : Net_2909/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2897/clock_0                                          macrocell39                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2897/q       macrocell39   1250   1250  51470  RISE       1
Net_2909/main_0  macrocell40   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_2909/clock_0                                          macrocell40                0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2778/q
Path End       : Net_2659/main_0
Capture Clock  : Net_2659/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2778/clock_0                                          macrocell33                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2778/q       macrocell33   1250   1250  47884  RISE       1
Net_2659/main_0  macrocell34   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2659/clock_0                                          macrocell34                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

