#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LCMXO3L-6900C-5BG256C
family = MachXO3L
device = LCMXO3L-6900C
speed = 5
package = CABGA256
operation = Commercial

#design options
[Design]
title = i2s_rvltest
path = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1
core_generate = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1
search_path = C:/Users/SEC29/Desktop/i2s_iot/rvl_test
top = top
lpf = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rvltest.lpf
synthesis = lse

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/clk_div.v = Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/pll1.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v=Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_gen.v=Verilog
C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v=Verilog,work
