/* armv7a.h */

/* CPSR bits */

/* Coprocessor c1 - Control Register bits */

#define ARMV7A_C1CTL_I	0x00001000	/* Instruction Cache enable	*/

/* Exception Vector Addresses */

#define MAXADDR	0xA0000000	/* 512 MB RAM starting from 0x80000000	*/
