{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 13:54:04 2013 " "Info: Processing started: Fri Oct 18 13:54:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "1st_Project EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"1st_Project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"PLL:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|_clk0 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "61 Top " "Info: Previous placement does not exist for 61 of 61 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.467 ns register register " "Info: Estimated most critical path is register to register delay of 3.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LAB_X49_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y9; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.495 ns) 1.055 ns simple_counter:inst4\|counter_out\[1\]~182 2 COMB LAB_X49_Y9 2 " "Info: 2: + IC(0.560 ns) + CELL(0.495 ns) = 1.055 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[1\]~182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.135 ns simple_counter:inst4\|counter_out\[2\]~184 3 COMB LAB_X49_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.135 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[2\]~184'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.215 ns simple_counter:inst4\|counter_out\[3\]~186 4 COMB LAB_X49_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.215 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[3\]~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.295 ns simple_counter:inst4\|counter_out\[4\]~188 5 COMB LAB_X49_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.295 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[4\]~188'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.375 ns simple_counter:inst4\|counter_out\[5\]~190 6 COMB LAB_X49_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.375 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[5\]~190'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.455 ns simple_counter:inst4\|counter_out\[6\]~192 7 COMB LAB_X49_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.455 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[6\]~192'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.535 ns simple_counter:inst4\|counter_out\[7\]~194 8 COMB LAB_X49_Y9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.535 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[7\]~194'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.615 ns simple_counter:inst4\|counter_out\[8\]~196 9 COMB LAB_X49_Y9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.615 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[8\]~196'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.695 ns simple_counter:inst4\|counter_out\[9\]~198 10 COMB LAB_X49_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.695 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[9\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.775 ns simple_counter:inst4\|counter_out\[10\]~200 11 COMB LAB_X49_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.775 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[10\]~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.855 ns simple_counter:inst4\|counter_out\[11\]~202 12 COMB LAB_X49_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.855 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[11\]~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.935 ns simple_counter:inst4\|counter_out\[12\]~204 13 COMB LAB_X49_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.935 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[12\]~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.113 ns simple_counter:inst4\|counter_out\[13\]~206 14 COMB LAB_X49_Y8 2 " "Info: 14: + IC(0.098 ns) + CELL(0.080 ns) = 2.113 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[13\]~206'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.193 ns simple_counter:inst4\|counter_out\[14\]~208 15 COMB LAB_X49_Y8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.193 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[14\]~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.273 ns simple_counter:inst4\|counter_out\[15\]~210 16 COMB LAB_X49_Y8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.273 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[15\]~210'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.353 ns simple_counter:inst4\|counter_out\[16\]~212 17 COMB LAB_X49_Y8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.353 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[16\]~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.433 ns simple_counter:inst4\|counter_out\[17\]~214 18 COMB LAB_X49_Y8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.433 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[17\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.513 ns simple_counter:inst4\|counter_out\[18\]~216 19 COMB LAB_X49_Y8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.513 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[18\]~216'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.593 ns simple_counter:inst4\|counter_out\[19\]~218 20 COMB LAB_X49_Y8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.593 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[19\]~218'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.673 ns simple_counter:inst4\|counter_out\[20\]~220 21 COMB LAB_X49_Y8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.673 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[20\]~220'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.753 ns simple_counter:inst4\|counter_out\[21\]~222 22 COMB LAB_X49_Y8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.753 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[21\]~222'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.833 ns simple_counter:inst4\|counter_out\[22\]~224 23 COMB LAB_X49_Y8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.833 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[22\]~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.913 ns simple_counter:inst4\|counter_out\[23\]~226 24 COMB LAB_X49_Y8 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.913 ns; Loc. = LAB_X49_Y8; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[23\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.371 ns simple_counter:inst4\|counter_out\[24\]~227 25 COMB LAB_X49_Y8 1 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 3.371 ns; Loc. = LAB_X49_Y8; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[24\]~227'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.467 ns simple_counter:inst4\|counter_out\[24\] 26 REG LAB_X49_Y8 2 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 3.467 ns; Loc. = LAB_X49_Y8; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.809 ns ( 81.02 % ) " "Info: Total cell delay = 2.809 ns ( 81.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.658 ns ( 18.98 % ) " "Info: Total interconnect delay = 0.658 ns ( 18.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Allocated 236 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 13:54:07 2013 " "Info: Processing ended: Fri Oct 18 13:54:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
