# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1_parity_generator.srcs/sources_1/new/top.vhd" \
"../../../../Lab1_parity_generator.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
