Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 43f55efd69aa4e918038648ffa5e146b --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L xil_defaultlib -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VIP_static_bleacher_behav xil_defaultlib.VIP_static_bleacher xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s00_axi_awuser [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_AXI_PerfectTranslator_0_0/sim/design_static_bleacher_AXI_PerfectTranslator_0_0.v:342]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s00_axi_aruser [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_AXI_PerfectTranslator_0_0/sim/design_static_bleacher_AXI_PerfectTranslator_0_0.v:364]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_PerfectTranslator_v1_0(C_M00...
Compiling module xil_defaultlib.design_static_bleacher_AXI_Perfe...
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_static_bleacher_axi_vip_0...
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_static_bleacher_axi_vip_0...
Compiling module xil_defaultlib.design_static_bleacher
Compiling module xil_defaultlib.design_static_bleacher_wrapper
Compiling module xil_defaultlib.VIP_static_bleacher
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Built simulation snapshot VIP_static_bleacher_behav
