
stm32f429I_open429z.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009398  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08009548  08009548  0000a548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800970c  0800970c  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800970c  0800970c  0000a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009714  08009714  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009714  08009714  0000a714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009718  08009718  0000a718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800971c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b06c  2**0
                  CONTENTS
 10 .bss          000096a8  2000006c  2000006c  0000b06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20009714  20009714  0000b06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028c04  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006085  00000000  00000000  00033ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002388  00000000  00000000  00039d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b6d  00000000  00000000  0003c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c0aa  00000000  00000000  0003dc1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d1b2  00000000  00000000  00069cc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6179  00000000  00000000  00096e79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018cff2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009d84  00000000  00000000  0018d038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00196dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009530 	.word	0x08009530

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08009530 	.word	0x08009530

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <MX_CRC_Init+0x20>)
 80005c2:	4a07      	ldr	r2, [pc, #28]	@ (80005e0 <MX_CRC_Init+0x24>)
 80005c4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80005c6:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_CRC_Init+0x20>)
 80005c8:	f001 fb9a 	bl	8001d00 <HAL_CRC_Init>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80005d2:	f000 fdf1 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	20000088 	.word	0x20000088
 80005e0:	40023000 	.word	0x40023000

080005e4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000620 <HAL_CRC_MspInit+0x3c>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d10d      	bne.n	8000612 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <HAL_CRC_MspInit+0x40>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a09      	ldr	r2, [pc, #36]	@ (8000624 <HAL_CRC_MspInit+0x40>)
 8000600:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b07      	ldr	r3, [pc, #28]	@ (8000624 <HAL_CRC_MspInit+0x40>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40023000 	.word	0x40023000
 8000624:	40023800 	.word	0x40023800

08000628 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800062c:	4b15      	ldr	r3, [pc, #84]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 800062e:	4a16      	ldr	r2, [pc, #88]	@ (8000688 <MX_DMA2D_Init+0x60>)
 8000630:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000632:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000634:	2200      	movs	r2, #0
 8000636:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000638:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000644:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000646:	2200      	movs	r2, #0
 8000648:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 800064c:	2200      	movs	r2, #0
 800064e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000652:	2200      	movs	r2, #0
 8000654:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000658:	2200      	movs	r2, #0
 800065a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800065c:	4809      	ldr	r0, [pc, #36]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 800065e:	f001 fb6b 	bl	8001d38 <HAL_DMA2D_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000668:	f000 fda6 	bl	80011b8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800066c:	2101      	movs	r1, #1
 800066e:	4805      	ldr	r0, [pc, #20]	@ (8000684 <MX_DMA2D_Init+0x5c>)
 8000670:	f001 fcbc 	bl	8001fec <HAL_DMA2D_ConfigLayer>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800067a:	f000 fd9d 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000090 	.word	0x20000090
 8000688:	4002b000 	.word	0x4002b000

0800068c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a0e      	ldr	r2, [pc, #56]	@ (80006d4 <HAL_DMA2D_MspInit+0x48>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d115      	bne.n	80006ca <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <HAL_DMA2D_MspInit+0x4c>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a0c      	ldr	r2, [pc, #48]	@ (80006d8 <HAL_DMA2D_MspInit+0x4c>)
 80006a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <HAL_DMA2D_MspInit+0x4c>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2105      	movs	r1, #5
 80006be:	205a      	movs	r0, #90	@ 0x5a
 80006c0:	f001 faf4 	bl	8001cac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80006c4:	205a      	movs	r0, #90	@ 0x5a
 80006c6:	f001 fb0d 	bl	8001ce4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	4002b000 	.word	0x4002b000
 80006d8:	40023800 	.word	0x40023800

080006dc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
 80006f0:	615a      	str	r2, [r3, #20]
 80006f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80006f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000774 <MX_FMC_Init+0x98>)
 80006f6:	4a20      	ldr	r2, [pc, #128]	@ (8000778 <MX_FMC_Init+0x9c>)
 80006f8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80006fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <MX_FMC_Init+0x98>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000700:	4b1c      	ldr	r3, [pc, #112]	@ (8000774 <MX_FMC_Init+0x98>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000706:	4b1b      	ldr	r3, [pc, #108]	@ (8000774 <MX_FMC_Init+0x98>)
 8000708:	2204      	movs	r2, #4
 800070a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800070c:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <MX_FMC_Init+0x98>)
 800070e:	2210      	movs	r2, #16
 8000710:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000712:	4b18      	ldr	r3, [pc, #96]	@ (8000774 <MX_FMC_Init+0x98>)
 8000714:	2240      	movs	r2, #64	@ 0x40
 8000716:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000718:	4b16      	ldr	r3, [pc, #88]	@ (8000774 <MX_FMC_Init+0x98>)
 800071a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800071e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <MX_FMC_Init+0x98>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000726:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <MX_FMC_Init+0x98>)
 8000728:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800072c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_FMC_Init+0x98>)
 8000730:	2200      	movs	r2, #0
 8000732:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <MX_FMC_Init+0x98>)
 8000736:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800073a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800073c:	2302      	movs	r3, #2
 800073e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000740:	2307      	movs	r3, #7
 8000742:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000744:	2304      	movs	r3, #4
 8000746:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000748:	2307      	movs	r3, #7
 800074a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800074c:	2303      	movs	r3, #3
 800074e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000750:	2302      	movs	r3, #2
 8000752:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000754:	2302      	movs	r3, #2
 8000756:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	4619      	mov	r1, r3
 800075c:	4805      	ldr	r0, [pc, #20]	@ (8000774 <MX_FMC_Init+0x98>)
 800075e:	f003 fb05 	bl	8003d6c <HAL_SDRAM_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000768:	f000 fd26 	bl	80011b8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800076c:	bf00      	nop
 800076e:	3720      	adds	r7, #32
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	200000d0 	.word	0x200000d0
 8000778:	a0000140 	.word	0xa0000140

0800077c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000790:	4b3b      	ldr	r3, [pc, #236]	@ (8000880 <HAL_FMC_MspInit+0x104>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d16f      	bne.n	8000878 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8000798:	4b39      	ldr	r3, [pc, #228]	@ (8000880 <HAL_FMC_MspInit+0x104>)
 800079a:	2201      	movs	r2, #1
 800079c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	4b38      	ldr	r3, [pc, #224]	@ (8000884 <HAL_FMC_MspInit+0x108>)
 80007a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007a6:	4a37      	ldr	r2, [pc, #220]	@ (8000884 <HAL_FMC_MspInit+0x108>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6393      	str	r3, [r2, #56]	@ 0x38
 80007ae:	4b35      	ldr	r3, [pc, #212]	@ (8000884 <HAL_FMC_MspInit+0x108>)
 80007b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80007ba:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80007be:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c8:	2303      	movs	r3, #3
 80007ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007cc:	230c      	movs	r3, #12
 80007ce:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	4619      	mov	r1, r3
 80007d4:	482c      	ldr	r0, [pc, #176]	@ (8000888 <HAL_FMC_MspInit+0x10c>)
 80007d6:	f001 fc9b 	bl	8002110 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80007da:	2301      	movs	r3, #1
 80007dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007de:	2302      	movs	r3, #2
 80007e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e6:	2303      	movs	r3, #3
 80007e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007ea:	230c      	movs	r3, #12
 80007ec:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4619      	mov	r1, r3
 80007f2:	4826      	ldr	r0, [pc, #152]	@ (800088c <HAL_FMC_MspInit+0x110>)
 80007f4:	f001 fc8c 	bl	8002110 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80007f8:	f248 1333 	movw	r3, #33075	@ 0x8133
 80007fc:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fe:	2302      	movs	r3, #2
 8000800:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000806:	2303      	movs	r3, #3
 8000808:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800080a:	230c      	movs	r3, #12
 800080c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	4619      	mov	r1, r3
 8000812:	481f      	ldr	r0, [pc, #124]	@ (8000890 <HAL_FMC_MspInit+0x114>)
 8000814:	f001 fc7c 	bl	8002110 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000818:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800081c:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000826:	2303      	movs	r3, #3
 8000828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800082a:	230c      	movs	r3, #12
 800082c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4619      	mov	r1, r3
 8000832:	4818      	ldr	r0, [pc, #96]	@ (8000894 <HAL_FMC_MspInit+0x118>)
 8000834:	f001 fc6c 	bl	8002110 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000838:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800083c:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000846:	2303      	movs	r3, #3
 8000848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800084a:	230c      	movs	r3, #12
 800084c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	4619      	mov	r1, r3
 8000852:	4811      	ldr	r0, [pc, #68]	@ (8000898 <HAL_FMC_MspInit+0x11c>)
 8000854:	f001 fc5c 	bl	8002110 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000858:	2360      	movs	r3, #96	@ 0x60
 800085a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085c:	2302      	movs	r3, #2
 800085e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000864:	2303      	movs	r3, #3
 8000866:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000868:	230c      	movs	r3, #12
 800086a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	4619      	mov	r1, r3
 8000870:	480a      	ldr	r0, [pc, #40]	@ (800089c <HAL_FMC_MspInit+0x120>)
 8000872:	f001 fc4d 	bl	8002110 <HAL_GPIO_Init>
 8000876:	e000      	b.n	800087a <HAL_FMC_MspInit+0xfe>
    return;
 8000878:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800087a:	3718      	adds	r7, #24
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	20000104 	.word	0x20000104
 8000884:	40023800 	.word	0x40023800
 8000888:	40021400 	.word	0x40021400
 800088c:	40020800 	.word	0x40020800
 8000890:	40021800 	.word	0x40021800
 8000894:	40021000 	.word	0x40021000
 8000898:	40020c00 	.word	0x40020c00
 800089c:	40020400 	.word	0x40020400

080008a0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80008a8:	f7ff ff68 	bl	800077c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
 80008ca:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
	...

080008e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80008ec:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <MX_FREERTOS_Init+0x18>)
 80008ee:	2100      	movs	r1, #0
 80008f0:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MX_FREERTOS_Init+0x1c>)
 80008f2:	f005 f863 	bl	80059bc <osThreadNew>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a03      	ldr	r2, [pc, #12]	@ (8000908 <MX_FREERTOS_Init+0x20>)
 80008fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	0800969c 	.word	0x0800969c
 8000904:	0800090d 	.word	0x0800090d
 8000908:	20000108 	.word	0x20000108

0800090c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000914:	2001      	movs	r0, #1
 8000916:	f005 f8e3 	bl	8005ae0 <osDelay>
 800091a:	e7fb      	b.n	8000914 <StartDefaultTask+0x8>

0800091c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08e      	sub	sp, #56	@ 0x38
 8000920:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	623b      	str	r3, [r7, #32]
 8000936:	4b7b      	ldr	r3, [pc, #492]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	4a7a      	ldr	r2, [pc, #488]	@ (8000b24 <MX_GPIO_Init+0x208>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	6313      	str	r3, [r2, #48]	@ 0x30
 8000942:	4b78      	ldr	r3, [pc, #480]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	623b      	str	r3, [r7, #32]
 800094c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
 8000952:	4b74      	ldr	r3, [pc, #464]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a73      	ldr	r2, [pc, #460]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000958:	f043 0320 	orr.w	r3, r3, #32
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b71      	ldr	r3, [pc, #452]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f003 0320 	and.w	r3, r3, #32
 8000966:	61fb      	str	r3, [r7, #28]
 8000968:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	61bb      	str	r3, [r7, #24]
 800096e:	4b6d      	ldr	r3, [pc, #436]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a6c      	ldr	r2, [pc, #432]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b6a      	ldr	r3, [pc, #424]	@ (8000b24 <MX_GPIO_Init+0x208>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000982:	61bb      	str	r3, [r7, #24]
 8000984:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]
 800098a:	4b66      	ldr	r3, [pc, #408]	@ (8000b24 <MX_GPIO_Init+0x208>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	4a65      	ldr	r2, [pc, #404]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6313      	str	r3, [r2, #48]	@ 0x30
 8000996:	4b63      	ldr	r3, [pc, #396]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	4b5f      	ldr	r3, [pc, #380]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a5e      	ldr	r2, [pc, #376]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b5c      	ldr	r3, [pc, #368]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0302 	and.w	r3, r3, #2
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	4b58      	ldr	r3, [pc, #352]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a57      	ldr	r2, [pc, #348]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b55      	ldr	r3, [pc, #340]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	4b51      	ldr	r3, [pc, #324]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a50      	ldr	r2, [pc, #320]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009e4:	f043 0310 	orr.w	r3, r3, #16
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b4e      	ldr	r3, [pc, #312]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0310 	and.w	r3, r3, #16
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]
 80009fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000b24 <MX_GPIO_Init+0x208>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a49      	ldr	r2, [pc, #292]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000a00:	f043 0308 	orr.w	r3, r3, #8
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b47      	ldr	r3, [pc, #284]	@ (8000b24 <MX_GPIO_Init+0x208>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0308 	and.w	r3, r3, #8
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2116      	movs	r1, #22
 8000a16:	4844      	ldr	r0, [pc, #272]	@ (8000b28 <MX_GPIO_Init+0x20c>)
 8000a18:	f001 fd26 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2180      	movs	r1, #128	@ 0x80
 8000a20:	4842      	ldr	r0, [pc, #264]	@ (8000b2c <MX_GPIO_Init+0x210>)
 8000a22:	f001 fd21 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000a2c:	4840      	ldr	r0, [pc, #256]	@ (8000b30 <MX_GPIO_Init+0x214>)
 8000a2e:	f001 fd1b 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000a38:	483e      	ldr	r0, [pc, #248]	@ (8000b34 <MX_GPIO_Init+0x218>)
 8000a3a:	f001 fd15 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000a3e:	2316      	movs	r3, #22
 8000a40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a52:	4619      	mov	r1, r3
 8000a54:	4834      	ldr	r0, [pc, #208]	@ (8000b28 <MX_GPIO_Init+0x20c>)
 8000a56:	f001 fb5b 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000a5a:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a60:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6e:	4619      	mov	r1, r3
 8000a70:	482e      	ldr	r0, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0x210>)
 8000a72:	f001 fb4d 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000a76:	2380      	movs	r3, #128	@ 0x80
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	2300      	movs	r3, #0
 8000a84:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4827      	ldr	r0, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0x210>)
 8000a8e:	f001 fb3f 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000a92:	2320      	movs	r3, #32
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a96:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4820      	ldr	r0, [pc, #128]	@ (8000b28 <MX_GPIO_Init+0x20c>)
 8000aa8:	f001 fb32 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000aac:	2304      	movs	r3, #4
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000abc:	4619      	mov	r1, r3
 8000abe:	481e      	ldr	r0, [pc, #120]	@ (8000b38 <MX_GPIO_Init+0x21c>)
 8000ac0:	f001 fb26 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000ac4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4815      	ldr	r0, [pc, #84]	@ (8000b30 <MX_GPIO_Init+0x214>)
 8000ada:	f001 fb19 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000ade:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2300      	movs	r3, #0
 8000aee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af4:	4619      	mov	r1, r3
 8000af6:	480e      	ldr	r0, [pc, #56]	@ (8000b30 <MX_GPIO_Init+0x214>)
 8000af8:	f001 fb0a 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000afc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000b00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b12:	4619      	mov	r1, r3
 8000b14:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <MX_GPIO_Init+0x218>)
 8000b16:	f001 fafb 	bl	8002110 <HAL_GPIO_Init>

}
 8000b1a:	bf00      	nop
 8000b1c:	3738      	adds	r7, #56	@ 0x38
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020800 	.word	0x40020800
 8000b2c:	40020000 	.word	0x40020000
 8000b30:	40020c00 	.word	0x40020c00
 8000b34:	40021800 	.word	0x40021800
 8000b38:	40020400 	.word	0x40020400

08000b3c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b40:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b42:	4a1c      	ldr	r2, [pc, #112]	@ (8000bb4 <MX_I2C3_Init+0x78>)
 8000b44:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000b46:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b48:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb8 <MX_I2C3_Init+0x7c>)
 8000b4a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b4c:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000b52:	4b17      	ldr	r3, [pc, #92]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b58:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b60:	4b13      	ldr	r3, [pc, #76]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000b66:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b6c:	4b10      	ldr	r3, [pc, #64]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b78:	480d      	ldr	r0, [pc, #52]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b7a:	f001 fc8f 	bl	800249c <HAL_I2C_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000b84:	f000 fb18 	bl	80011b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4809      	ldr	r0, [pc, #36]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b8c:	f001 fdca 	bl	8002724 <HAL_I2CEx_ConfigAnalogFilter>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000b96:	f000 fb0f 	bl	80011b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4804      	ldr	r0, [pc, #16]	@ (8000bb0 <MX_I2C3_Init+0x74>)
 8000b9e:	f001 fdfd 	bl	800279c <HAL_I2CEx_ConfigDigitalFilter>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000ba8:	f000 fb06 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	2000010c 	.word	0x2000010c
 8000bb4:	40005c00 	.word	0x40005c00
 8000bb8:	000186a0 	.word	0x000186a0

08000bbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	@ 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a29      	ldr	r2, [pc, #164]	@ (8000c80 <HAL_I2C_MspInit+0xc4>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d14b      	bne.n	8000c76 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	4b28      	ldr	r3, [pc, #160]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a27      	ldr	r2, [pc, #156]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000be8:	f043 0304 	orr.w	r3, r3, #4
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b25      	ldr	r3, [pc, #148]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0304 	and.w	r3, r3, #4
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a20      	ldr	r2, [pc, #128]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000c16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1c:	2312      	movs	r3, #18
 8000c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000c28:	2304      	movs	r3, #4
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	4815      	ldr	r0, [pc, #84]	@ (8000c88 <HAL_I2C_MspInit+0xcc>)
 8000c34:	f001 fa6c 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c3e:	2312      	movs	r3, #18
 8000c40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c42:	2301      	movs	r3, #1
 8000c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000c4a:	2304      	movs	r3, #4
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	480d      	ldr	r0, [pc, #52]	@ (8000c8c <HAL_I2C_MspInit+0xd0>)
 8000c56:	f001 fa5b 	bl	8002110 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c62:	4a08      	ldr	r2, [pc, #32]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_I2C_MspInit+0xc8>)
 8000c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000c72:	60bb      	str	r3, [r7, #8]
 8000c74:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000c76:	bf00      	nop
 8000c78:	3728      	adds	r7, #40	@ 0x28
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40005c00 	.word	0x40005c00
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40020800 	.word	0x40020800
 8000c8c:	40020000 	.word	0x40020000

08000c90 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08e      	sub	sp, #56	@ 0x38
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2234      	movs	r2, #52	@ 0x34
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f007 feaf 	bl	8008a00 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000ca2:	4b39      	ldr	r3, [pc, #228]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000ca4:	4a39      	ldr	r2, [pc, #228]	@ (8000d8c <MX_LTDC_Init+0xfc>)
 8000ca6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ca8:	4b37      	ldr	r3, [pc, #220]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000cae:	4b36      	ldr	r3, [pc, #216]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000cb4:	4b34      	ldr	r3, [pc, #208]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000cba:	4b33      	ldr	r3, [pc, #204]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000cc0:	4b31      	ldr	r3, [pc, #196]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cc2:	2209      	movs	r2, #9
 8000cc4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000cc6:	4b30      	ldr	r3, [pc, #192]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cce:	221d      	movs	r2, #29
 8000cd0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8000cd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cda:	f240 120d 	movw	r2, #269	@ 0x10d
 8000cde:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000ce0:	4b29      	ldr	r3, [pc, #164]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000ce2:	f240 1243 	movw	r2, #323	@ 0x143
 8000ce6:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8000ce8:	4b27      	ldr	r3, [pc, #156]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cea:	f240 1217 	movw	r2, #279	@ 0x117
 8000cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000cf0:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cf2:	f240 1247 	movw	r2, #327	@ 0x147
 8000cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000cf8:	4b23      	ldr	r3, [pc, #140]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000d00:	4b21      	ldr	r3, [pc, #132]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000d08:	4b1f      	ldr	r3, [pc, #124]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000d10:	481d      	ldr	r0, [pc, #116]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000d12:	f001 fd82 	bl	800281a <HAL_LTDC_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000d1c:	f000 fa4c 	bl	80011b8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000d24:	23f0      	movs	r3, #240	@ 0xf0
 8000d26:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000d2c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d30:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000d32:	2302      	movs	r3, #2
 8000d34:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000d36:	23ff      	movs	r3, #255	@ 0xff
 8000d38:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000d3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d42:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000d44:	2307      	movs	r3, #7
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000d48:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000d4e:	23f0      	movs	r3, #240	@ 0xf0
 8000d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8000d52:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d56:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4805      	ldr	r0, [pc, #20]	@ (8000d88 <MX_LTDC_Init+0xf8>)
 8000d72:	f001 feb1 	bl	8002ad8 <HAL_LTDC_ConfigLayer>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8000d7c:	f000 fa1c 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	3738      	adds	r7, #56	@ 0x38
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000160 	.word	0x20000160
 8000d8c:	40016800 	.word	0x40016800

08000d90 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b09a      	sub	sp, #104	@ 0x68
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dac:	2230      	movs	r2, #48	@ 0x30
 8000dae:	2100      	movs	r1, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f007 fe25 	bl	8008a00 <memset>
  if(ltdcHandle->Instance==LTDC)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a85      	ldr	r2, [pc, #532]	@ (8000fd0 <HAL_LTDC_MspInit+0x240>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	f040 8103 	bne.w	8000fc8 <HAL_LTDC_MspInit+0x238>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000dc2:	2308      	movs	r3, #8
 8000dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 360;
 8000dc6:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000dca:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f002 fe07 	bl	80039ec <HAL_RCCEx_PeriphCLKConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8000de4:	f000 f9e8 	bl	80011b8 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
 8000dec:	4b79      	ldr	r3, [pc, #484]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df0:	4a78      	ldr	r2, [pc, #480]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000df2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000df6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df8:	4b76      	ldr	r3, [pc, #472]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e00:	623b      	str	r3, [r7, #32]
 8000e02:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
 8000e08:	4b72      	ldr	r3, [pc, #456]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0c:	4a71      	ldr	r2, [pc, #452]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e0e:	f043 0320 	orr.w	r3, r3, #32
 8000e12:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e14:	4b6f      	ldr	r3, [pc, #444]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	f003 0320 	and.w	r3, r3, #32
 8000e1c:	61fb      	str	r3, [r7, #28]
 8000e1e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	2300      	movs	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	4b6b      	ldr	r3, [pc, #428]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e28:	4a6a      	ldr	r2, [pc, #424]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e30:	4b68      	ldr	r3, [pc, #416]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	61bb      	str	r3, [r7, #24]
 8000e3a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	4b64      	ldr	r3, [pc, #400]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e44:	4a63      	ldr	r2, [pc, #396]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e46:	f043 0302 	orr.w	r3, r3, #2
 8000e4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4c:	4b61      	ldr	r3, [pc, #388]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e60:	4a5c      	ldr	r2, [pc, #368]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e68:	4b5a      	ldr	r3, [pc, #360]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e70:	613b      	str	r3, [r7, #16]
 8000e72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	4b56      	ldr	r3, [pc, #344]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7c:	4a55      	ldr	r2, [pc, #340]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e84:	4b53      	ldr	r3, [pc, #332]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e90:	2300      	movs	r3, #0
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	4b4f      	ldr	r3, [pc, #316]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e98:	4a4e      	ldr	r2, [pc, #312]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000e9a:	f043 0308 	orr.w	r3, r3, #8
 8000e9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8000fd4 <HAL_LTDC_MspInit+0x244>)
 8000ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea4:	f003 0308 	and.w	r3, r3, #8
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8000eac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eb0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ebe:	230e      	movs	r3, #14
 8000ec0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000ec2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4843      	ldr	r0, [pc, #268]	@ (8000fd8 <HAL_LTDC_MspInit+0x248>)
 8000eca:	f001 f921 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000ece:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000ed2:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000edc:	2300      	movs	r3, #0
 8000ede:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ee0:	230e      	movs	r3, #14
 8000ee2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ee8:	4619      	mov	r1, r3
 8000eea:	483c      	ldr	r0, [pc, #240]	@ (8000fdc <HAL_LTDC_MspInit+0x24c>)
 8000eec:	f001 f910 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000f00:	2309      	movs	r3, #9
 8000f02:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4835      	ldr	r0, [pc, #212]	@ (8000fe0 <HAL_LTDC_MspInit+0x250>)
 8000f0c:	f001 f900 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000f10:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000f14:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f16:	2302      	movs	r3, #2
 8000f18:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f22:	230e      	movs	r3, #14
 8000f24:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f26:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	482c      	ldr	r0, [pc, #176]	@ (8000fe0 <HAL_LTDC_MspInit+0x250>)
 8000f2e:	f001 f8ef 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000f32:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000f36:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f44:	230e      	movs	r3, #14
 8000f46:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4825      	ldr	r0, [pc, #148]	@ (8000fe4 <HAL_LTDC_MspInit+0x254>)
 8000f50:	f001 f8de 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000f54:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000f58:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f66:	230e      	movs	r3, #14
 8000f68:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f6e:	4619      	mov	r1, r3
 8000f70:	481d      	ldr	r0, [pc, #116]	@ (8000fe8 <HAL_LTDC_MspInit+0x258>)
 8000f72:	f001 f8cd 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f86:	230e      	movs	r3, #14
 8000f88:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4816      	ldr	r0, [pc, #88]	@ (8000fec <HAL_LTDC_MspInit+0x25c>)
 8000f92:	f001 f8bd 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000f96:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f9a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000fa8:	2309      	movs	r3, #9
 8000faa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <HAL_LTDC_MspInit+0x254>)
 8000fb4:	f001 f8ac 	bl	8002110 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2105      	movs	r1, #5
 8000fbc:	2058      	movs	r0, #88	@ 0x58
 8000fbe:	f000 fe75 	bl	8001cac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8000fc2:	2058      	movs	r0, #88	@ 0x58
 8000fc4:	f000 fe8e 	bl	8001ce4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8000fc8:	bf00      	nop
 8000fca:	3768      	adds	r7, #104	@ 0x68
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40016800 	.word	0x40016800
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40021400 	.word	0x40021400
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	40021800 	.word	0x40021800
 8000fe8:	40020800 	.word	0x40020800
 8000fec:	40020c00 	.word	0x40020c00

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff4:	f000 fd30 	bl	8001a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff8:	f000 f862 	bl	80010c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffc:	f7ff fc8e 	bl	800091c <MX_GPIO_Init>
  MX_CRC_Init();
 8001000:	f7ff fadc 	bl	80005bc <MX_CRC_Init>
  MX_DMA2D_Init();
 8001004:	f7ff fb10 	bl	8000628 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001008:	f7ff fb68 	bl	80006dc <MX_FMC_Init>
  MX_I2C3_Init();
 800100c:	f7ff fd96 	bl	8000b3c <MX_I2C3_Init>
  MX_LTDC_Init();
 8001010:	f7ff fe3e 	bl	8000c90 <MX_LTDC_Init>
  MX_SPI5_Init();
 8001014:	f000 f952 	bl	80012bc <MX_SPI5_Init>
  MX_TIM1_Init();
 8001018:	f000 fb06 	bl	8001628 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800101c:	f000 fba0 	bl	8001760 <MX_USART1_UART_Init>
  MX_UART5_Init();
 8001020:	f000 fb74 	bl	800170c <MX_UART5_Init>
  MX_USB_OTG_HS_PCD_Init();
 8001024:	f000 fc66 	bl	80018f4 <MX_USB_OTG_HS_PCD_Init>
  /* USER CODE BEGIN 2 */
  #ifdef STDIO_UART5_ENABLE
  RetargetInit(&huart5);
  printf("uart5 is stdin stdout stderr\n");
  #else
  RetargetInit(&huart1);
 8001028:	481a      	ldr	r0, [pc, #104]	@ (8001094 <main+0xa4>)
 800102a:	f000 f92f 	bl	800128c <RetargetInit>
  printf("uart1 is stdin stdout stderr\n");
 800102e:	481a      	ldr	r0, [pc, #104]	@ (8001098 <main+0xa8>)
 8001030:	f007 fb52 	bl	80086d8 <puts>
  #endif
  
  printf("Hello, STM32F4!\n");
 8001034:	4819      	ldr	r0, [pc, #100]	@ (800109c <main+0xac>)
 8001036:	f007 fb4f 	bl	80086d8 <puts>
  /*osStatus_t osKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size) 
  printf("FreeRTOS version: %s\n", KERNEL_VERSION);
  */
  printf("System clock: %lu Hz\n", HAL_RCC_GetSysClockFreq());
 800103a:	f002 fb6b 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 800103e:	4603      	mov	r3, r0
 8001040:	4619      	mov	r1, r3
 8001042:	4817      	ldr	r0, [pc, #92]	@ (80010a0 <main+0xb0>)
 8001044:	f007 fae0 	bl	8008608 <iprintf>
  //printf("Tick frequency: %lu Hz\n", HAL_RCC_GetSysClockFreq() / (1 << (HAL_RCC_GetHCLKPrescaler() >> 4)));
  printf("Tick count: %lu\n", HAL_GetTick());
 8001048:	f000 fd3c 	bl	8001ac4 <HAL_GetTick>
 800104c:	4603      	mov	r3, r0
 800104e:	4619      	mov	r1, r3
 8001050:	4814      	ldr	r0, [pc, #80]	@ (80010a4 <main+0xb4>)
 8001052:	f007 fad9 	bl	8008608 <iprintf>
  printf("Tick frequency: %d Hz\n", HAL_GetTickFreq());
 8001056:	f000 fd41 	bl	8001adc <HAL_GetTickFreq>
 800105a:	4603      	mov	r3, r0
 800105c:	4619      	mov	r1, r3
 800105e:	4812      	ldr	r0, [pc, #72]	@ (80010a8 <main+0xb8>)
 8001060:	f007 fad2 	bl	8008608 <iprintf>
  printf("System initialized successfully.\n");
 8001064:	4811      	ldr	r0, [pc, #68]	@ (80010ac <main+0xbc>)
 8001066:	f007 fb37 	bl	80086d8 <puts>
  printf("FreeRTOS kernel initialized.\n");
 800106a:	4811      	ldr	r0, [pc, #68]	@ (80010b0 <main+0xc0>)
 800106c:	f007 fb34 	bl	80086d8 <puts>
  printf("System clock configured successfully.\n");
 8001070:	4810      	ldr	r0, [pc, #64]	@ (80010b4 <main+0xc4>)
 8001072:	f007 fb31 	bl	80086d8 <puts>
  printf("All peripherals initialized successfully.\n");
 8001076:	4810      	ldr	r0, [pc, #64]	@ (80010b8 <main+0xc8>)
 8001078:	f007 fb2e 	bl	80086d8 <puts>
  printf("Ready to start FreeRTOS scheduler.\n");
 800107c:	480f      	ldr	r0, [pc, #60]	@ (80010bc <main+0xcc>)
 800107e:	f007 fb2b 	bl	80086d8 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001082:	f004 fc51 	bl	8005928 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001086:	f7ff fc2f 	bl	80008e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800108a:	f004 fc71 	bl	8005970 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800108e:	bf00      	nop
 8001090:	e7fd      	b.n	800108e <main+0x9e>
 8001092:	bf00      	nop
 8001094:	20000340 	.word	0x20000340
 8001098:	08009554 	.word	0x08009554
 800109c:	08009574 	.word	0x08009574
 80010a0:	08009584 	.word	0x08009584
 80010a4:	0800959c 	.word	0x0800959c
 80010a8:	080095b0 	.word	0x080095b0
 80010ac:	080095c8 	.word	0x080095c8
 80010b0:	080095ec 	.word	0x080095ec
 80010b4:	0800960c 	.word	0x0800960c
 80010b8:	08009634 	.word	0x08009634
 80010bc:	08009660 	.word	0x08009660

080010c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b094      	sub	sp, #80	@ 0x50
 80010c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	2230      	movs	r2, #48	@ 0x30
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f007 fc96 	bl	8008a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	4b28      	ldr	r3, [pc, #160]	@ (800118c <SystemClock_Config+0xcc>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	4a27      	ldr	r2, [pc, #156]	@ (800118c <SystemClock_Config+0xcc>)
 80010ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f4:	4b25      	ldr	r3, [pc, #148]	@ (800118c <SystemClock_Config+0xcc>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <SystemClock_Config+0xd0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a21      	ldr	r2, [pc, #132]	@ (8001190 <SystemClock_Config+0xd0>)
 800110a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <SystemClock_Config+0xd0>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800111c:	2301      	movs	r3, #1
 800111e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001120:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001126:	2302      	movs	r3, #2
 8001128:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800112a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800112e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001130:	2308      	movs	r3, #8
 8001132:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001134:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800113a:	2302      	movs	r3, #2
 800113c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800113e:	2307      	movs	r3, #7
 8001140:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001142:	f107 0320 	add.w	r3, r7, #32
 8001146:	4618      	mov	r0, r3
 8001148:	f001 ff86 	bl	8003058 <HAL_RCC_OscConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001152:	f000 f831 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001156:	230f      	movs	r3, #15
 8001158:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115a:	2302      	movs	r3, #2
 800115c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001162:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001166:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800116c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	2105      	movs	r1, #5
 8001174:	4618      	mov	r0, r3
 8001176:	f002 f9e7 	bl	8003548 <HAL_RCC_ClockConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001180:	f000 f81a 	bl	80011b8 <Error_Handler>
  }
}
 8001184:	bf00      	nop
 8001186:	3750      	adds	r7, #80	@ 0x50
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	40007000 	.word	0x40007000

08001194 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a04      	ldr	r2, [pc, #16]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d101      	bne.n	80011aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011a6:	f000 fc79 	bl	8001a9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40001000 	.word	0x40001000

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <Error_Handler+0x8>

080011c4 <_isatty>:
#define STDERR 2

static UART_HandleTypeDef *gHuart;

int _isatty(int fd)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    return 1; // Always return true for simplicity
 80011cc:	2301      	movs	r3, #1
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <_write>:
int _write(int fd, char* ptr, int len)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
    if (fd == STDOUT || fd == STDERR) {
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d002      	beq.n	80011f4 <_write+0x18>
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d10a      	bne.n	800120a <_write+0x2e>
        HAL_UART_Transmit(gHuart, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <_write+0x3c>)
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	f003 fb2f 	bl	8004864 <HAL_UART_Transmit>
        return len; // Return number of bytes written
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	e001      	b.n	800120e <_write+0x32>
    }
    return -1; // Error for other file descriptors
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800120e:	4618      	mov	r0, r3
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000208 	.word	0x20000208

0800121c <_close>:
int _close(int fd)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
    return -1; // Not implemented, return error
 8001224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001228:	4618      	mov	r0, r3
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <_read>:
int _read(int fd, char* ptr, int len)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
    if (fd == STDIN) {
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10a      	bne.n	800125c <_read+0x28>
        HAL_UART_Receive(gHuart, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001246:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <_read+0x34>)
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	b29a      	uxth	r2, r3
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	f003 fb91 	bl	800497a <HAL_UART_Receive>
        return len; // Return number of bytes read
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	e001      	b.n	8001260 <_read+0x2c>
    }
    return -1; // Error for other file descriptors
 800125c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000208 	.word	0x20000208

0800126c <_fstat>:
int _fstat(int fd, struct stat* st)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR; // Character device
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800127c:	605a      	str	r2, [r3, #4]
    return 0; // Success
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <RetargetInit>:

void RetargetInit(UART_HandleTypeDef *huart)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    // Initialize the UART for retargeting
    gHuart = huart; // Assuming gHuart is defined globally in your project
 8001294:	4a07      	ldr	r2, [pc, #28]	@ (80012b4 <RetargetInit+0x28>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
    // HAL_UART_Init(gHuart);

/* Disable I/O buffering for STDOUT stream, so that
  * chars are sent out as soon as they are printed. */
    setvbuf(stdout, NULL, _IONBF, 0);
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <RetargetInit+0x2c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6898      	ldr	r0, [r3, #8]
 80012a0:	2300      	movs	r3, #0
 80012a2:	2202      	movs	r2, #2
 80012a4:	2100      	movs	r1, #0
 80012a6:	f007 fa1f 	bl	80086e8 <setvbuf>
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000208 	.word	0x20000208
 80012b8:	2000001c 	.word	0x2000001c

080012bc <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80012c0:	4b17      	ldr	r3, [pc, #92]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012c2:	4a18      	ldr	r2, [pc, #96]	@ (8001324 <MX_SPI5_Init+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80012c6:	4b16      	ldr	r3, [pc, #88]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012cc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80012ce:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ec:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012f0:	2218      	movs	r2, #24
 80012f2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80012fa:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <MX_SPI5_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001300:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <MX_SPI5_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <MX_SPI5_Init+0x64>)
 8001308:	220a      	movs	r2, #10
 800130a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800130c:	4804      	ldr	r0, [pc, #16]	@ (8001320 <MX_SPI5_Init+0x64>)
 800130e:	f002 fd61 	bl	8003dd4 <HAL_SPI_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001318:	f7ff ff4e 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	2000020c 	.word	0x2000020c
 8001324:	40015000 	.word	0x40015000

08001328 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	@ 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a19      	ldr	r2, [pc, #100]	@ (80013ac <HAL_SPI_MspInit+0x84>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d12c      	bne.n	80013a4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001352:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 8001354:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001358:	6453      	str	r3, [r2, #68]	@ 0x44
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 8001370:	f043 0320 	orr.w	r3, r3, #32
 8001374:	6313      	str	r3, [r2, #48]	@ 0x30
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <HAL_SPI_MspInit+0x88>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	f003 0320 	and.w	r3, r3, #32
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001382:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	2302      	movs	r3, #2
 800138a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001394:	2305      	movs	r3, #5
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	4619      	mov	r1, r3
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <HAL_SPI_MspInit+0x8c>)
 80013a0:	f000 feb6 	bl	8002110 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80013a4:	bf00      	nop
 80013a6:	3728      	adds	r7, #40	@ 0x28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40015000 	.word	0x40015000
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40021400 	.word	0x40021400

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b12      	ldr	r3, [pc, #72]	@ (800140c <HAL_MspInit+0x54>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	4a11      	ldr	r2, [pc, #68]	@ (800140c <HAL_MspInit+0x54>)
 80013c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ce:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <HAL_MspInit+0x54>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <HAL_MspInit+0x54>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <HAL_MspInit+0x54>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b08      	ldr	r3, [pc, #32]	@ (800140c <HAL_MspInit+0x54>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	210f      	movs	r1, #15
 80013fa:	f06f 0001 	mvn.w	r0, #1
 80013fe:	f000 fc55 	bl	8001cac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800

08001410 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08e      	sub	sp, #56	@ 0x38
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	4b33      	ldr	r3, [pc, #204]	@ (80014f4 <HAL_InitTick+0xe4>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	4a32      	ldr	r2, [pc, #200]	@ (80014f4 <HAL_InitTick+0xe4>)
 800142a:	f043 0310 	orr.w	r3, r3, #16
 800142e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <HAL_InitTick+0xe4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	f003 0310 	and.w	r3, r3, #16
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800143c:	f107 0210 	add.w	r2, r7, #16
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f002 fa9e 	bl	8003988 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001452:	2b00      	cmp	r3, #0
 8001454:	d103      	bne.n	800145e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001456:	f002 fa6f 	bl	8003938 <HAL_RCC_GetPCLK1Freq>
 800145a:	6378      	str	r0, [r7, #52]	@ 0x34
 800145c:	e004      	b.n	8001468 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800145e:	f002 fa6b 	bl	8003938 <HAL_RCC_GetPCLK1Freq>
 8001462:	4603      	mov	r3, r0
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800146a:	4a23      	ldr	r2, [pc, #140]	@ (80014f8 <HAL_InitTick+0xe8>)
 800146c:	fba2 2303 	umull	r2, r3, r2, r3
 8001470:	0c9b      	lsrs	r3, r3, #18
 8001472:	3b01      	subs	r3, #1
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001476:	4b21      	ldr	r3, [pc, #132]	@ (80014fc <HAL_InitTick+0xec>)
 8001478:	4a21      	ldr	r2, [pc, #132]	@ (8001500 <HAL_InitTick+0xf0>)
 800147a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800147c:	4b1f      	ldr	r3, [pc, #124]	@ (80014fc <HAL_InitTick+0xec>)
 800147e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001482:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001484:	4a1d      	ldr	r2, [pc, #116]	@ (80014fc <HAL_InitTick+0xec>)
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800148a:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <HAL_InitTick+0xec>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001490:	4b1a      	ldr	r3, [pc, #104]	@ (80014fc <HAL_InitTick+0xec>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001496:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <HAL_InitTick+0xec>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800149c:	4817      	ldr	r0, [pc, #92]	@ (80014fc <HAL_InitTick+0xec>)
 800149e:	f002 fd22 	bl	8003ee6 <HAL_TIM_Base_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80014a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d11b      	bne.n	80014e8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80014b0:	4812      	ldr	r0, [pc, #72]	@ (80014fc <HAL_InitTick+0xec>)
 80014b2:	f002 fd67 	bl	8003f84 <HAL_TIM_Base_Start_IT>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80014bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d111      	bne.n	80014e8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014c4:	2036      	movs	r0, #54	@ 0x36
 80014c6:	f000 fc0d 	bl	8001ce4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b0f      	cmp	r3, #15
 80014ce:	d808      	bhi.n	80014e2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80014d0:	2200      	movs	r2, #0
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	2036      	movs	r0, #54	@ 0x36
 80014d6:	f000 fbe9 	bl	8001cac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_InitTick+0xf4>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	e002      	b.n	80014e8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80014e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3738      	adds	r7, #56	@ 0x38
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	431bde83 	.word	0x431bde83
 80014fc:	20000264 	.word	0x20000264
 8001500:	40001000 	.word	0x40001000
 8001504:	20000004 	.word	0x20000004

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <NMI_Handler+0x4>

08001510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <TIM6_DAC_IRQHandler+0x10>)
 8001546:	f002 fd8d 	bl	8004064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000264 	.word	0x20000264

08001554 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <LTDC_IRQHandler+0x10>)
 800155a:	f001 f9fb 	bl	8002954 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000160 	.word	0x20000160

08001568 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <DMA2D_IRQHandler+0x10>)
 800156e:	f000 fc2c 	bl	8001dca <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000090 	.word	0x20000090

0800157c <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
	...

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f007 fa68 	bl	8008a9c <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20030000 	.word	0x20030000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	200002ac 	.word	0x200002ac
 8001600:	20009718 	.word	0x20009718

08001604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <SystemInit+0x20>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <SystemInit+0x20>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162e:	f107 0308 	add.w	r3, r7, #8
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	463b      	mov	r3, r7
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001644:	4b1e      	ldr	r3, [pc, #120]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001646:	4a1f      	ldr	r2, [pc, #124]	@ (80016c4 <MX_TIM1_Init+0x9c>)
 8001648:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800164a:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <MX_TIM1_Init+0x98>)
 800164c:	2200      	movs	r2, #0
 800164e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001656:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001658:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800165c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001664:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <MX_TIM1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001670:	4813      	ldr	r0, [pc, #76]	@ (80016c0 <MX_TIM1_Init+0x98>)
 8001672:	f002 fc38 	bl	8003ee6 <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800167c:	f7ff fd9c 	bl	80011b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001684:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001686:	f107 0308 	add.w	r3, r7, #8
 800168a:	4619      	mov	r1, r3
 800168c:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <MX_TIM1_Init+0x98>)
 800168e:	f002 fdd9 	bl	8004244 <HAL_TIM_ConfigClockSource>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001698:	f7ff fd8e 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169c:	2300      	movs	r3, #0
 800169e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016a4:	463b      	mov	r3, r7
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_TIM1_Init+0x98>)
 80016aa:	f002 fffb 	bl	80046a4 <HAL_TIMEx_MasterConfigSynchronization>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80016b4:	f7ff fd80 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200002b0 	.word	0x200002b0
 80016c4:	40010000 	.word	0x40010000

080016c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001704 <HAL_TIM_Base_MspInit+0x3c>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d10d      	bne.n	80016f6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <HAL_TIM_Base_MspInit+0x40>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e2:	4a09      	ldr	r2, [pc, #36]	@ (8001708 <HAL_TIM_Base_MspInit+0x40>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ea:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <HAL_TIM_Base_MspInit+0x40>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80016f6:	bf00      	nop
 80016f8:	3714      	adds	r7, #20
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40010000 	.word	0x40010000
 8001708:	40023800 	.word	0x40023800

0800170c <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001710:	4b11      	ldr	r3, [pc, #68]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001712:	4a12      	ldr	r2, [pc, #72]	@ (800175c <MX_UART5_Init+0x50>)
 8001714:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800171c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800172a:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <MX_UART5_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b09      	ldr	r3, [pc, #36]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <MX_UART5_Init+0x4c>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001742:	4805      	ldr	r0, [pc, #20]	@ (8001758 <MX_UART5_Init+0x4c>)
 8001744:	f003 f83e 	bl	80047c4 <HAL_UART_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800174e:	f7ff fd33 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200002f8 	.word	0x200002f8
 800175c:	40005000 	.word	0x40005000

08001760 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <MX_USART1_UART_Init+0x50>)
 8001768:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 800176c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001770:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	4b0e      	ldr	r3, [pc, #56]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001778:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001784:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001786:	220c      	movs	r2, #12
 8001788:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_USART1_UART_Init+0x4c>)
 8001798:	f003 f814 	bl	80047c4 <HAL_UART_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017a2:	f7ff fd09 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000340 	.word	0x20000340
 80017b0:	40011000 	.word	0x40011000

080017b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	@ 0x30
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a42      	ldr	r2, [pc, #264]	@ (80018dc <HAL_UART_MspInit+0x128>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d14b      	bne.n	800186e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	4b41      	ldr	r3, [pc, #260]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	4a40      	ldr	r2, [pc, #256]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80017e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e6:	4b3e      	ldr	r3, [pc, #248]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	4b3a      	ldr	r3, [pc, #232]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a39      	ldr	r2, [pc, #228]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b37      	ldr	r3, [pc, #220]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b33      	ldr	r3, [pc, #204]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a32      	ldr	r2, [pc, #200]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 8001818:	f043 0308 	orr.w	r3, r3, #8
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b30      	ldr	r3, [pc, #192]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800182a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800183c:	2308      	movs	r3, #8
 800183e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4619      	mov	r1, r3
 8001846:	4827      	ldr	r0, [pc, #156]	@ (80018e4 <HAL_UART_MspInit+0x130>)
 8001848:	f000 fc62 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800184c:	2304      	movs	r3, #4
 800184e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800185c:	2308      	movs	r3, #8
 800185e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001860:	f107 031c 	add.w	r3, r7, #28
 8001864:	4619      	mov	r1, r3
 8001866:	4820      	ldr	r0, [pc, #128]	@ (80018e8 <HAL_UART_MspInit+0x134>)
 8001868:	f000 fc52 	bl	8002110 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800186c:	e031      	b.n	80018d2 <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART1)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1e      	ldr	r2, [pc, #120]	@ (80018ec <HAL_UART_MspInit+0x138>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d12c      	bne.n	80018d2 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 800187e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001880:	4a17      	ldr	r2, [pc, #92]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 8001882:	f043 0310 	orr.w	r3, r3, #16
 8001886:	6453      	str	r3, [r2, #68]	@ 0x44
 8001888:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 800188a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188c:	f003 0310 	and.w	r3, r3, #16
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189c:	4a10      	ldr	r2, [pc, #64]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a4:	4b0e      	ldr	r3, [pc, #56]	@ (80018e0 <HAL_UART_MspInit+0x12c>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80018b0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018be:	2303      	movs	r3, #3
 80018c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018c2:	2307      	movs	r3, #7
 80018c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	4619      	mov	r1, r3
 80018cc:	4808      	ldr	r0, [pc, #32]	@ (80018f0 <HAL_UART_MspInit+0x13c>)
 80018ce:	f000 fc1f 	bl	8002110 <HAL_GPIO_Init>
}
 80018d2:	bf00      	nop
 80018d4:	3730      	adds	r7, #48	@ 0x30
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40005000 	.word	0x40005000
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020800 	.word	0x40020800
 80018e8:	40020c00 	.word	0x40020c00
 80018ec:	40011000 	.word	0x40011000
 80018f0:	40020000 	.word	0x40020000

080018f4 <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80018f8:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 80018fa:	4a16      	ldr	r2, [pc, #88]	@ (8001954 <MX_USB_OTG_HS_PCD_Init+0x60>)
 80018fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 80018fe:	4b14      	ldr	r3, [pc, #80]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001900:	2206      	movs	r2, #6
 8001902:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001906:	2202      	movs	r2, #2
 8001908:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800190a:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800190c:	2200      	movs	r2, #0
 800190e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001912:	2202      	movs	r2, #2
 8001914:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001918:	2200      	movs	r2, #0
 800191a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800191e:	2200      	movs	r2, #0
 8001920:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8001922:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001924:	2200      	movs	r2, #0
 8001926:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800192a:	2201      	movs	r2, #1
 800192c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001930:	2200      	movs	r2, #0
 8001932:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001936:	2200      	movs	r2, #0
 8001938:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800193a:	4805      	ldr	r0, [pc, #20]	@ (8001950 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800193c:	f001 fa7d 	bl	8002e3a <HAL_PCD_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 8001946:	f7ff fc37 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000388 	.word	0x20000388
 8001954:	40040000 	.word	0x40040000

08001958 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a20      	ldr	r2, [pc, #128]	@ (80019f8 <HAL_PCD_MspInit+0xa0>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d139      	bne.n	80019ee <HAL_PCD_MspInit+0x96>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a1e      	ldr	r2, [pc, #120]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001996:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800199a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80019a8:	230c      	movs	r3, #12
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	4619      	mov	r1, r3
 80019b2:	4813      	ldr	r0, [pc, #76]	@ (8001a00 <HAL_PCD_MspInit+0xa8>)
 80019b4:	f000 fbac 	bl	8002110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80019b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019be:	2300      	movs	r3, #0
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f107 0314 	add.w	r3, r7, #20
 80019ca:	4619      	mov	r1, r3
 80019cc:	480c      	ldr	r0, [pc, #48]	@ (8001a00 <HAL_PCD_MspInit+0xa8>)
 80019ce:	f000 fb9f 	bl	8002110 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a08      	ldr	r2, [pc, #32]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 80019dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <HAL_PCD_MspInit+0xa4>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80019ee:	bf00      	nop
 80019f0:	3728      	adds	r7, #40	@ 0x28
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40040000 	.word	0x40040000
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40020400 	.word	0x40020400

08001a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a08:	f7ff fdfc 	bl	8001604 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	@ (8001a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a32:	f007 f839 	bl	8008aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a36:	f7ff fadb 	bl	8000ff0 <main>
  bx  lr    
 8001a3a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a3c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001a48:	0800971c 	.word	0x0800971c
  ldr r2, =_sbss
 8001a4c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001a50:	20009714 	.word	0x20009714

08001a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <HAL_Init+0x40>)
 8001a62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_Init+0x40>)
 8001a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_Init+0x40>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f908 	bl	8001c96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	2000      	movs	r0, #0
 8001a88:	f7ff fcc2 	bl	8001410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fc94 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023c00 	.word	0x40023c00

08001a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <HAL_IncTick+0x20>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4413      	add	r3, r2
 8001aac:	4a04      	ldr	r2, [pc, #16]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aae:	6013      	str	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000008 	.word	0x20000008
 8001ac0:	2000086c 	.word	0x2000086c

08001ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac8:	4b03      	ldr	r3, [pc, #12]	@ (8001ad8 <HAL_GetTick+0x14>)
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	2000086c 	.word	0x2000086c

08001adc <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8001ae0:	4b03      	ldr	r3, [pc, #12]	@ (8001af0 <HAL_GetTickFreq+0x14>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	20000008 	.word	0x20000008

08001af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001afc:	f7ff ffe2 	bl	8001ac4 <HAL_GetTick>
 8001b00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0c:	d005      	beq.n	8001b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b38 <HAL_Delay+0x44>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	461a      	mov	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4413      	add	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b1a:	bf00      	nop
 8001b1c:	f7ff ffd2 	bl	8001ac4 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d8f7      	bhi.n	8001b1c <HAL_Delay+0x28>
  {
  }
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000008 	.word	0x20000008

08001b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6e:	4a04      	ldr	r2, [pc, #16]	@ (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	60d3      	str	r3, [r2, #12]
}
 8001b74:	bf00      	nop
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b88:	4b04      	ldr	r3, [pc, #16]	@ (8001b9c <__NVIC_GetPriorityGrouping+0x18>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	f003 0307 	and.w	r3, r3, #7
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	db0b      	blt.n	8001bca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f003 021f 	and.w	r2, r3, #31
 8001bb8:	4907      	ldr	r1, [pc, #28]	@ (8001bd8 <__NVIC_EnableIRQ+0x38>)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	095b      	lsrs	r3, r3, #5
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000e100 	.word	0xe000e100

08001bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	db0a      	blt.n	8001c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	490c      	ldr	r1, [pc, #48]	@ (8001c28 <__NVIC_SetPriority+0x4c>)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	0112      	lsls	r2, r2, #4
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	440b      	add	r3, r1
 8001c00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c04:	e00a      	b.n	8001c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4908      	ldr	r1, [pc, #32]	@ (8001c2c <__NVIC_SetPriority+0x50>)
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	3b04      	subs	r3, #4
 8001c14:	0112      	lsls	r2, r2, #4
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	440b      	add	r3, r1
 8001c1a:	761a      	strb	r2, [r3, #24]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000e100 	.word	0xe000e100
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b089      	sub	sp, #36	@ 0x24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f1c3 0307 	rsb	r3, r3, #7
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	bf28      	it	cs
 8001c4e:	2304      	movcs	r3, #4
 8001c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	3304      	adds	r3, #4
 8001c56:	2b06      	cmp	r3, #6
 8001c58:	d902      	bls.n	8001c60 <NVIC_EncodePriority+0x30>
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3b03      	subs	r3, #3
 8001c5e:	e000      	b.n	8001c62 <NVIC_EncodePriority+0x32>
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c64:	f04f 32ff 	mov.w	r2, #4294967295
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	401a      	ands	r2, r3
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c78:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c82:	43d9      	mvns	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c88:	4313      	orrs	r3, r2
         );
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3724      	adds	r7, #36	@ 0x24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff4c 	bl	8001b3c <__NVIC_SetPriorityGrouping>
}
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cbe:	f7ff ff61 	bl	8001b84 <__NVIC_GetPriorityGrouping>
 8001cc2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	68b9      	ldr	r1, [r7, #8]
 8001cc8:	6978      	ldr	r0, [r7, #20]
 8001cca:	f7ff ffb1 	bl	8001c30 <NVIC_EncodePriority>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff80 	bl	8001bdc <__NVIC_SetPriority>
}
 8001cdc:	bf00      	nop
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff54 	bl	8001ba0 <__NVIC_EnableIRQ>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00e      	b.n	8001d30 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	795b      	ldrb	r3, [r3, #5]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d105      	bne.n	8001d28 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7fe fc5e 	bl	80005e4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e03b      	b.n	8001dc2 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d106      	bne.n	8001d64 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7fe fc94 	bl	800068c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2202      	movs	r2, #2
 8001d68:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d88:	f023 0107 	bic.w	r1, r3, #7
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001da2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	68d1      	ldr	r1, [r2, #12]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	430b      	orrs	r3, r1
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d026      	beq.n	8001e3a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d021      	beq.n	8001e3a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e04:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0a:	f043 0201 	orr.w	r2, r3, #1
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2201      	movs	r2, #1
 8001e18:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f003 0320 	and.w	r3, r3, #32
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d026      	beq.n	8001e92 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d021      	beq.n	8001e92 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e5c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2220      	movs	r2, #32
 8001e64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e6a:	f043 0202 	orr.w	r2, r3, #2
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2204      	movs	r2, #4
 8001e76:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d026      	beq.n	8001eea <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d021      	beq.n	8001eea <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eb4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2208      	movs	r2, #8
 8001ebc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec2:	f043 0204 	orr.w	r2, r3, #4
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2204      	movs	r2, #4
 8001ece:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f003 0304 	and.w	r3, r3, #4
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d013      	beq.n	8001f1c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00e      	beq.n	8001f1c <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f0c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2204      	movs	r2, #4
 8001f14:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f853 	bl	8001fc2 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d024      	beq.n	8001f70 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d01f      	beq.n	8001f70 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f3e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2202      	movs	r2, #2
 8001f46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d01f      	beq.n	8001fba <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01a      	beq.n	8001fba <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f92:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2210      	movs	r2, #16
 8001f9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 f80e 	bl	8001fd6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
	...

08001fec <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b087      	sub	sp, #28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_DMA2D_ConfigLayer+0x20>
 8002008:	2302      	movs	r3, #2
 800200a:	e079      	b.n	8002100 <HAL_DMA2D_ConfigLayer+0x114>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2202      	movs	r2, #2
 8002018:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	3318      	adds	r3, #24
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	041b      	lsls	r3, r3, #16
 8002032:	4313      	orrs	r3, r2
 8002034:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002036:	4b35      	ldr	r3, [pc, #212]	@ (800210c <HAL_DMA2D_ConfigLayer+0x120>)
 8002038:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2b0a      	cmp	r3, #10
 8002040:	d003      	beq.n	800204a <HAL_DMA2D_ConfigLayer+0x5e>
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b09      	cmp	r3, #9
 8002048:	d107      	bne.n	800205a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	4313      	orrs	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	e005      	b.n	8002066 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	061b      	lsls	r3, r3, #24
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	4313      	orrs	r3, r2
 8002064:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d120      	bne.n	80020ae <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	43db      	mvns	r3, r3
 8002076:	ea02 0103 	and.w	r1, r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	430a      	orrs	r2, r1
 8002082:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b0a      	cmp	r3, #10
 8002094:	d003      	beq.n	800209e <HAL_DMA2D_ConfigLayer+0xb2>
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b09      	cmp	r3, #9
 800209c:	d127      	bne.n	80020ee <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80020aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80020ac:	e01f      	b.n	80020ee <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	43db      	mvns	r3, r3
 80020b8:	ea02 0103 	and.w	r1, r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b0a      	cmp	r3, #10
 80020d6:	d003      	beq.n	80020e0 <HAL_DMA2D_ConfigLayer+0xf4>
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b09      	cmp	r3, #9
 80020de:	d106      	bne.n	80020ee <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	68da      	ldr	r2, [r3, #12]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80020ec:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	ff03000f 	.word	0xff03000f

08002110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	@ 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e177      	b.n	800241c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800212c:	2201      	movs	r2, #1
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4013      	ands	r3, r2
 800213e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	429a      	cmp	r2, r3
 8002146:	f040 8166 	bne.w	8002416 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b01      	cmp	r3, #1
 8002154:	d005      	beq.n	8002162 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800215e:	2b02      	cmp	r3, #2
 8002160:	d130      	bne.n	80021c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	2203      	movs	r2, #3
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4313      	orrs	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002198:	2201      	movs	r2, #1
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 0201 	and.w	r2, r3, #1
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0303 	and.w	r3, r3, #3
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d017      	beq.n	8002200 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d123      	bne.n	8002254 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	08da      	lsrs	r2, r3, #3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3208      	adds	r2, #8
 8002214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	220f      	movs	r2, #15
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	69ba      	ldr	r2, [r7, #24]
 800222c:	4013      	ands	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4313      	orrs	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	08da      	lsrs	r2, r3, #3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3208      	adds	r2, #8
 800224e:	69b9      	ldr	r1, [r7, #24]
 8002250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	2203      	movs	r2, #3
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0203 	and.w	r2, r3, #3
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 80c0 	beq.w	8002416 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	4b66      	ldr	r3, [pc, #408]	@ (8002434 <HAL_GPIO_Init+0x324>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	4a65      	ldr	r2, [pc, #404]	@ (8002434 <HAL_GPIO_Init+0x324>)
 80022a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022a6:	4b63      	ldr	r3, [pc, #396]	@ (8002434 <HAL_GPIO_Init+0x324>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022b2:	4a61      	ldr	r2, [pc, #388]	@ (8002438 <HAL_GPIO_Init+0x328>)
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	3302      	adds	r3, #2
 80022ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	220f      	movs	r2, #15
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a58      	ldr	r2, [pc, #352]	@ (800243c <HAL_GPIO_Init+0x32c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d037      	beq.n	800234e <HAL_GPIO_Init+0x23e>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a57      	ldr	r2, [pc, #348]	@ (8002440 <HAL_GPIO_Init+0x330>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d031      	beq.n	800234a <HAL_GPIO_Init+0x23a>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a56      	ldr	r2, [pc, #344]	@ (8002444 <HAL_GPIO_Init+0x334>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d02b      	beq.n	8002346 <HAL_GPIO_Init+0x236>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a55      	ldr	r2, [pc, #340]	@ (8002448 <HAL_GPIO_Init+0x338>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d025      	beq.n	8002342 <HAL_GPIO_Init+0x232>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a54      	ldr	r2, [pc, #336]	@ (800244c <HAL_GPIO_Init+0x33c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d01f      	beq.n	800233e <HAL_GPIO_Init+0x22e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a53      	ldr	r2, [pc, #332]	@ (8002450 <HAL_GPIO_Init+0x340>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d019      	beq.n	800233a <HAL_GPIO_Init+0x22a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a52      	ldr	r2, [pc, #328]	@ (8002454 <HAL_GPIO_Init+0x344>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_GPIO_Init+0x226>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a51      	ldr	r2, [pc, #324]	@ (8002458 <HAL_GPIO_Init+0x348>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00d      	beq.n	8002332 <HAL_GPIO_Init+0x222>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a50      	ldr	r2, [pc, #320]	@ (800245c <HAL_GPIO_Init+0x34c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d007      	beq.n	800232e <HAL_GPIO_Init+0x21e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4f      	ldr	r2, [pc, #316]	@ (8002460 <HAL_GPIO_Init+0x350>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d101      	bne.n	800232a <HAL_GPIO_Init+0x21a>
 8002326:	2309      	movs	r3, #9
 8002328:	e012      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800232a:	230a      	movs	r3, #10
 800232c:	e010      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800232e:	2308      	movs	r3, #8
 8002330:	e00e      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002332:	2307      	movs	r3, #7
 8002334:	e00c      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002336:	2306      	movs	r3, #6
 8002338:	e00a      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800233a:	2305      	movs	r3, #5
 800233c:	e008      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800233e:	2304      	movs	r3, #4
 8002340:	e006      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002342:	2303      	movs	r3, #3
 8002344:	e004      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002346:	2302      	movs	r3, #2
 8002348:	e002      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800234e:	2300      	movs	r3, #0
 8002350:	69fa      	ldr	r2, [r7, #28]
 8002352:	f002 0203 	and.w	r2, r2, #3
 8002356:	0092      	lsls	r2, r2, #2
 8002358:	4093      	lsls	r3, r2
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4313      	orrs	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002360:	4935      	ldr	r1, [pc, #212]	@ (8002438 <HAL_GPIO_Init+0x328>)
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	089b      	lsrs	r3, r3, #2
 8002366:	3302      	adds	r3, #2
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800236e:	4b3d      	ldr	r3, [pc, #244]	@ (8002464 <HAL_GPIO_Init+0x354>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	43db      	mvns	r3, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4013      	ands	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4313      	orrs	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002392:	4a34      	ldr	r2, [pc, #208]	@ (8002464 <HAL_GPIO_Init+0x354>)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002398:	4b32      	ldr	r3, [pc, #200]	@ (8002464 <HAL_GPIO_Init+0x354>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023bc:	4a29      	ldr	r2, [pc, #164]	@ (8002464 <HAL_GPIO_Init+0x354>)
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023c2:	4b28      	ldr	r3, [pc, #160]	@ (8002464 <HAL_GPIO_Init+0x354>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4013      	ands	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002464 <HAL_GPIO_Init+0x354>)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002464 <HAL_GPIO_Init+0x354>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002410:	4a14      	ldr	r2, [pc, #80]	@ (8002464 <HAL_GPIO_Init+0x354>)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3301      	adds	r3, #1
 800241a:	61fb      	str	r3, [r7, #28]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	2b0f      	cmp	r3, #15
 8002420:	f67f ae84 	bls.w	800212c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002424:	bf00      	nop
 8002426:	bf00      	nop
 8002428:	3724      	adds	r7, #36	@ 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40013800 	.word	0x40013800
 800243c:	40020000 	.word	0x40020000
 8002440:	40020400 	.word	0x40020400
 8002444:	40020800 	.word	0x40020800
 8002448:	40020c00 	.word	0x40020c00
 800244c:	40021000 	.word	0x40021000
 8002450:	40021400 	.word	0x40021400
 8002454:	40021800 	.word	0x40021800
 8002458:	40021c00 	.word	0x40021c00
 800245c:	40022000 	.word	0x40022000
 8002460:	40022400 	.word	0x40022400
 8002464:	40013c00 	.word	0x40013c00

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e12b      	b.n	8002706 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d106      	bne.n	80024c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7fe fb7a 	bl	8000bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2224      	movs	r2, #36	@ 0x24
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0201 	bic.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002500:	f001 fa1a 	bl	8003938 <HAL_RCC_GetPCLK1Freq>
 8002504:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	4a81      	ldr	r2, [pc, #516]	@ (8002710 <HAL_I2C_Init+0x274>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d807      	bhi.n	8002520 <HAL_I2C_Init+0x84>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4a80      	ldr	r2, [pc, #512]	@ (8002714 <HAL_I2C_Init+0x278>)
 8002514:	4293      	cmp	r3, r2
 8002516:	bf94      	ite	ls
 8002518:	2301      	movls	r3, #1
 800251a:	2300      	movhi	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	e006      	b.n	800252e <HAL_I2C_Init+0x92>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4a7d      	ldr	r2, [pc, #500]	@ (8002718 <HAL_I2C_Init+0x27c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	bf94      	ite	ls
 8002528:	2301      	movls	r3, #1
 800252a:	2300      	movhi	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0e7      	b.n	8002706 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4a78      	ldr	r2, [pc, #480]	@ (800271c <HAL_I2C_Init+0x280>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	0c9b      	lsrs	r3, r3, #18
 8002540:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68ba      	ldr	r2, [r7, #8]
 8002552:	430a      	orrs	r2, r1
 8002554:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	4a6a      	ldr	r2, [pc, #424]	@ (8002710 <HAL_I2C_Init+0x274>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d802      	bhi.n	8002570 <HAL_I2C_Init+0xd4>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	3301      	adds	r3, #1
 800256e:	e009      	b.n	8002584 <HAL_I2C_Init+0xe8>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	4a69      	ldr	r2, [pc, #420]	@ (8002720 <HAL_I2C_Init+0x284>)
 800257c:	fba2 2303 	umull	r2, r3, r2, r3
 8002580:	099b      	lsrs	r3, r3, #6
 8002582:	3301      	adds	r3, #1
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	430b      	orrs	r3, r1
 800258a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002596:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	495c      	ldr	r1, [pc, #368]	@ (8002710 <HAL_I2C_Init+0x274>)
 80025a0:	428b      	cmp	r3, r1
 80025a2:	d819      	bhi.n	80025d8 <HAL_I2C_Init+0x13c>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1e59      	subs	r1, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80025b2:	1c59      	adds	r1, r3, #1
 80025b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025b8:	400b      	ands	r3, r1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HAL_I2C_Init+0x138>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	1e59      	subs	r1, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80025cc:	3301      	adds	r3, #1
 80025ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025d2:	e051      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 80025d4:	2304      	movs	r3, #4
 80025d6:	e04f      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d111      	bne.n	8002604 <HAL_I2C_Init+0x168>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1e58      	subs	r0, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6859      	ldr	r1, [r3, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	440b      	add	r3, r1
 80025ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80025f2:	3301      	adds	r3, #1
 80025f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	e012      	b.n	800262a <HAL_I2C_Init+0x18e>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1e58      	subs	r0, r3, #1
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6859      	ldr	r1, [r3, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	0099      	lsls	r1, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	fbb0 f3f3 	udiv	r3, r0, r3
 800261a:	3301      	adds	r3, #1
 800261c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf0c      	ite	eq
 8002624:	2301      	moveq	r3, #1
 8002626:	2300      	movne	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_I2C_Init+0x196>
 800262e:	2301      	movs	r3, #1
 8002630:	e022      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10e      	bne.n	8002658 <HAL_I2C_Init+0x1bc>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	1e58      	subs	r0, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6859      	ldr	r1, [r3, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	440b      	add	r3, r1
 8002648:	fbb0 f3f3 	udiv	r3, r0, r3
 800264c:	3301      	adds	r3, #1
 800264e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002656:	e00f      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	1e58      	subs	r0, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	0099      	lsls	r1, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	fbb0 f3f3 	udiv	r3, r0, r3
 800266e:	3301      	adds	r3, #1
 8002670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002674:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	6809      	ldr	r1, [r1, #0]
 800267c:	4313      	orrs	r3, r2
 800267e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69da      	ldr	r2, [r3, #28]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6911      	ldr	r1, [r2, #16]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	68d2      	ldr	r2, [r2, #12]
 80026b2:	4311      	orrs	r1, r2
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	430b      	orrs	r3, r1
 80026ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695a      	ldr	r2, [r3, #20]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	000186a0 	.word	0x000186a0
 8002714:	001e847f 	.word	0x001e847f
 8002718:	003d08ff 	.word	0x003d08ff
 800271c:	431bde83 	.word	0x431bde83
 8002720:	10624dd3 	.word	0x10624dd3

08002724 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b20      	cmp	r3, #32
 8002738:	d129      	bne.n	800278e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2224      	movs	r2, #36	@ 0x24
 800273e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0201 	bic.w	r2, r2, #1
 8002750:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0210 	bic.w	r2, r2, #16
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f042 0201 	orr.w	r2, r2, #1
 8002780:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	e000      	b.n	8002790 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800278e:	2302      	movs	r3, #2
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80027a6:	2300      	movs	r3, #0
 80027a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b20      	cmp	r3, #32
 80027b4:	d12a      	bne.n	800280c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2224      	movs	r2, #36	@ 0x24
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0201 	bic.w	r2, r2, #1
 80027cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80027d6:	89fb      	ldrh	r3, [r7, #14]
 80027d8:	f023 030f 	bic.w	r3, r3, #15
 80027dc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	89fb      	ldrh	r3, [r7, #14]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	89fa      	ldrh	r2, [r7, #14]
 80027ee:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	e000      	b.n	800280e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800280c:	2302      	movs	r3, #2
  }
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e08f      	b.n	800294c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7fe faa5 	bl	8000d90 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2202      	movs	r2, #2
 800284a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	699a      	ldr	r2, [r3, #24]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800285c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6999      	ldr	r1, [r3, #24]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002872:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	041b      	lsls	r3, r3, #16
 8002888:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6999      	ldr	r1, [r3, #24]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	041b      	lsls	r3, r3, #16
 800289e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a19      	ldr	r1, [r3, #32]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	041b      	lsls	r3, r3, #16
 80028b4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	430a      	orrs	r2, r1
 80028c2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c8:	041b      	lsls	r3, r3, #16
 80028ca:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80028ea:	041b      	lsls	r3, r3, #16
 80028ec:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80028fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4313      	orrs	r3, r2
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f042 0206 	orr.w	r2, r2, #6
 8002928:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	699a      	ldr	r2, [r3, #24]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f042 0201 	orr.w	r2, r2, #1
 8002938:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002962:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800296a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f003 0304 	and.w	r3, r3, #4
 8002972:	2b00      	cmp	r3, #0
 8002974:	d023      	beq.n	80029be <HAL_LTDC_IRQHandler+0x6a>
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d01e      	beq.n	80029be <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0204 	bic.w	r2, r2, #4
 800298e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2204      	movs	r2, #4
 8002996:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800299e:	f043 0201 	orr.w	r2, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2204      	movs	r2, #4
 80029ac:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f86f 	bl	8002a9c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d023      	beq.n	8002a10 <HAL_LTDC_IRQHandler+0xbc>
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d01e      	beq.n	8002a10 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0202 	bic.w	r2, r2, #2
 80029e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2202      	movs	r2, #2
 80029e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80029f0:	f043 0202 	orr.w	r2, r3, #2
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2204      	movs	r2, #4
 80029fe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f846 	bl	8002a9c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d01b      	beq.n	8002a52 <HAL_LTDC_IRQHandler+0xfe>
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d016      	beq.n	8002a52 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f82f 	bl	8002ab0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01b      	beq.n	8002a94 <HAL_LTDC_IRQHandler+0x140>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d016      	beq.n	8002a94 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 0208 	bic.w	r2, r2, #8
 8002a74:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2208      	movs	r2, #8
 8002a7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f818 	bl	8002ac4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002ad8:	b5b0      	push	{r4, r5, r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <HAL_LTDC_ConfigLayer+0x1a>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e02c      	b.n	8002b4c <HAL_LTDC_ConfigLayer+0x74>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2202      	movs	r2, #2
 8002afe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2134      	movs	r1, #52	@ 0x34
 8002b08:	fb01 f303 	mul.w	r3, r1, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	4614      	mov	r4, r2
 8002b16:	461d      	mov	r5, r3
 8002b18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b24:	682b      	ldr	r3, [r5, #0]
 8002b26:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f811 	bl	8002b54 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2201      	movs	r2, #1
 8002b38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bdb0      	pop	{r4, r5, r7, pc}

08002b54 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	@ 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	0c1b      	lsrs	r3, r3, #16
 8002b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b70:	4413      	add	r3, r2
 8002b72:	041b      	lsls	r3, r3, #16
 8002b74:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	01db      	lsls	r3, r3, #7
 8002b80:	4413      	add	r3, r2
 8002b82:	3384      	adds	r3, #132	@ 0x84
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	01d2      	lsls	r2, r2, #7
 8002b90:	440a      	add	r2, r1
 8002b92:	3284      	adds	r2, #132	@ 0x84
 8002b94:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002b98:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	0c1b      	lsrs	r3, r3, #16
 8002ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002baa:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002bac:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	01db      	lsls	r3, r3, #7
 8002bb8:	440b      	add	r3, r1
 8002bba:	3384      	adds	r3, #132	@ 0x84
 8002bbc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002bc2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bd2:	4413      	add	r3, r2
 8002bd4:	041b      	lsls	r3, r3, #16
 8002bd6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	01db      	lsls	r3, r3, #7
 8002be2:	4413      	add	r3, r2
 8002be4:	3384      	adds	r3, #132	@ 0x84
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	6812      	ldr	r2, [r2, #0]
 8002bec:	4611      	mov	r1, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	01d2      	lsls	r2, r2, #7
 8002bf2:	440a      	add	r2, r1
 8002bf4:	3284      	adds	r2, #132	@ 0x84
 8002bf6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002bfa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	689a      	ldr	r2, [r3, #8]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c0a:	4413      	add	r3, r2
 8002c0c:	1c5a      	adds	r2, r3, #1
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4619      	mov	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	01db      	lsls	r3, r3, #7
 8002c18:	440b      	add	r3, r1
 8002c1a:	3384      	adds	r3, #132	@ 0x84
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	01db      	lsls	r3, r3, #7
 8002c2e:	4413      	add	r3, r2
 8002c30:	3384      	adds	r3, #132	@ 0x84
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	4611      	mov	r1, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	01d2      	lsls	r2, r2, #7
 8002c3e:	440a      	add	r2, r1
 8002c40:	3284      	adds	r2, #132	@ 0x84
 8002c42:	f023 0307 	bic.w	r3, r3, #7
 8002c46:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	01db      	lsls	r3, r3, #7
 8002c52:	4413      	add	r3, r2
 8002c54:	3384      	adds	r3, #132	@ 0x84
 8002c56:	461a      	mov	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002c6e:	041b      	lsls	r3, r3, #16
 8002c70:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	061b      	lsls	r3, r3, #24
 8002c78:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c80:	461a      	mov	r2, r3
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	431a      	orrs	r2, r3
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4619      	mov	r1, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	01db      	lsls	r3, r3, #7
 8002c94:	440b      	add	r3, r1
 8002c96:	3384      	adds	r3, #132	@ 0x84
 8002c98:	4619      	mov	r1, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	01db      	lsls	r3, r3, #7
 8002caa:	4413      	add	r3, r2
 8002cac:	3384      	adds	r3, #132	@ 0x84
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	01d2      	lsls	r2, r2, #7
 8002cba:	440a      	add	r2, r1
 8002cbc:	3284      	adds	r2, #132	@ 0x84
 8002cbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cc2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	01db      	lsls	r3, r3, #7
 8002cce:	4413      	add	r3, r2
 8002cd0:	3384      	adds	r3, #132	@ 0x84
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	01db      	lsls	r3, r3, #7
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3384      	adds	r3, #132	@ 0x84
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	01d2      	lsls	r2, r2, #7
 8002cf4:	440a      	add	r2, r1
 8002cf6:	3284      	adds	r2, #132	@ 0x84
 8002cf8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002cfc:	f023 0307 	bic.w	r3, r3, #7
 8002d00:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	69da      	ldr	r2, [r3, #28]
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	68f9      	ldr	r1, [r7, #12]
 8002d0c:	6809      	ldr	r1, [r1, #0]
 8002d0e:	4608      	mov	r0, r1
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	01c9      	lsls	r1, r1, #7
 8002d14:	4401      	add	r1, r0
 8002d16:	3184      	adds	r1, #132	@ 0x84
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	01db      	lsls	r3, r3, #7
 8002d26:	4413      	add	r3, r2
 8002d28:	3384      	adds	r3, #132	@ 0x84
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d102      	bne.n	8002d40 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	e01b      	b.n	8002d78 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d102      	bne.n	8002d4e <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	61fb      	str	r3, [r7, #28]
 8002d4c:	e014      	b.n	8002d78 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d00b      	beq.n	8002d6e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d007      	beq.n	8002d6e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d003      	beq.n	8002d6e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002d6a:	2b07      	cmp	r3, #7
 8002d6c:	d102      	bne.n	8002d74 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	61fb      	str	r3, [r7, #28]
 8002d72:	e001      	b.n	8002d78 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8002d74:	2301      	movs	r3, #1
 8002d76:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	01db      	lsls	r3, r3, #7
 8002d82:	4413      	add	r3, r2
 8002d84:	3384      	adds	r3, #132	@ 0x84
 8002d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	4611      	mov	r1, r2
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	01d2      	lsls	r2, r2, #7
 8002d92:	440a      	add	r2, r1
 8002d94:	3284      	adds	r2, #132	@ 0x84
 8002d96:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8002d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	69fa      	ldr	r2, [r7, #28]
 8002da2:	fb02 f303 	mul.w	r3, r2, r3
 8002da6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	6859      	ldr	r1, [r3, #4]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	1acb      	subs	r3, r1, r3
 8002db2:	69f9      	ldr	r1, [r7, #28]
 8002db4:	fb01 f303 	mul.w	r3, r1, r3
 8002db8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002dba:	68f9      	ldr	r1, [r7, #12]
 8002dbc:	6809      	ldr	r1, [r1, #0]
 8002dbe:	4608      	mov	r0, r1
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	01c9      	lsls	r1, r1, #7
 8002dc4:	4401      	add	r1, r0
 8002dc6:	3184      	adds	r1, #132	@ 0x84
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	01db      	lsls	r3, r3, #7
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3384      	adds	r3, #132	@ 0x84
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	4611      	mov	r1, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	01d2      	lsls	r2, r2, #7
 8002de6:	440a      	add	r2, r1
 8002de8:	3284      	adds	r2, #132	@ 0x84
 8002dea:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002dee:	f023 0307 	bic.w	r3, r3, #7
 8002df2:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	01db      	lsls	r3, r3, #7
 8002dfe:	4413      	add	r3, r2
 8002e00:	3384      	adds	r3, #132	@ 0x84
 8002e02:	461a      	mov	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e08:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	01db      	lsls	r3, r3, #7
 8002e14:	4413      	add	r3, r2
 8002e16:	3384      	adds	r3, #132	@ 0x84
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	6812      	ldr	r2, [r2, #0]
 8002e1e:	4611      	mov	r1, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	01d2      	lsls	r2, r2, #7
 8002e24:	440a      	add	r2, r1
 8002e26:	3284      	adds	r2, #132	@ 0x84
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	6013      	str	r3, [r2, #0]
}
 8002e2e:	bf00      	nop
 8002e30:	3724      	adds	r7, #36	@ 0x24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b086      	sub	sp, #24
 8002e3e:	af02      	add	r7, sp, #8
 8002e40:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e101      	b.n	8003050 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d106      	bne.n	8002e6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7fe fd76 	bl	8001958 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2203      	movs	r2, #3
 8002e70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e7a:	d102      	bne.n	8002e82 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f002 fa68 	bl	800535c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	7c1a      	ldrb	r2, [r3, #16]
 8002e94:	f88d 2000 	strb.w	r2, [sp]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e9c:	f002 f9fa 	bl	8005294 <USB_CoreInit>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d005      	beq.n	8002eb2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e0ce      	b.n	8003050 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f002 fa60 	bl	800537e <USB_SetCurrentMode>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d005      	beq.n	8002ed0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0bf      	b.n	8003050 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e04a      	b.n	8002f6c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ed6:	7bfa      	ldrb	r2, [r7, #15]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	4413      	add	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	3315      	adds	r3, #21
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002eea:	7bfa      	ldrb	r2, [r7, #15]
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	4413      	add	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	440b      	add	r3, r1
 8002ef8:	3314      	adds	r3, #20
 8002efa:	7bfa      	ldrb	r2, [r7, #15]
 8002efc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002efe:	7bfa      	ldrb	r2, [r7, #15]
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	b298      	uxth	r0, r3
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	4413      	add	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	332e      	adds	r3, #46	@ 0x2e
 8002f12:	4602      	mov	r2, r0
 8002f14:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f16:	7bfa      	ldrb	r2, [r7, #15]
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	4413      	add	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	3318      	adds	r3, #24
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f2a:	7bfa      	ldrb	r2, [r7, #15]
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	331c      	adds	r3, #28
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f3e:	7bfa      	ldrb	r2, [r7, #15]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	3320      	adds	r3, #32
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	3324      	adds	r3, #36	@ 0x24
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	791b      	ldrb	r3, [r3, #4]
 8002f70:	7bfa      	ldrb	r2, [r7, #15]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d3af      	bcc.n	8002ed6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
 8002f7a:	e044      	b.n	8003006 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f7c:	7bfa      	ldrb	r2, [r7, #15]
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	4613      	mov	r3, r2
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	4413      	add	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002f8e:	2200      	movs	r2, #0
 8002f90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f92:	7bfa      	ldrb	r2, [r7, #15]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002fa4:	7bfa      	ldrb	r2, [r7, #15]
 8002fa6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002fa8:	7bfa      	ldrb	r2, [r7, #15]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002fbe:	7bfa      	ldrb	r2, [r7, #15]
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	4413      	add	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	440b      	add	r3, r1
 8002fcc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002fd4:	7bfa      	ldrb	r2, [r7, #15]
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fea:	7bfa      	ldrb	r2, [r7, #15]
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	4413      	add	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	3301      	adds	r3, #1
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	791b      	ldrb	r3, [r3, #4]
 800300a:	7bfa      	ldrb	r2, [r7, #15]
 800300c:	429a      	cmp	r2, r3
 800300e:	d3b5      	bcc.n	8002f7c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	7c1a      	ldrb	r2, [r3, #16]
 8003018:	f88d 2000 	strb.w	r2, [sp]
 800301c:	3304      	adds	r3, #4
 800301e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003020:	f002 f9fa 	bl	8005418 <USB_DevInit>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d005      	beq.n	8003036 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2202      	movs	r2, #2
 800302e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e00c      	b.n	8003050 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f002 fbc2 	bl	80057d2 <USB_DevDisconnect>

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e267      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d075      	beq.n	8003162 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003076:	4b88      	ldr	r3, [pc, #544]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b04      	cmp	r3, #4
 8003080:	d00c      	beq.n	800309c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003082:	4b85      	ldr	r3, [pc, #532]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800308a:	2b08      	cmp	r3, #8
 800308c:	d112      	bne.n	80030b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308e:	4b82      	ldr	r3, [pc, #520]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003096:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800309a:	d10b      	bne.n	80030b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309c:	4b7e      	ldr	r3, [pc, #504]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d05b      	beq.n	8003160 <HAL_RCC_OscConfig+0x108>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d157      	bne.n	8003160 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e242      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030bc:	d106      	bne.n	80030cc <HAL_RCC_OscConfig+0x74>
 80030be:	4b76      	ldr	r3, [pc, #472]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a75      	ldr	r2, [pc, #468]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c8:	6013      	str	r3, [r2, #0]
 80030ca:	e01d      	b.n	8003108 <HAL_RCC_OscConfig+0xb0>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d4:	d10c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x98>
 80030d6:	4b70      	ldr	r3, [pc, #448]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a6f      	ldr	r2, [pc, #444]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	e00b      	b.n	8003108 <HAL_RCC_OscConfig+0xb0>
 80030f0:	4b69      	ldr	r3, [pc, #420]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a68      	ldr	r2, [pc, #416]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b66      	ldr	r3, [pc, #408]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a65      	ldr	r2, [pc, #404]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d013      	beq.n	8003138 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003110:	f7fe fcd8 	bl	8001ac4 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003118:	f7fe fcd4 	bl	8001ac4 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b64      	cmp	r3, #100	@ 0x64
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e207      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312a:	4b5b      	ldr	r3, [pc, #364]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0xc0>
 8003136:	e014      	b.n	8003162 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003138:	f7fe fcc4 	bl	8001ac4 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003140:	f7fe fcc0 	bl	8001ac4 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b64      	cmp	r3, #100	@ 0x64
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e1f3      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003152:	4b51      	ldr	r3, [pc, #324]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f0      	bne.n	8003140 <HAL_RCC_OscConfig+0xe8>
 800315e:	e000      	b.n	8003162 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d063      	beq.n	8003236 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800316e:	4b4a      	ldr	r3, [pc, #296]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00b      	beq.n	8003192 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800317a:	4b47      	ldr	r3, [pc, #284]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003182:	2b08      	cmp	r3, #8
 8003184:	d11c      	bne.n	80031c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003186:	4b44      	ldr	r3, [pc, #272]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d116      	bne.n	80031c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003192:	4b41      	ldr	r3, [pc, #260]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d005      	beq.n	80031aa <HAL_RCC_OscConfig+0x152>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d001      	beq.n	80031aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e1c7      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4937      	ldr	r1, [pc, #220]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031be:	e03a      	b.n	8003236 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d020      	beq.n	800320a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031c8:	4b34      	ldr	r3, [pc, #208]	@ (800329c <HAL_RCC_OscConfig+0x244>)
 80031ca:	2201      	movs	r2, #1
 80031cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ce:	f7fe fc79 	bl	8001ac4 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d6:	f7fe fc75 	bl	8001ac4 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e1a8      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0f0      	beq.n	80031d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f4:	4b28      	ldr	r3, [pc, #160]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	691b      	ldr	r3, [r3, #16]
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4925      	ldr	r1, [pc, #148]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 8003204:	4313      	orrs	r3, r2
 8003206:	600b      	str	r3, [r1, #0]
 8003208:	e015      	b.n	8003236 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800320a:	4b24      	ldr	r3, [pc, #144]	@ (800329c <HAL_RCC_OscConfig+0x244>)
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003210:	f7fe fc58 	bl	8001ac4 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003218:	f7fe fc54 	bl	8001ac4 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e187      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800322a:	4b1b      	ldr	r3, [pc, #108]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1f0      	bne.n	8003218 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d036      	beq.n	80032b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d016      	beq.n	8003278 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800324a:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_RCC_OscConfig+0x248>)
 800324c:	2201      	movs	r2, #1
 800324e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7fe fc38 	bl	8001ac4 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003258:	f7fe fc34 	bl	8001ac4 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e167      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800326a:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_RCC_OscConfig+0x240>)
 800326c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f0      	beq.n	8003258 <HAL_RCC_OscConfig+0x200>
 8003276:	e01b      	b.n	80032b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003278:	4b09      	ldr	r3, [pc, #36]	@ (80032a0 <HAL_RCC_OscConfig+0x248>)
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327e:	f7fe fc21 	bl	8001ac4 <HAL_GetTick>
 8003282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003284:	e00e      	b.n	80032a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003286:	f7fe fc1d 	bl	8001ac4 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b02      	cmp	r3, #2
 8003292:	d907      	bls.n	80032a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e150      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
 8003298:	40023800 	.word	0x40023800
 800329c:	42470000 	.word	0x42470000
 80032a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032a4:	4b88      	ldr	r3, [pc, #544]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80032a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1ea      	bne.n	8003286 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 8097 	beq.w	80033ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032be:	2300      	movs	r3, #0
 80032c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032c2:	4b81      	ldr	r3, [pc, #516]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10f      	bne.n	80032ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	4b7d      	ldr	r3, [pc, #500]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	4a7c      	ldr	r2, [pc, #496]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80032d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80032de:	4b7a      	ldr	r3, [pc, #488]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	60bb      	str	r3, [r7, #8]
 80032e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ee:	4b77      	ldr	r3, [pc, #476]	@ (80034cc <HAL_RCC_OscConfig+0x474>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d118      	bne.n	800332c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032fa:	4b74      	ldr	r3, [pc, #464]	@ (80034cc <HAL_RCC_OscConfig+0x474>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a73      	ldr	r2, [pc, #460]	@ (80034cc <HAL_RCC_OscConfig+0x474>)
 8003300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003306:	f7fe fbdd 	bl	8001ac4 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800330e:	f7fe fbd9 	bl	8001ac4 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e10c      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	4b6a      	ldr	r3, [pc, #424]	@ (80034cc <HAL_RCC_OscConfig+0x474>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d106      	bne.n	8003342 <HAL_RCC_OscConfig+0x2ea>
 8003334:	4b64      	ldr	r3, [pc, #400]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003338:	4a63      	ldr	r2, [pc, #396]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003340:	e01c      	b.n	800337c <HAL_RCC_OscConfig+0x324>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2b05      	cmp	r3, #5
 8003348:	d10c      	bne.n	8003364 <HAL_RCC_OscConfig+0x30c>
 800334a:	4b5f      	ldr	r3, [pc, #380]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334e:	4a5e      	ldr	r2, [pc, #376]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003350:	f043 0304 	orr.w	r3, r3, #4
 8003354:	6713      	str	r3, [r2, #112]	@ 0x70
 8003356:	4b5c      	ldr	r3, [pc, #368]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800335a:	4a5b      	ldr	r2, [pc, #364]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800335c:	f043 0301 	orr.w	r3, r3, #1
 8003360:	6713      	str	r3, [r2, #112]	@ 0x70
 8003362:	e00b      	b.n	800337c <HAL_RCC_OscConfig+0x324>
 8003364:	4b58      	ldr	r3, [pc, #352]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003368:	4a57      	ldr	r2, [pc, #348]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800336a:	f023 0301 	bic.w	r3, r3, #1
 800336e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003370:	4b55      	ldr	r3, [pc, #340]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003374:	4a54      	ldr	r2, [pc, #336]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003376:	f023 0304 	bic.w	r3, r3, #4
 800337a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d015      	beq.n	80033b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003384:	f7fe fb9e 	bl	8001ac4 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800338a:	e00a      	b.n	80033a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800338c:	f7fe fb9a 	bl	8001ac4 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800339a:	4293      	cmp	r3, r2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e0cb      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a2:	4b49      	ldr	r3, [pc, #292]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0ee      	beq.n	800338c <HAL_RCC_OscConfig+0x334>
 80033ae:	e014      	b.n	80033da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b0:	f7fe fb88 	bl	8001ac4 <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b6:	e00a      	b.n	80033ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b8:	f7fe fb84 	bl	8001ac4 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e0b5      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ce:	4b3e      	ldr	r3, [pc, #248]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1ee      	bne.n	80033b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033da:	7dfb      	ldrb	r3, [r7, #23]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d105      	bne.n	80033ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033e0:	4b39      	ldr	r3, [pc, #228]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	4a38      	ldr	r2, [pc, #224]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80033e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80a1 	beq.w	8003538 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033f6:	4b34      	ldr	r3, [pc, #208]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f003 030c 	and.w	r3, r3, #12
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d05c      	beq.n	80034bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d141      	bne.n	800348e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800340a:	4b31      	ldr	r3, [pc, #196]	@ (80034d0 <HAL_RCC_OscConfig+0x478>)
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003410:	f7fe fb58 	bl	8001ac4 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003418:	f7fe fb54 	bl	8001ac4 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e087      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342a:	4b27      	ldr	r3, [pc, #156]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1f0      	bne.n	8003418 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69da      	ldr	r2, [r3, #28]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	019b      	lsls	r3, r3, #6
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344c:	085b      	lsrs	r3, r3, #1
 800344e:	3b01      	subs	r3, #1
 8003450:	041b      	lsls	r3, r3, #16
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003458:	061b      	lsls	r3, r3, #24
 800345a:	491b      	ldr	r1, [pc, #108]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 800345c:	4313      	orrs	r3, r2
 800345e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003460:	4b1b      	ldr	r3, [pc, #108]	@ (80034d0 <HAL_RCC_OscConfig+0x478>)
 8003462:	2201      	movs	r2, #1
 8003464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003466:	f7fe fb2d 	bl	8001ac4 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346e:	f7fe fb29 	bl	8001ac4 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e05c      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003480:	4b11      	ldr	r3, [pc, #68]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0f0      	beq.n	800346e <HAL_RCC_OscConfig+0x416>
 800348c:	e054      	b.n	8003538 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348e:	4b10      	ldr	r3, [pc, #64]	@ (80034d0 <HAL_RCC_OscConfig+0x478>)
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003494:	f7fe fb16 	bl	8001ac4 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800349c:	f7fe fb12 	bl	8001ac4 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e045      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ae:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <HAL_RCC_OscConfig+0x470>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f0      	bne.n	800349c <HAL_RCC_OscConfig+0x444>
 80034ba:	e03d      	b.n	8003538 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d107      	bne.n	80034d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e038      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40007000 	.word	0x40007000
 80034d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <HAL_RCC_OscConfig+0x4ec>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d028      	beq.n	8003534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d121      	bne.n	8003534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d11a      	bne.n	8003534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003504:	4013      	ands	r3, r2
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800350a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800350c:	4293      	cmp	r3, r2
 800350e:	d111      	bne.n	8003534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351a:	085b      	lsrs	r3, r3, #1
 800351c:	3b01      	subs	r3, #1
 800351e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d107      	bne.n	8003534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40023800 	.word	0x40023800

08003548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e0cc      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800355c:	4b68      	ldr	r3, [pc, #416]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 030f 	and.w	r3, r3, #15
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	429a      	cmp	r2, r3
 8003568:	d90c      	bls.n	8003584 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800356a:	4b65      	ldr	r3, [pc, #404]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003572:	4b63      	ldr	r3, [pc, #396]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	429a      	cmp	r2, r3
 800357e:	d001      	beq.n	8003584 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0b8      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d020      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0304 	and.w	r3, r3, #4
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800359c:	4b59      	ldr	r3, [pc, #356]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	4a58      	ldr	r2, [pc, #352]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035b4:	4b53      	ldr	r3, [pc, #332]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4a52      	ldr	r2, [pc, #328]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035c0:	4b50      	ldr	r3, [pc, #320]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	494d      	ldr	r1, [pc, #308]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d044      	beq.n	8003668 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e6:	4b47      	ldr	r3, [pc, #284]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d119      	bne.n	8003626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e07f      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d003      	beq.n	8003606 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003602:	2b03      	cmp	r3, #3
 8003604:	d107      	bne.n	8003616 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003606:	4b3f      	ldr	r3, [pc, #252]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d109      	bne.n	8003626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e06f      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003616:	4b3b      	ldr	r3, [pc, #236]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e067      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003626:	4b37      	ldr	r3, [pc, #220]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f023 0203 	bic.w	r2, r3, #3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	4934      	ldr	r1, [pc, #208]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 8003634:	4313      	orrs	r3, r2
 8003636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003638:	f7fe fa44 	bl	8001ac4 <HAL_GetTick>
 800363c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363e:	e00a      	b.n	8003656 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003640:	f7fe fa40 	bl	8001ac4 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364e:	4293      	cmp	r3, r2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e04f      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003656:	4b2b      	ldr	r3, [pc, #172]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 020c 	and.w	r2, r3, #12
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	429a      	cmp	r2, r3
 8003666:	d1eb      	bne.n	8003640 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003668:	4b25      	ldr	r3, [pc, #148]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 030f 	and.w	r3, r3, #15
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	429a      	cmp	r2, r3
 8003674:	d20c      	bcs.n	8003690 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003676:	4b22      	ldr	r3, [pc, #136]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800367e:	4b20      	ldr	r3, [pc, #128]	@ (8003700 <HAL_RCC_ClockConfig+0x1b8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d001      	beq.n	8003690 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e032      	b.n	80036f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	d008      	beq.n	80036ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800369c:	4b19      	ldr	r3, [pc, #100]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4916      	ldr	r1, [pc, #88]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d009      	beq.n	80036ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036ba:	4b12      	ldr	r3, [pc, #72]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	490e      	ldr	r1, [pc, #56]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036ce:	f000 f821 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 80036d2:	4602      	mov	r2, r0
 80036d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003704 <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	091b      	lsrs	r3, r3, #4
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	490a      	ldr	r1, [pc, #40]	@ (8003708 <HAL_RCC_ClockConfig+0x1c0>)
 80036e0:	5ccb      	ldrb	r3, [r1, r3]
 80036e2:	fa22 f303 	lsr.w	r3, r2, r3
 80036e6:	4a09      	ldr	r2, [pc, #36]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 80036e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036ea:	4b09      	ldr	r3, [pc, #36]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fd fe8e 	bl	8001410 <HAL_InitTick>

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	40023c00 	.word	0x40023c00
 8003704:	40023800 	.word	0x40023800
 8003708:	080096c0 	.word	0x080096c0
 800370c:	20000000 	.word	0x20000000
 8003710:	20000004 	.word	0x20000004

08003714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003718:	b094      	sub	sp, #80	@ 0x50
 800371a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800372c:	4b79      	ldr	r3, [pc, #484]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 030c 	and.w	r3, r3, #12
 8003734:	2b08      	cmp	r3, #8
 8003736:	d00d      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x40>
 8003738:	2b08      	cmp	r3, #8
 800373a:	f200 80e1 	bhi.w	8003900 <HAL_RCC_GetSysClockFreq+0x1ec>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d002      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0x34>
 8003742:	2b04      	cmp	r3, #4
 8003744:	d003      	beq.n	800374e <HAL_RCC_GetSysClockFreq+0x3a>
 8003746:	e0db      	b.n	8003900 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003748:	4b73      	ldr	r3, [pc, #460]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x204>)
 800374a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800374c:	e0db      	b.n	8003906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800374e:	4b73      	ldr	r3, [pc, #460]	@ (800391c <HAL_RCC_GetSysClockFreq+0x208>)
 8003750:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003752:	e0d8      	b.n	8003906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003754:	4b6f      	ldr	r3, [pc, #444]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800375c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800375e:	4b6d      	ldr	r3, [pc, #436]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d063      	beq.n	8003832 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800376a:	4b6a      	ldr	r3, [pc, #424]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	099b      	lsrs	r3, r3, #6
 8003770:	2200      	movs	r2, #0
 8003772:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003774:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800377c:	633b      	str	r3, [r7, #48]	@ 0x30
 800377e:	2300      	movs	r3, #0
 8003780:	637b      	str	r3, [r7, #52]	@ 0x34
 8003782:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003786:	4622      	mov	r2, r4
 8003788:	462b      	mov	r3, r5
 800378a:	f04f 0000 	mov.w	r0, #0
 800378e:	f04f 0100 	mov.w	r1, #0
 8003792:	0159      	lsls	r1, r3, #5
 8003794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003798:	0150      	lsls	r0, r2, #5
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4621      	mov	r1, r4
 80037a0:	1a51      	subs	r1, r2, r1
 80037a2:	6139      	str	r1, [r7, #16]
 80037a4:	4629      	mov	r1, r5
 80037a6:	eb63 0301 	sbc.w	r3, r3, r1
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037b8:	4659      	mov	r1, fp
 80037ba:	018b      	lsls	r3, r1, #6
 80037bc:	4651      	mov	r1, sl
 80037be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037c2:	4651      	mov	r1, sl
 80037c4:	018a      	lsls	r2, r1, #6
 80037c6:	4651      	mov	r1, sl
 80037c8:	ebb2 0801 	subs.w	r8, r2, r1
 80037cc:	4659      	mov	r1, fp
 80037ce:	eb63 0901 	sbc.w	r9, r3, r1
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	f04f 0300 	mov.w	r3, #0
 80037da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037e6:	4690      	mov	r8, r2
 80037e8:	4699      	mov	r9, r3
 80037ea:	4623      	mov	r3, r4
 80037ec:	eb18 0303 	adds.w	r3, r8, r3
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	462b      	mov	r3, r5
 80037f4:	eb49 0303 	adc.w	r3, r9, r3
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	f04f 0200 	mov.w	r2, #0
 80037fe:	f04f 0300 	mov.w	r3, #0
 8003802:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003806:	4629      	mov	r1, r5
 8003808:	024b      	lsls	r3, r1, #9
 800380a:	4621      	mov	r1, r4
 800380c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003810:	4621      	mov	r1, r4
 8003812:	024a      	lsls	r2, r1, #9
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800381a:	2200      	movs	r2, #0
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800381e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003820:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003824:	f7fc fd34 	bl	8000290 <__aeabi_uldivmod>
 8003828:	4602      	mov	r2, r0
 800382a:	460b      	mov	r3, r1
 800382c:	4613      	mov	r3, r2
 800382e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003830:	e058      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003832:	4b38      	ldr	r3, [pc, #224]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	099b      	lsrs	r3, r3, #6
 8003838:	2200      	movs	r2, #0
 800383a:	4618      	mov	r0, r3
 800383c:	4611      	mov	r1, r2
 800383e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003842:	623b      	str	r3, [r7, #32]
 8003844:	2300      	movs	r3, #0
 8003846:	627b      	str	r3, [r7, #36]	@ 0x24
 8003848:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800384c:	4642      	mov	r2, r8
 800384e:	464b      	mov	r3, r9
 8003850:	f04f 0000 	mov.w	r0, #0
 8003854:	f04f 0100 	mov.w	r1, #0
 8003858:	0159      	lsls	r1, r3, #5
 800385a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800385e:	0150      	lsls	r0, r2, #5
 8003860:	4602      	mov	r2, r0
 8003862:	460b      	mov	r3, r1
 8003864:	4641      	mov	r1, r8
 8003866:	ebb2 0a01 	subs.w	sl, r2, r1
 800386a:	4649      	mov	r1, r9
 800386c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800387c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003880:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003884:	ebb2 040a 	subs.w	r4, r2, sl
 8003888:	eb63 050b 	sbc.w	r5, r3, fp
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	00eb      	lsls	r3, r5, #3
 8003896:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800389a:	00e2      	lsls	r2, r4, #3
 800389c:	4614      	mov	r4, r2
 800389e:	461d      	mov	r5, r3
 80038a0:	4643      	mov	r3, r8
 80038a2:	18e3      	adds	r3, r4, r3
 80038a4:	603b      	str	r3, [r7, #0]
 80038a6:	464b      	mov	r3, r9
 80038a8:	eb45 0303 	adc.w	r3, r5, r3
 80038ac:	607b      	str	r3, [r7, #4]
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038ba:	4629      	mov	r1, r5
 80038bc:	028b      	lsls	r3, r1, #10
 80038be:	4621      	mov	r1, r4
 80038c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038c4:	4621      	mov	r1, r4
 80038c6:	028a      	lsls	r2, r1, #10
 80038c8:	4610      	mov	r0, r2
 80038ca:	4619      	mov	r1, r3
 80038cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ce:	2200      	movs	r2, #0
 80038d0:	61bb      	str	r3, [r7, #24]
 80038d2:	61fa      	str	r2, [r7, #28]
 80038d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038d8:	f7fc fcda 	bl	8000290 <__aeabi_uldivmod>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4613      	mov	r3, r2
 80038e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80038e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <HAL_RCC_GetSysClockFreq+0x200>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	0c1b      	lsrs	r3, r3, #16
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	3301      	adds	r3, #1
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80038f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038fe:	e002      	b.n	8003906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003900:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x204>)
 8003902:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003904:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003906:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003908:	4618      	mov	r0, r3
 800390a:	3750      	adds	r7, #80	@ 0x50
 800390c:	46bd      	mov	sp, r7
 800390e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003912:	bf00      	nop
 8003914:	40023800 	.word	0x40023800
 8003918:	00f42400 	.word	0x00f42400
 800391c:	007a1200 	.word	0x007a1200

08003920 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003924:	4b03      	ldr	r3, [pc, #12]	@ (8003934 <HAL_RCC_GetHCLKFreq+0x14>)
 8003926:	681b      	ldr	r3, [r3, #0]
}
 8003928:	4618      	mov	r0, r3
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	20000000 	.word	0x20000000

08003938 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800393c:	f7ff fff0 	bl	8003920 <HAL_RCC_GetHCLKFreq>
 8003940:	4602      	mov	r2, r0
 8003942:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	0a9b      	lsrs	r3, r3, #10
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	4903      	ldr	r1, [pc, #12]	@ (800395c <HAL_RCC_GetPCLK1Freq+0x24>)
 800394e:	5ccb      	ldrb	r3, [r1, r3]
 8003950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003954:	4618      	mov	r0, r3
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40023800 	.word	0x40023800
 800395c:	080096d0 	.word	0x080096d0

08003960 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003964:	f7ff ffdc 	bl	8003920 <HAL_RCC_GetHCLKFreq>
 8003968:	4602      	mov	r2, r0
 800396a:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <HAL_RCC_GetPCLK2Freq+0x20>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	0b5b      	lsrs	r3, r3, #13
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	4903      	ldr	r1, [pc, #12]	@ (8003984 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003976:	5ccb      	ldrb	r3, [r1, r3]
 8003978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800397c:	4618      	mov	r0, r3
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40023800 	.word	0x40023800
 8003984:	080096d0 	.word	0x080096d0

08003988 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	220f      	movs	r2, #15
 8003996:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003998:	4b12      	ldr	r3, [pc, #72]	@ (80039e4 <HAL_RCC_GetClockConfig+0x5c>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f003 0203 	and.w	r2, r3, #3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80039a4:	4b0f      	ldr	r3, [pc, #60]	@ (80039e4 <HAL_RCC_GetClockConfig+0x5c>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80039b0:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <HAL_RCC_GetClockConfig+0x5c>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80039bc:	4b09      	ldr	r3, [pc, #36]	@ (80039e4 <HAL_RCC_GetClockConfig+0x5c>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	08db      	lsrs	r3, r3, #3
 80039c2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039ca:	4b07      	ldr	r3, [pc, #28]	@ (80039e8 <HAL_RCC_GetClockConfig+0x60>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 020f 	and.w	r2, r3, #15
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	601a      	str	r2, [r3, #0]
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40023800 	.word	0x40023800
 80039e8:	40023c00 	.word	0x40023c00

080039ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80039f8:	2300      	movs	r3, #0
 80039fa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10b      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d105      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d075      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a20:	4b91      	ldr	r3, [pc, #580]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a26:	f7fe f84d 	bl	8001ac4 <HAL_GetTick>
 8003a2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a2e:	f7fe f849 	bl	8001ac4 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e189      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a40:	4b8a      	ldr	r3, [pc, #552]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f0      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d009      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	019a      	lsls	r2, r3, #6
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	071b      	lsls	r3, r3, #28
 8003a64:	4981      	ldr	r1, [pc, #516]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d01f      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a78:	4b7c      	ldr	r3, [pc, #496]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a7e:	0f1b      	lsrs	r3, r3, #28
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	019a      	lsls	r2, r3, #6
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	061b      	lsls	r3, r3, #24
 8003a92:	431a      	orrs	r2, r3
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	071b      	lsls	r3, r3, #28
 8003a98:	4974      	ldr	r1, [pc, #464]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003aa0:	4b72      	ldr	r3, [pc, #456]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aa6:	f023 021f 	bic.w	r2, r3, #31
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	496e      	ldr	r1, [pc, #440]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	019a      	lsls	r2, r3, #6
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	061b      	lsls	r3, r3, #24
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	071b      	lsls	r3, r3, #28
 8003ad8:	4964      	ldr	r1, [pc, #400]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ae0:	4b61      	ldr	r3, [pc, #388]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ae6:	f7fd ffed 	bl	8001ac4 <HAL_GetTick>
 8003aea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003aec:	e008      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003aee:	f7fd ffe9 	bl	8001ac4 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e129      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b00:	4b5a      	ldr	r3, [pc, #360]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0f0      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d105      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d079      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b24:	4b52      	ldr	r3, [pc, #328]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b2a:	f7fd ffcb 	bl	8001ac4 <HAL_GetTick>
 8003b2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b30:	e008      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b32:	f7fd ffc7 	bl	8001ac4 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e107      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b44:	4b49      	ldr	r3, [pc, #292]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b50:	d0ef      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0304 	and.w	r3, r3, #4
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d020      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b64:	0f1b      	lsrs	r3, r3, #28
 8003b66:	f003 0307 	and.w	r3, r3, #7
 8003b6a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	019a      	lsls	r2, r3, #6
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	061b      	lsls	r3, r3, #24
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	071b      	lsls	r3, r3, #28
 8003b7e:	493b      	ldr	r1, [pc, #236]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b86:	4b39      	ldr	r3, [pc, #228]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b8c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	021b      	lsls	r3, r3, #8
 8003b98:	4934      	ldr	r1, [pc, #208]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d01e      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003bac:	4b2f      	ldr	r3, [pc, #188]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb2:	0e1b      	lsrs	r3, r3, #24
 8003bb4:	f003 030f 	and.w	r3, r3, #15
 8003bb8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	019a      	lsls	r2, r3, #6
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	061b      	lsls	r3, r3, #24
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	071b      	lsls	r3, r3, #28
 8003bcc:	4927      	ldr	r1, [pc, #156]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003bd4:	4b25      	ldr	r3, [pc, #148]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bda:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	4922      	ldr	r1, [pc, #136]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bea:	4b21      	ldr	r3, [pc, #132]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003bec:	2201      	movs	r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003bf0:	f7fd ff68 	bl	8001ac4 <HAL_GetTick>
 8003bf4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bf8:	f7fd ff64 	bl	8001ac4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e0a4      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c0a:	4b18      	ldr	r3, [pc, #96]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c16:	d1ef      	bne.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 808b 	beq.w	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	4b10      	ldr	r3, [pc, #64]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003c42:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a0b      	ldr	r2, [pc, #44]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c4c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c4e:	f7fd ff39 	bl	8001ac4 <HAL_GetTick>
 8003c52:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003c54:	e010      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c56:	f7fd ff35 	bl	8001ac4 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d909      	bls.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e075      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003c68:	42470068 	.word	0x42470068
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	42470070 	.word	0x42470070
 8003c74:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003c78:	4b38      	ldr	r3, [pc, #224]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0e8      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c84:	4b36      	ldr	r3, [pc, #216]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d02f      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d028      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003caa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cac:	4b2d      	ldr	r3, [pc, #180]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003cae:	2201      	movs	r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003cb8:	4a29      	ldr	r2, [pc, #164]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003cbe:	4b28      	ldr	r3, [pc, #160]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d114      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003cca:	f7fd fefb 	bl	8001ac4 <HAL_GetTick>
 8003cce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd0:	e00a      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd2:	f7fd fef7 	bl	8001ac4 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e035      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ee      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d00:	d10d      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003d02:	4b17      	ldr	r3, [pc, #92]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d16:	4912      	ldr	r1, [pc, #72]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	608b      	str	r3, [r1, #8]
 8003d1c:	e005      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003d1e:	4b10      	ldr	r3, [pc, #64]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	4a0f      	ldr	r2, [pc, #60]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d24:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003d28:	6093      	str	r3, [r2, #8]
 8003d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d2c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d36:	490a      	ldr	r1, [pc, #40]	@ (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d004      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003d4e:	4b06      	ldr	r3, [pc, #24]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003d50:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40007000 	.word	0x40007000
 8003d60:	40023800 	.word	0x40023800
 8003d64:	42470e40 	.word	0x42470e40
 8003d68:	424711e0 	.word	0x424711e0

08003d6c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e025      	b.n	8003dcc <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d106      	bne.n	8003d9a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7fc fd83 	bl	80008a0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3304      	adds	r3, #4
 8003daa:	4619      	mov	r1, r3
 8003dac:	4610      	mov	r0, r2
 8003dae:	f001 f9ab 	bl	8005108 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	6839      	ldr	r1, [r7, #0]
 8003dbe:	f001 fa00 	bl	80051c2 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3708      	adds	r7, #8
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e07b      	b.n	8003ede <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d108      	bne.n	8003e00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003df6:	d009      	beq.n	8003e0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	61da      	str	r2, [r3, #28]
 8003dfe:	e005      	b.n	8003e0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d106      	bne.n	8003e2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fd fa7e 	bl	8001328 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e54:	431a      	orrs	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e90:	ea42 0103 	orr.w	r1, r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e98:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	0c1b      	lsrs	r3, r3, #16
 8003eaa:	f003 0104 	and.w	r1, r3, #4
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb2:	f003 0210 	and.w	r2, r3, #16
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69da      	ldr	r2, [r3, #28]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ecc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b082      	sub	sp, #8
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e041      	b.n	8003f7c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d106      	bne.n	8003f12 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7fd fbdb 	bl	80016c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2202      	movs	r2, #2
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3304      	adds	r3, #4
 8003f22:	4619      	mov	r1, r3
 8003f24:	4610      	mov	r0, r2
 8003f26:	f000 fa7d 	bl	8004424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d001      	beq.n	8003f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e04e      	b.n	800403a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a23      	ldr	r2, [pc, #140]	@ (8004048 <HAL_TIM_Base_Start_IT+0xc4>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d022      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc6:	d01d      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800404c <HAL_TIM_Base_Start_IT+0xc8>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d018      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8004050 <HAL_TIM_Base_Start_IT+0xcc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d013      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8004054 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d00e      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a1b      	ldr	r2, [pc, #108]	@ (8004058 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d009      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a19      	ldr	r2, [pc, #100]	@ (800405c <HAL_TIM_Base_Start_IT+0xd8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d004      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x80>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <HAL_TIM_Base_Start_IT+0xdc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d111      	bne.n	8004028 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2b06      	cmp	r3, #6
 8004014:	d010      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004026:	e007      	b.n	8004038 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40010000 	.word	0x40010000
 800404c:	40000400 	.word	0x40000400
 8004050:	40000800 	.word	0x40000800
 8004054:	40000c00 	.word	0x40000c00
 8004058:	40010400 	.word	0x40010400
 800405c:	40014000 	.word	0x40014000
 8004060:	40001800 	.word	0x40001800

08004064 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d020      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d01b      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f06f 0202 	mvn.w	r2, #2
 8004098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f999 	bl	80043e6 <HAL_TIM_IC_CaptureCallback>
 80040b4:	e005      	b.n	80040c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f98b 	bl	80043d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 f99c 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d020      	beq.n	8004114 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d01b      	beq.n	8004114 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f06f 0204 	mvn.w	r2, #4
 80040e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2202      	movs	r2, #2
 80040ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f973 	bl	80043e6 <HAL_TIM_IC_CaptureCallback>
 8004100:	e005      	b.n	800410e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f965 	bl	80043d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f976 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f003 0308 	and.w	r3, r3, #8
 800411a:	2b00      	cmp	r3, #0
 800411c:	d020      	beq.n	8004160 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d01b      	beq.n	8004160 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f06f 0208 	mvn.w	r2, #8
 8004130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2204      	movs	r2, #4
 8004136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f94d 	bl	80043e6 <HAL_TIM_IC_CaptureCallback>
 800414c:	e005      	b.n	800415a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f93f 	bl	80043d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f950 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	2b00      	cmp	r3, #0
 8004168:	d020      	beq.n	80041ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f003 0310 	and.w	r3, r3, #16
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01b      	beq.n	80041ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0210 	mvn.w	r2, #16
 800417c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2208      	movs	r2, #8
 8004182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f927 	bl	80043e6 <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f919 	bl	80043d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f92a 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00c      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d007      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0201 	mvn.w	r2, #1
 80041c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fc ffe2 	bl	8001194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d007      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fade 	bl	80047b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00c      	beq.n	8004218 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f8fb 	bl	800440e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00c      	beq.n	800423c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0220 	mvn.w	r2, #32
 8004234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fab0 	bl	800479c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800423c:	bf00      	nop
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004258:	2b01      	cmp	r3, #1
 800425a:	d101      	bne.n	8004260 <HAL_TIM_ConfigClockSource+0x1c>
 800425c:	2302      	movs	r3, #2
 800425e:	e0b4      	b.n	80043ca <HAL_TIM_ConfigClockSource+0x186>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800427e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004286:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004298:	d03e      	beq.n	8004318 <HAL_TIM_ConfigClockSource+0xd4>
 800429a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800429e:	f200 8087 	bhi.w	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a6:	f000 8086 	beq.w	80043b6 <HAL_TIM_ConfigClockSource+0x172>
 80042aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ae:	d87f      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042b0:	2b70      	cmp	r3, #112	@ 0x70
 80042b2:	d01a      	beq.n	80042ea <HAL_TIM_ConfigClockSource+0xa6>
 80042b4:	2b70      	cmp	r3, #112	@ 0x70
 80042b6:	d87b      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042b8:	2b60      	cmp	r3, #96	@ 0x60
 80042ba:	d050      	beq.n	800435e <HAL_TIM_ConfigClockSource+0x11a>
 80042bc:	2b60      	cmp	r3, #96	@ 0x60
 80042be:	d877      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042c0:	2b50      	cmp	r3, #80	@ 0x50
 80042c2:	d03c      	beq.n	800433e <HAL_TIM_ConfigClockSource+0xfa>
 80042c4:	2b50      	cmp	r3, #80	@ 0x50
 80042c6:	d873      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042c8:	2b40      	cmp	r3, #64	@ 0x40
 80042ca:	d058      	beq.n	800437e <HAL_TIM_ConfigClockSource+0x13a>
 80042cc:	2b40      	cmp	r3, #64	@ 0x40
 80042ce:	d86f      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042d0:	2b30      	cmp	r3, #48	@ 0x30
 80042d2:	d064      	beq.n	800439e <HAL_TIM_ConfigClockSource+0x15a>
 80042d4:	2b30      	cmp	r3, #48	@ 0x30
 80042d6:	d86b      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042d8:	2b20      	cmp	r3, #32
 80042da:	d060      	beq.n	800439e <HAL_TIM_ConfigClockSource+0x15a>
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d867      	bhi.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d05c      	beq.n	800439e <HAL_TIM_ConfigClockSource+0x15a>
 80042e4:	2b10      	cmp	r3, #16
 80042e6:	d05a      	beq.n	800439e <HAL_TIM_ConfigClockSource+0x15a>
 80042e8:	e062      	b.n	80043b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042fa:	f000 f9b3 	bl	8004664 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800430c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	609a      	str	r2, [r3, #8]
      break;
 8004316:	e04f      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004328:	f000 f99c 	bl	8004664 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689a      	ldr	r2, [r3, #8]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800433a:	609a      	str	r2, [r3, #8]
      break;
 800433c:	e03c      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800434a:	461a      	mov	r2, r3
 800434c:	f000 f910 	bl	8004570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2150      	movs	r1, #80	@ 0x50
 8004356:	4618      	mov	r0, r3
 8004358:	f000 f969 	bl	800462e <TIM_ITRx_SetConfig>
      break;
 800435c:	e02c      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800436a:	461a      	mov	r2, r3
 800436c:	f000 f92f 	bl	80045ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2160      	movs	r1, #96	@ 0x60
 8004376:	4618      	mov	r0, r3
 8004378:	f000 f959 	bl	800462e <TIM_ITRx_SetConfig>
      break;
 800437c:	e01c      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800438a:	461a      	mov	r2, r3
 800438c:	f000 f8f0 	bl	8004570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2140      	movs	r1, #64	@ 0x40
 8004396:	4618      	mov	r0, r3
 8004398:	f000 f949 	bl	800462e <TIM_ITRx_SetConfig>
      break;
 800439c:	e00c      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4619      	mov	r1, r3
 80043a8:	4610      	mov	r0, r2
 80043aa:	f000 f940 	bl	800462e <TIM_ITRx_SetConfig>
      break;
 80043ae:	e003      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
      break;
 80043b4:	e000      	b.n	80043b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
	...

08004424 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a43      	ldr	r2, [pc, #268]	@ (8004544 <TIM_Base_SetConfig+0x120>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d013      	beq.n	8004464 <TIM_Base_SetConfig+0x40>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004442:	d00f      	beq.n	8004464 <TIM_Base_SetConfig+0x40>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a40      	ldr	r2, [pc, #256]	@ (8004548 <TIM_Base_SetConfig+0x124>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d00b      	beq.n	8004464 <TIM_Base_SetConfig+0x40>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a3f      	ldr	r2, [pc, #252]	@ (800454c <TIM_Base_SetConfig+0x128>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d007      	beq.n	8004464 <TIM_Base_SetConfig+0x40>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a3e      	ldr	r2, [pc, #248]	@ (8004550 <TIM_Base_SetConfig+0x12c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d003      	beq.n	8004464 <TIM_Base_SetConfig+0x40>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a3d      	ldr	r2, [pc, #244]	@ (8004554 <TIM_Base_SetConfig+0x130>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d108      	bne.n	8004476 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4313      	orrs	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a32      	ldr	r2, [pc, #200]	@ (8004544 <TIM_Base_SetConfig+0x120>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d02b      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004484:	d027      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a2f      	ldr	r2, [pc, #188]	@ (8004548 <TIM_Base_SetConfig+0x124>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d023      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a2e      	ldr	r2, [pc, #184]	@ (800454c <TIM_Base_SetConfig+0x128>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d01f      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a2d      	ldr	r2, [pc, #180]	@ (8004550 <TIM_Base_SetConfig+0x12c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d01b      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a2c      	ldr	r2, [pc, #176]	@ (8004554 <TIM_Base_SetConfig+0x130>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d017      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004558 <TIM_Base_SetConfig+0x134>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d013      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a2a      	ldr	r2, [pc, #168]	@ (800455c <TIM_Base_SetConfig+0x138>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00f      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a29      	ldr	r2, [pc, #164]	@ (8004560 <TIM_Base_SetConfig+0x13c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00b      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a28      	ldr	r2, [pc, #160]	@ (8004564 <TIM_Base_SetConfig+0x140>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d007      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a27      	ldr	r2, [pc, #156]	@ (8004568 <TIM_Base_SetConfig+0x144>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_Base_SetConfig+0xb2>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a26      	ldr	r2, [pc, #152]	@ (800456c <TIM_Base_SetConfig+0x148>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d108      	bne.n	80044e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a0e      	ldr	r2, [pc, #56]	@ (8004544 <TIM_Base_SetConfig+0x120>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d003      	beq.n	8004516 <TIM_Base_SetConfig+0xf2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a10      	ldr	r2, [pc, #64]	@ (8004554 <TIM_Base_SetConfig+0x130>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d103      	bne.n	800451e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f043 0204 	orr.w	r2, r3, #4
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	601a      	str	r2, [r3, #0]
}
 8004536:	bf00      	nop
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40010000 	.word	0x40010000
 8004548:	40000400 	.word	0x40000400
 800454c:	40000800 	.word	0x40000800
 8004550:	40000c00 	.word	0x40000c00
 8004554:	40010400 	.word	0x40010400
 8004558:	40014000 	.word	0x40014000
 800455c:	40014400 	.word	0x40014400
 8004560:	40014800 	.word	0x40014800
 8004564:	40001800 	.word	0x40001800
 8004568:	40001c00 	.word	0x40001c00
 800456c:	40002000 	.word	0x40002000

08004570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	f023 0201 	bic.w	r2, r3, #1
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800459a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f023 030a 	bic.w	r3, r3, #10
 80045ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	621a      	str	r2, [r3, #32]
}
 80045c2:	bf00      	nop
 80045c4:	371c      	adds	r7, #28
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b087      	sub	sp, #28
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f023 0210 	bic.w	r2, r3, #16
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	031b      	lsls	r3, r3, #12
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	4313      	orrs	r3, r2
 8004602:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800460a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	4313      	orrs	r3, r2
 8004614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	621a      	str	r2, [r3, #32]
}
 8004622:	bf00      	nop
 8004624:	371c      	adds	r7, #28
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800462e:	b480      	push	{r7}
 8004630:	b085      	sub	sp, #20
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4313      	orrs	r3, r2
 800464c:	f043 0307 	orr.w	r3, r3, #7
 8004650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	609a      	str	r2, [r3, #8]
}
 8004658:	bf00      	nop
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004664:	b480      	push	{r7}
 8004666:	b087      	sub	sp, #28
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
 8004670:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800467e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	021a      	lsls	r2, r3, #8
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	431a      	orrs	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	4313      	orrs	r3, r2
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	4313      	orrs	r3, r2
 8004690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	609a      	str	r2, [r3, #8]
}
 8004698:	bf00      	nop
 800469a:	371c      	adds	r7, #28
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e05a      	b.n	8004772 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a21      	ldr	r2, [pc, #132]	@ (8004780 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d022      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004708:	d01d      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a1d      	ldr	r2, [pc, #116]	@ (8004784 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d018      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a1b      	ldr	r2, [pc, #108]	@ (8004788 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d013      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1a      	ldr	r2, [pc, #104]	@ (800478c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d00e      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a18      	ldr	r2, [pc, #96]	@ (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d009      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a17      	ldr	r2, [pc, #92]	@ (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d004      	beq.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a15      	ldr	r2, [pc, #84]	@ (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d10c      	bne.n	8004760 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800474c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	4313      	orrs	r3, r2
 8004756:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40010000 	.word	0x40010000
 8004784:	40000400 	.word	0x40000400
 8004788:	40000800 	.word	0x40000800
 800478c:	40000c00 	.word	0x40000c00
 8004790:	40010400 	.word	0x40010400
 8004794:	40014000 	.word	0x40014000
 8004798:	40001800 	.word	0x40001800

0800479c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e042      	b.n	800485c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc ffe2 	bl	80017b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2224      	movs	r2, #36	@ 0x24
 80047f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fa09 	bl	8004c20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800481c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800482c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800483c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08a      	sub	sp, #40	@ 0x28
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	4613      	mov	r3, r2
 8004872:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b20      	cmp	r3, #32
 8004882:	d175      	bne.n	8004970 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_UART_Transmit+0x2c>
 800488a:	88fb      	ldrh	r3, [r7, #6]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e06e      	b.n	8004972 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2221      	movs	r2, #33	@ 0x21
 800489e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048a2:	f7fd f90f 	bl	8001ac4 <HAL_GetTick>
 80048a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	88fa      	ldrh	r2, [r7, #6]
 80048ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	88fa      	ldrh	r2, [r7, #6]
 80048b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048bc:	d108      	bne.n	80048d0 <HAL_UART_Transmit+0x6c>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d104      	bne.n	80048d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	61bb      	str	r3, [r7, #24]
 80048ce:	e003      	b.n	80048d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048d8:	e02e      	b.n	8004938 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2200      	movs	r2, #0
 80048e2:	2180      	movs	r1, #128	@ 0x80
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 f8df 	bl	8004aa8 <UART_WaitOnFlagUntilTimeout>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d005      	beq.n	80048fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2220      	movs	r2, #32
 80048f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e03a      	b.n	8004972 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10b      	bne.n	800491a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004910:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	3302      	adds	r3, #2
 8004916:	61bb      	str	r3, [r7, #24]
 8004918:	e007      	b.n	800492a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	781a      	ldrb	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	3301      	adds	r3, #1
 8004928:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800492e:	b29b      	uxth	r3, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	b29a      	uxth	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1cb      	bne.n	80048da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	9300      	str	r3, [sp, #0]
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2200      	movs	r2, #0
 800494a:	2140      	movs	r1, #64	@ 0x40
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 f8ab 	bl	8004aa8 <UART_WaitOnFlagUntilTimeout>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d005      	beq.n	8004964 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2220      	movs	r2, #32
 800495c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e006      	b.n	8004972 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	e000      	b.n	8004972 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004970:	2302      	movs	r3, #2
  }
}
 8004972:	4618      	mov	r0, r3
 8004974:	3720      	adds	r7, #32
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b08a      	sub	sp, #40	@ 0x28
 800497e:	af02      	add	r7, sp, #8
 8004980:	60f8      	str	r0, [r7, #12]
 8004982:	60b9      	str	r1, [r7, #8]
 8004984:	603b      	str	r3, [r7, #0]
 8004986:	4613      	mov	r3, r2
 8004988:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b20      	cmp	r3, #32
 8004998:	f040 8081 	bne.w	8004a9e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d002      	beq.n	80049a8 <HAL_UART_Receive+0x2e>
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e079      	b.n	8004aa0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2222      	movs	r2, #34	@ 0x22
 80049b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049c0:	f7fd f880 	bl	8001ac4 <HAL_GetTick>
 80049c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	88fa      	ldrh	r2, [r7, #6]
 80049ca:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	88fa      	ldrh	r2, [r7, #6]
 80049d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049da:	d108      	bne.n	80049ee <HAL_UART_Receive+0x74>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d104      	bne.n	80049ee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80049e4:	2300      	movs	r3, #0
 80049e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	61bb      	str	r3, [r7, #24]
 80049ec:	e003      	b.n	80049f6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049f2:	2300      	movs	r3, #0
 80049f4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80049f6:	e047      	b.n	8004a88 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2200      	movs	r2, #0
 8004a00:	2120      	movs	r1, #32
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 f850 	bl	8004aa8 <UART_WaitOnFlagUntilTimeout>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d005      	beq.n	8004a1a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e042      	b.n	8004aa0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10c      	bne.n	8004a3a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	3302      	adds	r3, #2
 8004a36:	61bb      	str	r3, [r7, #24]
 8004a38:	e01f      	b.n	8004a7a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a42:	d007      	beq.n	8004a54 <HAL_UART_Receive+0xda>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10a      	bne.n	8004a62 <HAL_UART_Receive+0xe8>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	701a      	strb	r2, [r3, #0]
 8004a60:	e008      	b.n	8004a74 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	3301      	adds	r3, #1
 8004a78:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1b2      	bne.n	80049f8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3720      	adds	r7, #32
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	603b      	str	r3, [r7, #0]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab8:	e03b      	b.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac0:	d037      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac2:	f7fc ffff 	bl	8001ac4 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	6a3a      	ldr	r2, [r7, #32]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d302      	bcc.n	8004ad8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ad2:	6a3b      	ldr	r3, [r7, #32]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e03a      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d023      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2b80      	cmp	r3, #128	@ 0x80
 8004aee:	d020      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b40      	cmp	r3, #64	@ 0x40
 8004af4:	d01d      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d116      	bne.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f81d 	bl	8004b5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2208      	movs	r2, #8
 8004b24:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e00f      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	bf0c      	ite	eq
 8004b42:	2301      	moveq	r3, #1
 8004b44:	2300      	movne	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	461a      	mov	r2, r3
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d0b4      	beq.n	8004aba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b095      	sub	sp, #84	@ 0x54
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	330c      	adds	r3, #12
 8004b68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	330c      	adds	r3, #12
 8004b80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b82:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1e5      	bne.n	8004b62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3314      	adds	r3, #20
 8004b9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	f023 0301 	bic.w	r3, r3, #1
 8004bac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3314      	adds	r3, #20
 8004bb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bbe:	e841 2300 	strex	r3, r2, [r1]
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1e5      	bne.n	8004b96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d119      	bne.n	8004c06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	330c      	adds	r3, #12
 8004bd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	e853 3f00 	ldrex	r3, [r3]
 8004be0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f023 0310 	bic.w	r3, r3, #16
 8004be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	330c      	adds	r3, #12
 8004bf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bf2:	61ba      	str	r2, [r7, #24]
 8004bf4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	6979      	ldr	r1, [r7, #20]
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	e841 2300 	strex	r3, r2, [r1]
 8004bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e5      	bne.n	8004bd2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c14:	bf00      	nop
 8004c16:	3754      	adds	r7, #84	@ 0x54
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c24:	b0c0      	sub	sp, #256	@ 0x100
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c3c:	68d9      	ldr	r1, [r3, #12]
 8004c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	ea40 0301 	orr.w	r3, r0, r1
 8004c48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	431a      	orrs	r2, r3
 8004c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c78:	f021 010c 	bic.w	r1, r1, #12
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c86:	430b      	orrs	r3, r1
 8004c88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9a:	6999      	ldr	r1, [r3, #24]
 8004c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	ea40 0301 	orr.w	r3, r0, r1
 8004ca6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	4b8f      	ldr	r3, [pc, #572]	@ (8004eec <UART_SetConfig+0x2cc>)
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d005      	beq.n	8004cc0 <UART_SetConfig+0xa0>
 8004cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	4b8d      	ldr	r3, [pc, #564]	@ (8004ef0 <UART_SetConfig+0x2d0>)
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d104      	bne.n	8004cca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004cc0:	f7fe fe4e 	bl	8003960 <HAL_RCC_GetPCLK2Freq>
 8004cc4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004cc8:	e003      	b.n	8004cd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cca:	f7fe fe35 	bl	8003938 <HAL_RCC_GetPCLK1Freq>
 8004cce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cdc:	f040 810c 	bne.w	8004ef8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004cea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004cee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	462b      	mov	r3, r5
 8004cf6:	1891      	adds	r1, r2, r2
 8004cf8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004cfa:	415b      	adcs	r3, r3
 8004cfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d02:	4621      	mov	r1, r4
 8004d04:	eb12 0801 	adds.w	r8, r2, r1
 8004d08:	4629      	mov	r1, r5
 8004d0a:	eb43 0901 	adc.w	r9, r3, r1
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d22:	4690      	mov	r8, r2
 8004d24:	4699      	mov	r9, r3
 8004d26:	4623      	mov	r3, r4
 8004d28:	eb18 0303 	adds.w	r3, r8, r3
 8004d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d30:	462b      	mov	r3, r5
 8004d32:	eb49 0303 	adc.w	r3, r9, r3
 8004d36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d46:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d4e:	460b      	mov	r3, r1
 8004d50:	18db      	adds	r3, r3, r3
 8004d52:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d54:	4613      	mov	r3, r2
 8004d56:	eb42 0303 	adc.w	r3, r2, r3
 8004d5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d64:	f7fb fa94 	bl	8000290 <__aeabi_uldivmod>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	4b61      	ldr	r3, [pc, #388]	@ (8004ef4 <UART_SetConfig+0x2d4>)
 8004d6e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	011c      	lsls	r4, r3, #4
 8004d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d80:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d88:	4642      	mov	r2, r8
 8004d8a:	464b      	mov	r3, r9
 8004d8c:	1891      	adds	r1, r2, r2
 8004d8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d90:	415b      	adcs	r3, r3
 8004d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d98:	4641      	mov	r1, r8
 8004d9a:	eb12 0a01 	adds.w	sl, r2, r1
 8004d9e:	4649      	mov	r1, r9
 8004da0:	eb43 0b01 	adc.w	fp, r3, r1
 8004da4:	f04f 0200 	mov.w	r2, #0
 8004da8:	f04f 0300 	mov.w	r3, #0
 8004dac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004db0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004db4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004db8:	4692      	mov	sl, r2
 8004dba:	469b      	mov	fp, r3
 8004dbc:	4643      	mov	r3, r8
 8004dbe:	eb1a 0303 	adds.w	r3, sl, r3
 8004dc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004dc6:	464b      	mov	r3, r9
 8004dc8:	eb4b 0303 	adc.w	r3, fp, r3
 8004dcc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ddc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004de0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004de4:	460b      	mov	r3, r1
 8004de6:	18db      	adds	r3, r3, r3
 8004de8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dea:	4613      	mov	r3, r2
 8004dec:	eb42 0303 	adc.w	r3, r2, r3
 8004df0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004df2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004df6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004dfa:	f7fb fa49 	bl	8000290 <__aeabi_uldivmod>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4611      	mov	r1, r2
 8004e04:	4b3b      	ldr	r3, [pc, #236]	@ (8004ef4 <UART_SetConfig+0x2d4>)
 8004e06:	fba3 2301 	umull	r2, r3, r3, r1
 8004e0a:	095b      	lsrs	r3, r3, #5
 8004e0c:	2264      	movs	r2, #100	@ 0x64
 8004e0e:	fb02 f303 	mul.w	r3, r2, r3
 8004e12:	1acb      	subs	r3, r1, r3
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e1a:	4b36      	ldr	r3, [pc, #216]	@ (8004ef4 <UART_SetConfig+0x2d4>)
 8004e1c:	fba3 2302 	umull	r2, r3, r3, r2
 8004e20:	095b      	lsrs	r3, r3, #5
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e28:	441c      	add	r4, r3
 8004e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e34:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e3c:	4642      	mov	r2, r8
 8004e3e:	464b      	mov	r3, r9
 8004e40:	1891      	adds	r1, r2, r2
 8004e42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e44:	415b      	adcs	r3, r3
 8004e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e4c:	4641      	mov	r1, r8
 8004e4e:	1851      	adds	r1, r2, r1
 8004e50:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e52:	4649      	mov	r1, r9
 8004e54:	414b      	adcs	r3, r1
 8004e56:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e64:	4659      	mov	r1, fp
 8004e66:	00cb      	lsls	r3, r1, #3
 8004e68:	4651      	mov	r1, sl
 8004e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e6e:	4651      	mov	r1, sl
 8004e70:	00ca      	lsls	r2, r1, #3
 8004e72:	4610      	mov	r0, r2
 8004e74:	4619      	mov	r1, r3
 8004e76:	4603      	mov	r3, r0
 8004e78:	4642      	mov	r2, r8
 8004e7a:	189b      	adds	r3, r3, r2
 8004e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e80:	464b      	mov	r3, r9
 8004e82:	460a      	mov	r2, r1
 8004e84:	eb42 0303 	adc.w	r3, r2, r3
 8004e88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e98:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	18db      	adds	r3, r3, r3
 8004ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	eb42 0303 	adc.w	r3, r2, r3
 8004eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004eb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004eb6:	f7fb f9eb 	bl	8000290 <__aeabi_uldivmod>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef4 <UART_SetConfig+0x2d4>)
 8004ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ec4:	095b      	lsrs	r3, r3, #5
 8004ec6:	2164      	movs	r1, #100	@ 0x64
 8004ec8:	fb01 f303 	mul.w	r3, r1, r3
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	3332      	adds	r3, #50	@ 0x32
 8004ed2:	4a08      	ldr	r2, [pc, #32]	@ (8004ef4 <UART_SetConfig+0x2d4>)
 8004ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed8:	095b      	lsrs	r3, r3, #5
 8004eda:	f003 0207 	and.w	r2, r3, #7
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4422      	add	r2, r4
 8004ee6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ee8:	e106      	b.n	80050f8 <UART_SetConfig+0x4d8>
 8004eea:	bf00      	nop
 8004eec:	40011000 	.word	0x40011000
 8004ef0:	40011400 	.word	0x40011400
 8004ef4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ef8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004efc:	2200      	movs	r2, #0
 8004efe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f0a:	4642      	mov	r2, r8
 8004f0c:	464b      	mov	r3, r9
 8004f0e:	1891      	adds	r1, r2, r2
 8004f10:	6239      	str	r1, [r7, #32]
 8004f12:	415b      	adcs	r3, r3
 8004f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	1854      	adds	r4, r2, r1
 8004f1e:	4649      	mov	r1, r9
 8004f20:	eb43 0501 	adc.w	r5, r3, r1
 8004f24:	f04f 0200 	mov.w	r2, #0
 8004f28:	f04f 0300 	mov.w	r3, #0
 8004f2c:	00eb      	lsls	r3, r5, #3
 8004f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f32:	00e2      	lsls	r2, r4, #3
 8004f34:	4614      	mov	r4, r2
 8004f36:	461d      	mov	r5, r3
 8004f38:	4643      	mov	r3, r8
 8004f3a:	18e3      	adds	r3, r4, r3
 8004f3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f40:	464b      	mov	r3, r9
 8004f42:	eb45 0303 	adc.w	r3, r5, r3
 8004f46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f66:	4629      	mov	r1, r5
 8004f68:	008b      	lsls	r3, r1, #2
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f70:	4621      	mov	r1, r4
 8004f72:	008a      	lsls	r2, r1, #2
 8004f74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f78:	f7fb f98a 	bl	8000290 <__aeabi_uldivmod>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4b60      	ldr	r3, [pc, #384]	@ (8005104 <UART_SetConfig+0x4e4>)
 8004f82:	fba3 2302 	umull	r2, r3, r3, r2
 8004f86:	095b      	lsrs	r3, r3, #5
 8004f88:	011c      	lsls	r4, r3, #4
 8004f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	464b      	mov	r3, r9
 8004fa0:	1891      	adds	r1, r2, r2
 8004fa2:	61b9      	str	r1, [r7, #24]
 8004fa4:	415b      	adcs	r3, r3
 8004fa6:	61fb      	str	r3, [r7, #28]
 8004fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fac:	4641      	mov	r1, r8
 8004fae:	1851      	adds	r1, r2, r1
 8004fb0:	6139      	str	r1, [r7, #16]
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	414b      	adcs	r3, r1
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fc4:	4659      	mov	r1, fp
 8004fc6:	00cb      	lsls	r3, r1, #3
 8004fc8:	4651      	mov	r1, sl
 8004fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fce:	4651      	mov	r1, sl
 8004fd0:	00ca      	lsls	r2, r1, #3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	4642      	mov	r2, r8
 8004fda:	189b      	adds	r3, r3, r2
 8004fdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fe0:	464b      	mov	r3, r9
 8004fe2:	460a      	mov	r2, r1
 8004fe4:	eb42 0303 	adc.w	r3, r2, r3
 8004fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ff6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005004:	4649      	mov	r1, r9
 8005006:	008b      	lsls	r3, r1, #2
 8005008:	4641      	mov	r1, r8
 800500a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800500e:	4641      	mov	r1, r8
 8005010:	008a      	lsls	r2, r1, #2
 8005012:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005016:	f7fb f93b 	bl	8000290 <__aeabi_uldivmod>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4611      	mov	r1, r2
 8005020:	4b38      	ldr	r3, [pc, #224]	@ (8005104 <UART_SetConfig+0x4e4>)
 8005022:	fba3 2301 	umull	r2, r3, r3, r1
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	2264      	movs	r2, #100	@ 0x64
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	1acb      	subs	r3, r1, r3
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	3332      	adds	r3, #50	@ 0x32
 8005034:	4a33      	ldr	r2, [pc, #204]	@ (8005104 <UART_SetConfig+0x4e4>)
 8005036:	fba2 2303 	umull	r2, r3, r2, r3
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005040:	441c      	add	r4, r3
 8005042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005046:	2200      	movs	r2, #0
 8005048:	673b      	str	r3, [r7, #112]	@ 0x70
 800504a:	677a      	str	r2, [r7, #116]	@ 0x74
 800504c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005050:	4642      	mov	r2, r8
 8005052:	464b      	mov	r3, r9
 8005054:	1891      	adds	r1, r2, r2
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	415b      	adcs	r3, r3
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005060:	4641      	mov	r1, r8
 8005062:	1851      	adds	r1, r2, r1
 8005064:	6039      	str	r1, [r7, #0]
 8005066:	4649      	mov	r1, r9
 8005068:	414b      	adcs	r3, r1
 800506a:	607b      	str	r3, [r7, #4]
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005078:	4659      	mov	r1, fp
 800507a:	00cb      	lsls	r3, r1, #3
 800507c:	4651      	mov	r1, sl
 800507e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005082:	4651      	mov	r1, sl
 8005084:	00ca      	lsls	r2, r1, #3
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	4603      	mov	r3, r0
 800508c:	4642      	mov	r2, r8
 800508e:	189b      	adds	r3, r3, r2
 8005090:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005092:	464b      	mov	r3, r9
 8005094:	460a      	mov	r2, r1
 8005096:	eb42 0303 	adc.w	r3, r2, r3
 800509a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800509c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80050a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80050a8:	f04f 0200 	mov.w	r2, #0
 80050ac:	f04f 0300 	mov.w	r3, #0
 80050b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80050b4:	4649      	mov	r1, r9
 80050b6:	008b      	lsls	r3, r1, #2
 80050b8:	4641      	mov	r1, r8
 80050ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050be:	4641      	mov	r1, r8
 80050c0:	008a      	lsls	r2, r1, #2
 80050c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80050c6:	f7fb f8e3 	bl	8000290 <__aeabi_uldivmod>
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005104 <UART_SetConfig+0x4e4>)
 80050d0:	fba3 1302 	umull	r1, r3, r3, r2
 80050d4:	095b      	lsrs	r3, r3, #5
 80050d6:	2164      	movs	r1, #100	@ 0x64
 80050d8:	fb01 f303 	mul.w	r3, r1, r3
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	3332      	adds	r3, #50	@ 0x32
 80050e2:	4a08      	ldr	r2, [pc, #32]	@ (8005104 <UART_SetConfig+0x4e4>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	095b      	lsrs	r3, r3, #5
 80050ea:	f003 020f 	and.w	r2, r3, #15
 80050ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4422      	add	r2, r4
 80050f6:	609a      	str	r2, [r3, #8]
}
 80050f8:	bf00      	nop
 80050fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80050fe:	46bd      	mov	sp, r7
 8005100:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005104:	51eb851f 	.word	0x51eb851f

08005108 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d123      	bne.n	8005162 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005122:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	6851      	ldr	r1, [r2, #4]
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	6892      	ldr	r2, [r2, #8]
 800512e:	4311      	orrs	r1, r2
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	68d2      	ldr	r2, [r2, #12]
 8005134:	4311      	orrs	r1, r2
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	6912      	ldr	r2, [r2, #16]
 800513a:	4311      	orrs	r1, r2
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	6952      	ldr	r2, [r2, #20]
 8005140:	4311      	orrs	r1, r2
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	6992      	ldr	r2, [r2, #24]
 8005146:	4311      	orrs	r1, r2
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	69d2      	ldr	r2, [r2, #28]
 800514c:	4311      	orrs	r1, r2
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	6a12      	ldr	r2, [r2, #32]
 8005152:	4311      	orrs	r1, r2
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005158:	430a      	orrs	r2, r1
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	e028      	b.n	80051b4 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	69d9      	ldr	r1, [r3, #28]
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	4319      	orrs	r1, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	430b      	orrs	r3, r1
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005188:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	6851      	ldr	r1, [r2, #4]
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	6892      	ldr	r2, [r2, #8]
 8005194:	4311      	orrs	r1, r2
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	68d2      	ldr	r2, [r2, #12]
 800519a:	4311      	orrs	r1, r2
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	6912      	ldr	r2, [r2, #16]
 80051a0:	4311      	orrs	r1, r2
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	6952      	ldr	r2, [r2, #20]
 80051a6:	4311      	orrs	r1, r2
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	6992      	ldr	r2, [r2, #24]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b085      	sub	sp, #20
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	60f8      	str	r0, [r7, #12]
 80051ca:	60b9      	str	r1, [r7, #8]
 80051cc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d128      	bne.n	8005226 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	1e59      	subs	r1, r3, #1
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	4319      	orrs	r1, r3
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	4319      	orrs	r1, r3
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	031b      	lsls	r3, r3, #12
 80051fe:	4319      	orrs	r1, r3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	3b01      	subs	r3, #1
 8005206:	041b      	lsls	r3, r3, #16
 8005208:	4319      	orrs	r1, r3
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	3b01      	subs	r3, #1
 8005210:	051b      	lsls	r3, r3, #20
 8005212:	4319      	orrs	r1, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	3b01      	subs	r3, #1
 800521a:	061b      	lsls	r3, r3, #24
 800521c:	430b      	orrs	r3, r1
 800521e:	431a      	orrs	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	609a      	str	r2, [r3, #8]
 8005224:	e02f      	b.n	8005286 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800522e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	68d2      	ldr	r2, [r2, #12]
 8005236:	3a01      	subs	r2, #1
 8005238:	0311      	lsls	r1, r2, #12
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	6952      	ldr	r2, [r2, #20]
 800523e:	3a01      	subs	r2, #1
 8005240:	0512      	lsls	r2, r2, #20
 8005242:	430a      	orrs	r2, r1
 8005244:	431a      	orrs	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1e59      	subs	r1, r3, #1
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	3b01      	subs	r3, #1
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	4319      	orrs	r1, r3
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	3b01      	subs	r3, #1
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	4319      	orrs	r1, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	3b01      	subs	r3, #1
 8005272:	041b      	lsls	r3, r3, #16
 8005274:	4319      	orrs	r1, r3
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	3b01      	subs	r3, #1
 800527c:	061b      	lsls	r3, r3, #24
 800527e:	430b      	orrs	r3, r1
 8005280:	431a      	orrs	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3714      	adds	r7, #20
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005294:	b084      	sub	sp, #16
 8005296:	b580      	push	{r7, lr}
 8005298:	b084      	sub	sp, #16
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
 800529e:	f107 001c 	add.w	r0, r7, #28
 80052a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d123      	bne.n	80052f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80052c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80052d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d105      	bne.n	80052ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 faa0 	bl	8005830 <USB_CoreReset>
 80052f0:	4603      	mov	r3, r0
 80052f2:	73fb      	strb	r3, [r7, #15]
 80052f4:	e01b      	b.n	800532e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fa94 	bl	8005830 <USB_CoreReset>
 8005308:	4603      	mov	r3, r0
 800530a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800530c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005310:	2b00      	cmp	r3, #0
 8005312:	d106      	bne.n	8005322 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005318:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005320:	e005      	b.n	800532e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005326:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800532e:	7fbb      	ldrb	r3, [r7, #30]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d10b      	bne.n	800534c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f043 0206 	orr.w	r2, r3, #6
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f043 0220 	orr.w	r2, r3, #32
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800534c:	7bfb      	ldrb	r3, [r7, #15]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005358:	b004      	add	sp, #16
 800535a:	4770      	bx	lr

0800535c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f023 0201 	bic.w	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
 8005386:	460b      	mov	r3, r1
 8005388:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800539a:	78fb      	ldrb	r3, [r7, #3]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d115      	bne.n	80053cc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053ac:	200a      	movs	r0, #10
 80053ae:	f7fc fba1 	bl	8001af4 <HAL_Delay>
      ms += 10U;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	330a      	adds	r3, #10
 80053b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 fa2b 	bl	8005814 <USB_GetMode>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d01e      	beq.n	8005402 <USB_SetCurrentMode+0x84>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2bc7      	cmp	r3, #199	@ 0xc7
 80053c8:	d9f0      	bls.n	80053ac <USB_SetCurrentMode+0x2e>
 80053ca:	e01a      	b.n	8005402 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80053cc:	78fb      	ldrb	r3, [r7, #3]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d115      	bne.n	80053fe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053de:	200a      	movs	r0, #10
 80053e0:	f7fc fb88 	bl	8001af4 <HAL_Delay>
      ms += 10U;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	330a      	adds	r3, #10
 80053e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fa12 	bl	8005814 <USB_GetMode>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d005      	beq.n	8005402 <USB_SetCurrentMode+0x84>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80053fa:	d9f0      	bls.n	80053de <USB_SetCurrentMode+0x60>
 80053fc:	e001      	b.n	8005402 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e005      	b.n	800540e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2bc8      	cmp	r3, #200	@ 0xc8
 8005406:	d101      	bne.n	800540c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
	...

08005418 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005418:	b084      	sub	sp, #16
 800541a:	b580      	push	{r7, lr}
 800541c:	b086      	sub	sp, #24
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005432:	2300      	movs	r3, #0
 8005434:	613b      	str	r3, [r7, #16]
 8005436:	e009      	b.n	800544c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	3340      	adds	r3, #64	@ 0x40
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4413      	add	r3, r2
 8005442:	2200      	movs	r2, #0
 8005444:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	3301      	adds	r3, #1
 800544a:	613b      	str	r3, [r7, #16]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	2b0e      	cmp	r3, #14
 8005450:	d9f2      	bls.n	8005438 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005452:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005456:	2b00      	cmp	r3, #0
 8005458:	d11c      	bne.n	8005494 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005468:	f043 0302 	orr.w	r3, r3, #2
 800546c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005472:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	639a      	str	r2, [r3, #56]	@ 0x38
 8005492:	e00b      	b.n	80054ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005498:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054b2:	461a      	mov	r2, r3
 80054b4:	2300      	movs	r3, #0
 80054b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d10d      	bne.n	80054dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80054c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d104      	bne.n	80054d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80054c8:	2100      	movs	r1, #0
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 f968 	bl	80057a0 <USB_SetDevSpeed>
 80054d0:	e008      	b.n	80054e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80054d2:	2101      	movs	r1, #1
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f963 	bl	80057a0 <USB_SetDevSpeed>
 80054da:	e003      	b.n	80054e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80054dc:	2103      	movs	r1, #3
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f95e 	bl	80057a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80054e4:	2110      	movs	r1, #16
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f8fa 	bl	80056e0 <USB_FlushTxFifo>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f924 	bl	8005744 <USB_FlushRxFifo>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800550c:	461a      	mov	r2, r3
 800550e:	2300      	movs	r3, #0
 8005510:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005518:	461a      	mov	r2, r3
 800551a:	2300      	movs	r3, #0
 800551c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005524:	461a      	mov	r2, r3
 8005526:	2300      	movs	r3, #0
 8005528:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800552a:	2300      	movs	r3, #0
 800552c:	613b      	str	r3, [r7, #16]
 800552e:	e043      	b.n	80055b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	015a      	lsls	r2, r3, #5
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	4413      	add	r3, r2
 8005538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005542:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005546:	d118      	bne.n	800557a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10a      	bne.n	8005564 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4413      	add	r3, r2
 8005556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800555a:	461a      	mov	r2, r3
 800555c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	e013      	b.n	800558c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	015a      	lsls	r2, r3, #5
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4413      	add	r3, r2
 800556c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005570:	461a      	mov	r2, r3
 8005572:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005576:	6013      	str	r3, [r2, #0]
 8005578:	e008      	b.n	800558c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4413      	add	r3, r2
 8005582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005586:	461a      	mov	r2, r3
 8005588:	2300      	movs	r3, #0
 800558a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	015a      	lsls	r2, r3, #5
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4413      	add	r3, r2
 8005594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005598:	461a      	mov	r2, r3
 800559a:	2300      	movs	r3, #0
 800559c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	015a      	lsls	r2, r3, #5
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	4413      	add	r3, r2
 80055a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055aa:	461a      	mov	r2, r3
 80055ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	3301      	adds	r3, #1
 80055b6:	613b      	str	r3, [r7, #16]
 80055b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80055bc:	461a      	mov	r2, r3
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d3b5      	bcc.n	8005530 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055c4:	2300      	movs	r3, #0
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	e043      	b.n	8005652 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	015a      	lsls	r2, r3, #5
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4413      	add	r3, r2
 80055d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055e0:	d118      	bne.n	8005614 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10a      	bne.n	80055fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f4:	461a      	mov	r2, r3
 80055f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055fa:	6013      	str	r3, [r2, #0]
 80055fc:	e013      	b.n	8005626 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800560a:	461a      	mov	r2, r3
 800560c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	e008      	b.n	8005626 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	4413      	add	r3, r2
 800561c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005620:	461a      	mov	r2, r3
 8005622:	2300      	movs	r3, #0
 8005624:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	4413      	add	r3, r2
 800562e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005632:	461a      	mov	r2, r3
 8005634:	2300      	movs	r3, #0
 8005636:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	4413      	add	r3, r2
 8005640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005644:	461a      	mov	r2, r3
 8005646:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800564a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	3301      	adds	r3, #1
 8005650:	613b      	str	r3, [r7, #16]
 8005652:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005656:	461a      	mov	r2, r3
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	4293      	cmp	r3, r2
 800565c:	d3b5      	bcc.n	80055ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800566c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005670:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800567e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005680:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005684:	2b00      	cmp	r3, #0
 8005686:	d105      	bne.n	8005694 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	f043 0210 	orr.w	r2, r3, #16
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	699a      	ldr	r2, [r3, #24]
 8005698:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <USB_DevInit+0x2c4>)
 800569a:	4313      	orrs	r3, r2
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80056a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	f043 0208 	orr.w	r2, r3, #8
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80056b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d107      	bne.n	80056cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056c4:	f043 0304 	orr.w	r3, r3, #4
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80056cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056d8:	b004      	add	sp, #16
 80056da:	4770      	bx	lr
 80056dc:	803c3800 	.word	0x803c3800

080056e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3301      	adds	r3, #1
 80056f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056fa:	d901      	bls.n	8005700 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e01b      	b.n	8005738 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	2b00      	cmp	r3, #0
 8005706:	daf2      	bge.n	80056ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	019b      	lsls	r3, r3, #6
 8005710:	f043 0220 	orr.w	r2, r3, #32
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	3301      	adds	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005724:	d901      	bls.n	800572a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e006      	b.n	8005738 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	f003 0320 	and.w	r3, r3, #32
 8005732:	2b20      	cmp	r3, #32
 8005734:	d0f0      	beq.n	8005718 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	3301      	adds	r3, #1
 8005754:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800575c:	d901      	bls.n	8005762 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e018      	b.n	8005794 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	2b00      	cmp	r3, #0
 8005768:	daf2      	bge.n	8005750 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2210      	movs	r2, #16
 8005772:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3301      	adds	r3, #1
 8005778:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005780:	d901      	bls.n	8005786 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e006      	b.n	8005794 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f003 0310 	and.w	r3, r3, #16
 800578e:	2b10      	cmp	r3, #16
 8005790:	d0f0      	beq.n	8005774 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3714      	adds	r7, #20
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	78fb      	ldrb	r3, [r7, #3]
 80057ba:	68f9      	ldr	r1, [r7, #12]
 80057bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057c0:	4313      	orrs	r3, r2
 80057c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b085      	sub	sp, #20
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80057ec:	f023 0303 	bic.w	r3, r3, #3
 80057f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005800:	f043 0302 	orr.w	r3, r3, #2
 8005804:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3714      	adds	r7, #20
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	f003 0301 	and.w	r3, r3, #1
}
 8005824:	4618      	mov	r0, r3
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	3301      	adds	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005848:	d901      	bls.n	800584e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e022      	b.n	8005894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	daf2      	bge.n	800583c <USB_CoreReset+0xc>

  count = 10U;
 8005856:	230a      	movs	r3, #10
 8005858:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800585a:	e002      	b.n	8005862 <USB_CoreReset+0x32>
  {
    count--;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3b01      	subs	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1f9      	bne.n	800585c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	f043 0201 	orr.w	r2, r3, #1
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	3301      	adds	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005880:	d901      	bls.n	8005886 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e006      	b.n	8005894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b01      	cmp	r3, #1
 8005890:	d0f0      	beq.n	8005874 <USB_CoreReset+0x44>

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <__NVIC_SetPriority>:
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	4603      	mov	r3, r0
 80058a8:	6039      	str	r1, [r7, #0]
 80058aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	db0a      	blt.n	80058ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	490c      	ldr	r1, [pc, #48]	@ (80058ec <__NVIC_SetPriority+0x4c>)
 80058ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058be:	0112      	lsls	r2, r2, #4
 80058c0:	b2d2      	uxtb	r2, r2
 80058c2:	440b      	add	r3, r1
 80058c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80058c8:	e00a      	b.n	80058e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	b2da      	uxtb	r2, r3
 80058ce:	4908      	ldr	r1, [pc, #32]	@ (80058f0 <__NVIC_SetPriority+0x50>)
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	3b04      	subs	r3, #4
 80058d8:	0112      	lsls	r2, r2, #4
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	440b      	add	r3, r1
 80058de:	761a      	strb	r2, [r3, #24]
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr
 80058ec:	e000e100 	.word	0xe000e100
 80058f0:	e000ed00 	.word	0xe000ed00

080058f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80058f8:	4b05      	ldr	r3, [pc, #20]	@ (8005910 <SysTick_Handler+0x1c>)
 80058fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80058fc:	f001 fd42 	bl	8007384 <xTaskGetSchedulerState>
 8005900:	4603      	mov	r3, r0
 8005902:	2b01      	cmp	r3, #1
 8005904:	d001      	beq.n	800590a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005906:	f002 fb37 	bl	8007f78 <xPortSysTickHandler>
  }
}
 800590a:	bf00      	nop
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	e000e010 	.word	0xe000e010

08005914 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005918:	2100      	movs	r1, #0
 800591a:	f06f 0004 	mvn.w	r0, #4
 800591e:	f7ff ffbf 	bl	80058a0 <__NVIC_SetPriority>
#endif
}
 8005922:	bf00      	nop
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800592e:	f3ef 8305 	mrs	r3, IPSR
 8005932:	603b      	str	r3, [r7, #0]
  return(result);
 8005934:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800593a:	f06f 0305 	mvn.w	r3, #5
 800593e:	607b      	str	r3, [r7, #4]
 8005940:	e00c      	b.n	800595c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005942:	4b0a      	ldr	r3, [pc, #40]	@ (800596c <osKernelInitialize+0x44>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d105      	bne.n	8005956 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800594a:	4b08      	ldr	r3, [pc, #32]	@ (800596c <osKernelInitialize+0x44>)
 800594c:	2201      	movs	r2, #1
 800594e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005950:	2300      	movs	r3, #0
 8005952:	607b      	str	r3, [r7, #4]
 8005954:	e002      	b.n	800595c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005956:	f04f 33ff 	mov.w	r3, #4294967295
 800595a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800595c:	687b      	ldr	r3, [r7, #4]
}
 800595e:	4618      	mov	r0, r3
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	20000870 	.word	0x20000870

08005970 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005976:	f3ef 8305 	mrs	r3, IPSR
 800597a:	603b      	str	r3, [r7, #0]
  return(result);
 800597c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005982:	f06f 0305 	mvn.w	r3, #5
 8005986:	607b      	str	r3, [r7, #4]
 8005988:	e010      	b.n	80059ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800598a:	4b0b      	ldr	r3, [pc, #44]	@ (80059b8 <osKernelStart+0x48>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d109      	bne.n	80059a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005992:	f7ff ffbf 	bl	8005914 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005996:	4b08      	ldr	r3, [pc, #32]	@ (80059b8 <osKernelStart+0x48>)
 8005998:	2202      	movs	r2, #2
 800599a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800599c:	f001 f87c 	bl	8006a98 <vTaskStartScheduler>
      stat = osOK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	607b      	str	r3, [r7, #4]
 80059a4:	e002      	b.n	80059ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80059a6:	f04f 33ff 	mov.w	r3, #4294967295
 80059aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059ac:	687b      	ldr	r3, [r7, #4]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	20000870 	.word	0x20000870

080059bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08e      	sub	sp, #56	@ 0x38
 80059c0:	af04      	add	r7, sp, #16
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059cc:	f3ef 8305 	mrs	r3, IPSR
 80059d0:	617b      	str	r3, [r7, #20]
  return(result);
 80059d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d17e      	bne.n	8005ad6 <osThreadNew+0x11a>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d07b      	beq.n	8005ad6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80059e2:	2318      	movs	r3, #24
 80059e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80059e6:	2300      	movs	r3, #0
 80059e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80059ea:	f04f 33ff 	mov.w	r3, #4294967295
 80059ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d045      	beq.n	8005a82 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <osThreadNew+0x48>
        name = attr->name;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d008      	beq.n	8005a2a <osThreadNew+0x6e>
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	2b38      	cmp	r3, #56	@ 0x38
 8005a1c:	d805      	bhi.n	8005a2a <osThreadNew+0x6e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <osThreadNew+0x72>
        return (NULL);
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e054      	b.n	8005ad8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	089b      	lsrs	r3, r3, #2
 8005a3c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00e      	beq.n	8005a64 <osThreadNew+0xa8>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	2b5f      	cmp	r3, #95	@ 0x5f
 8005a4c:	d90a      	bls.n	8005a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d006      	beq.n	8005a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <osThreadNew+0xa8>
        mem = 1;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	61bb      	str	r3, [r7, #24]
 8005a62:	e010      	b.n	8005a86 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10c      	bne.n	8005a86 <osThreadNew+0xca>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d108      	bne.n	8005a86 <osThreadNew+0xca>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d104      	bne.n	8005a86 <osThreadNew+0xca>
          mem = 0;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	61bb      	str	r3, [r7, #24]
 8005a80:	e001      	b.n	8005a86 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d110      	bne.n	8005aae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a94:	9202      	str	r2, [sp, #8]
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6a3a      	ldr	r2, [r7, #32]
 8005aa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f000 fe1a 	bl	80066dc <xTaskCreateStatic>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	613b      	str	r3, [r7, #16]
 8005aac:	e013      	b.n	8005ad6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d110      	bne.n	8005ad6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005ab4:	6a3b      	ldr	r3, [r7, #32]
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	f107 0310 	add.w	r3, r7, #16
 8005abc:	9301      	str	r3, [sp, #4]
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 fe68 	bl	800679c <xTaskCreate>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d001      	beq.n	8005ad6 <osThreadNew+0x11a>
            hTask = NULL;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005ad6:	693b      	ldr	r3, [r7, #16]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3728      	adds	r7, #40	@ 0x28
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ae8:	f3ef 8305 	mrs	r3, IPSR
 8005aec:	60bb      	str	r3, [r7, #8]
  return(result);
 8005aee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <osDelay+0x1c>
    stat = osErrorISR;
 8005af4:	f06f 0305 	mvn.w	r3, #5
 8005af8:	60fb      	str	r3, [r7, #12]
 8005afa:	e007      	b.n	8005b0c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 ff90 	bl	8006a2c <vTaskDelay>
    }
  }

  return (stat);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005b18:	b480      	push	{r7}
 8005b1a:	b085      	sub	sp, #20
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	4a07      	ldr	r2, [pc, #28]	@ (8005b44 <vApplicationGetIdleTaskMemory+0x2c>)
 8005b28:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	4a06      	ldr	r2, [pc, #24]	@ (8005b48 <vApplicationGetIdleTaskMemory+0x30>)
 8005b2e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2280      	movs	r2, #128	@ 0x80
 8005b34:	601a      	str	r2, [r3, #0]
}
 8005b36:	bf00      	nop
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	20000874 	.word	0x20000874
 8005b48:	200008d4 	.word	0x200008d4

08005b4c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4a07      	ldr	r2, [pc, #28]	@ (8005b78 <vApplicationGetTimerTaskMemory+0x2c>)
 8005b5c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	4a06      	ldr	r2, [pc, #24]	@ (8005b7c <vApplicationGetTimerTaskMemory+0x30>)
 8005b62:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b6a:	601a      	str	r2, [r3, #0]
}
 8005b6c:	bf00      	nop
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	20000ad4 	.word	0x20000ad4
 8005b7c:	20000b34 	.word	0x20000b34

08005b80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f103 0208 	add.w	r2, r3, #8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f04f 32ff 	mov.w	r2, #4294967295
 8005b98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f103 0208 	add.w	r2, r3, #8
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f103 0208 	add.w	r2, r3, #8
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	683a      	ldr	r2, [r7, #0]
 8005c04:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	601a      	str	r2, [r3, #0]
}
 8005c16:	bf00      	nop
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c22:	b480      	push	{r7}
 8005c24:	b085      	sub	sp, #20
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
 8005c2a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c38:	d103      	bne.n	8005c42 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	e00c      	b.n	8005c5c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	3308      	adds	r3, #8
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	e002      	b.n	8005c50 <vListInsert+0x2e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d2f6      	bcs.n	8005c4a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	601a      	str	r2, [r3, #0]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6892      	ldr	r2, [r2, #8]
 8005caa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6852      	ldr	r2, [r2, #4]
 8005cb4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d103      	bne.n	8005cc8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	1e5a      	subs	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10b      	bne.n	8005d14 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d00:	f383 8811 	msr	BASEPRI, r3
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	e7fd      	b.n	8005d10 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005d14:	f002 f8a0 	bl	8007e58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d20:	68f9      	ldr	r1, [r7, #12]
 8005d22:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005d24:	fb01 f303 	mul.w	r3, r1, r3
 8005d28:	441a      	add	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d44:	3b01      	subs	r3, #1
 8005d46:	68f9      	ldr	r1, [r7, #12]
 8005d48:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005d4a:	fb01 f303 	mul.w	r3, r1, r3
 8005d4e:	441a      	add	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	22ff      	movs	r2, #255	@ 0xff
 8005d58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	22ff      	movs	r2, #255	@ 0xff
 8005d60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d114      	bne.n	8005d94 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d01a      	beq.n	8005da8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3310      	adds	r3, #16
 8005d76:	4618      	mov	r0, r3
 8005d78:	f001 f942 	bl	8007000 <xTaskRemoveFromEventList>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d012      	beq.n	8005da8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005d82:	4b0d      	ldr	r3, [pc, #52]	@ (8005db8 <xQueueGenericReset+0xd0>)
 8005d84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	f3bf 8f4f 	dsb	sy
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	e009      	b.n	8005da8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	3310      	adds	r3, #16
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7ff fef1 	bl	8005b80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3324      	adds	r3, #36	@ 0x24
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7ff feec 	bl	8005b80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005da8:	f002 f888 	bl	8007ebc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005dac:	2301      	movs	r3, #1
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	e000ed04 	.word	0xe000ed04

08005dbc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08e      	sub	sp, #56	@ 0x38
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
 8005dc8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d10b      	bne.n	8005de8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd4:	f383 8811 	msr	BASEPRI, r3
 8005dd8:	f3bf 8f6f 	isb	sy
 8005ddc:	f3bf 8f4f 	dsb	sy
 8005de0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005de2:	bf00      	nop
 8005de4:	bf00      	nop
 8005de6:	e7fd      	b.n	8005de4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10b      	bne.n	8005e06 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df2:	f383 8811 	msr	BASEPRI, r3
 8005df6:	f3bf 8f6f 	isb	sy
 8005dfa:	f3bf 8f4f 	dsb	sy
 8005dfe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e00:	bf00      	nop
 8005e02:	bf00      	nop
 8005e04:	e7fd      	b.n	8005e02 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <xQueueGenericCreateStatic+0x56>
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <xQueueGenericCreateStatic+0x5a>
 8005e12:	2301      	movs	r3, #1
 8005e14:	e000      	b.n	8005e18 <xQueueGenericCreateStatic+0x5c>
 8005e16:	2300      	movs	r3, #0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10b      	bne.n	8005e34 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e20:	f383 8811 	msr	BASEPRI, r3
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	f3bf 8f4f 	dsb	sy
 8005e2c:	623b      	str	r3, [r7, #32]
}
 8005e2e:	bf00      	nop
 8005e30:	bf00      	nop
 8005e32:	e7fd      	b.n	8005e30 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d102      	bne.n	8005e40 <xQueueGenericCreateStatic+0x84>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <xQueueGenericCreateStatic+0x88>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e000      	b.n	8005e46 <xQueueGenericCreateStatic+0x8a>
 8005e44:	2300      	movs	r3, #0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10b      	bne.n	8005e62 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	61fb      	str	r3, [r7, #28]
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	e7fd      	b.n	8005e5e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005e62:	2350      	movs	r3, #80	@ 0x50
 8005e64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2b50      	cmp	r3, #80	@ 0x50
 8005e6a:	d00b      	beq.n	8005e84 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	61bb      	str	r3, [r7, #24]
}
 8005e7e:	bf00      	nop
 8005e80:	bf00      	nop
 8005e82:	e7fd      	b.n	8005e80 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005e84:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00d      	beq.n	8005eac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e98:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	68b9      	ldr	r1, [r7, #8]
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 f805 	bl	8005eb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3730      	adds	r7, #48	@ 0x30
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	60f8      	str	r0, [r7, #12]
 8005ebe:	60b9      	str	r1, [r7, #8]
 8005ec0:	607a      	str	r2, [r7, #4]
 8005ec2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d103      	bne.n	8005ed2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	e002      	b.n	8005ed8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	69b8      	ldr	r0, [r7, #24]
 8005ee8:	f7ff fefe 	bl	8005ce8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	78fa      	ldrb	r2, [r7, #3]
 8005ef0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ef4:	bf00      	nop
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b08e      	sub	sp, #56	@ 0x38
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
 8005f08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10b      	bne.n	8005f30 <xQueueGenericSend+0x34>
	__asm volatile
 8005f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1c:	f383 8811 	msr	BASEPRI, r3
 8005f20:	f3bf 8f6f 	isb	sy
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f2a:	bf00      	nop
 8005f2c:	bf00      	nop
 8005f2e:	e7fd      	b.n	8005f2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d103      	bne.n	8005f3e <xQueueGenericSend+0x42>
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <xQueueGenericSend+0x46>
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e000      	b.n	8005f44 <xQueueGenericSend+0x48>
 8005f42:	2300      	movs	r3, #0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10b      	bne.n	8005f60 <xQueueGenericSend+0x64>
	__asm volatile
 8005f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f5a:	bf00      	nop
 8005f5c:	bf00      	nop
 8005f5e:	e7fd      	b.n	8005f5c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d103      	bne.n	8005f6e <xQueueGenericSend+0x72>
 8005f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d101      	bne.n	8005f72 <xQueueGenericSend+0x76>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e000      	b.n	8005f74 <xQueueGenericSend+0x78>
 8005f72:	2300      	movs	r3, #0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10b      	bne.n	8005f90 <xQueueGenericSend+0x94>
	__asm volatile
 8005f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7c:	f383 8811 	msr	BASEPRI, r3
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	623b      	str	r3, [r7, #32]
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f90:	f001 f9f8 	bl	8007384 <xTaskGetSchedulerState>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d102      	bne.n	8005fa0 <xQueueGenericSend+0xa4>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <xQueueGenericSend+0xa8>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <xQueueGenericSend+0xaa>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10b      	bne.n	8005fc2 <xQueueGenericSend+0xc6>
	__asm volatile
 8005faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fae:	f383 8811 	msr	BASEPRI, r3
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	f3bf 8f4f 	dsb	sy
 8005fba:	61fb      	str	r3, [r7, #28]
}
 8005fbc:	bf00      	nop
 8005fbe:	bf00      	nop
 8005fc0:	e7fd      	b.n	8005fbe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fc2:	f001 ff49 	bl	8007e58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d302      	bcc.n	8005fd8 <xQueueGenericSend+0xdc>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d129      	bne.n	800602c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	68b9      	ldr	r1, [r7, #8]
 8005fdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fde:	f000 fa0f 	bl	8006400 <prvCopyDataToQueue>
 8005fe2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d010      	beq.n	800600e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fee:	3324      	adds	r3, #36	@ 0x24
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f001 f805 	bl	8007000 <xTaskRemoveFromEventList>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d013      	beq.n	8006024 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ffc:	4b3f      	ldr	r3, [pc, #252]	@ (80060fc <xQueueGenericSend+0x200>)
 8005ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	f3bf 8f4f 	dsb	sy
 8006008:	f3bf 8f6f 	isb	sy
 800600c:	e00a      	b.n	8006024 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800600e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d007      	beq.n	8006024 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006014:	4b39      	ldr	r3, [pc, #228]	@ (80060fc <xQueueGenericSend+0x200>)
 8006016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006024:	f001 ff4a 	bl	8007ebc <vPortExitCritical>
				return pdPASS;
 8006028:	2301      	movs	r3, #1
 800602a:	e063      	b.n	80060f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d103      	bne.n	800603a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006032:	f001 ff43 	bl	8007ebc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006036:	2300      	movs	r3, #0
 8006038:	e05c      	b.n	80060f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800603a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800603c:	2b00      	cmp	r3, #0
 800603e:	d106      	bne.n	800604e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006040:	f107 0314 	add.w	r3, r7, #20
 8006044:	4618      	mov	r0, r3
 8006046:	f001 f83f 	bl	80070c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800604a:	2301      	movs	r3, #1
 800604c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800604e:	f001 ff35 	bl	8007ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006052:	f000 fd89 	bl	8006b68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006056:	f001 feff 	bl	8007e58 <vPortEnterCritical>
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006060:	b25b      	sxtb	r3, r3
 8006062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006066:	d103      	bne.n	8006070 <xQueueGenericSend+0x174>
 8006068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006072:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006076:	b25b      	sxtb	r3, r3
 8006078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607c:	d103      	bne.n	8006086 <xQueueGenericSend+0x18a>
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006086:	f001 ff19 	bl	8007ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800608a:	1d3a      	adds	r2, r7, #4
 800608c:	f107 0314 	add.w	r3, r7, #20
 8006090:	4611      	mov	r1, r2
 8006092:	4618      	mov	r0, r3
 8006094:	f001 f82e 	bl	80070f4 <xTaskCheckForTimeOut>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d124      	bne.n	80060e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800609e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060a0:	f000 faa6 	bl	80065f0 <prvIsQueueFull>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d018      	beq.n	80060dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80060aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ac:	3310      	adds	r3, #16
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	4611      	mov	r1, r2
 80060b2:	4618      	mov	r0, r3
 80060b4:	f000 ff52 	bl	8006f5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80060b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060ba:	f000 fa31 	bl	8006520 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80060be:	f000 fd61 	bl	8006b84 <xTaskResumeAll>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f47f af7c 	bne.w	8005fc2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80060ca:	4b0c      	ldr	r3, [pc, #48]	@ (80060fc <xQueueGenericSend+0x200>)
 80060cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	f3bf 8f4f 	dsb	sy
 80060d6:	f3bf 8f6f 	isb	sy
 80060da:	e772      	b.n	8005fc2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80060dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060de:	f000 fa1f 	bl	8006520 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060e2:	f000 fd4f 	bl	8006b84 <xTaskResumeAll>
 80060e6:	e76c      	b.n	8005fc2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80060e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060ea:	f000 fa19 	bl	8006520 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060ee:	f000 fd49 	bl	8006b84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80060f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3738      	adds	r7, #56	@ 0x38
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	e000ed04 	.word	0xe000ed04

08006100 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b090      	sub	sp, #64	@ 0x40
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
 800610c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10b      	bne.n	8006130 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611c:	f383 8811 	msr	BASEPRI, r3
 8006120:	f3bf 8f6f 	isb	sy
 8006124:	f3bf 8f4f 	dsb	sy
 8006128:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800612a:	bf00      	nop
 800612c:	bf00      	nop
 800612e:	e7fd      	b.n	800612c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d103      	bne.n	800613e <xQueueGenericSendFromISR+0x3e>
 8006136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <xQueueGenericSendFromISR+0x42>
 800613e:	2301      	movs	r3, #1
 8006140:	e000      	b.n	8006144 <xQueueGenericSendFromISR+0x44>
 8006142:	2300      	movs	r3, #0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10b      	bne.n	8006160 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800615a:	bf00      	nop
 800615c:	bf00      	nop
 800615e:	e7fd      	b.n	800615c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b02      	cmp	r3, #2
 8006164:	d103      	bne.n	800616e <xQueueGenericSendFromISR+0x6e>
 8006166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616a:	2b01      	cmp	r3, #1
 800616c:	d101      	bne.n	8006172 <xQueueGenericSendFromISR+0x72>
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <xQueueGenericSendFromISR+0x74>
 8006172:	2300      	movs	r3, #0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10b      	bne.n	8006190 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	623b      	str	r3, [r7, #32]
}
 800618a:	bf00      	nop
 800618c:	bf00      	nop
 800618e:	e7fd      	b.n	800618c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006190:	f001 ff42 	bl	8008018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006194:	f3ef 8211 	mrs	r2, BASEPRI
 8006198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	61fa      	str	r2, [r7, #28]
 80061aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80061ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d302      	bcc.n	80061c2 <xQueueGenericSendFromISR+0xc2>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d12f      	bne.n	8006222 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80061d8:	f000 f912 	bl	8006400 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80061e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e4:	d112      	bne.n	800620c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d016      	beq.n	800621c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f0:	3324      	adds	r3, #36	@ 0x24
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 ff04 	bl	8007000 <xTaskRemoveFromEventList>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00e      	beq.n	800621c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00b      	beq.n	800621c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	e007      	b.n	800621c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800620c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006210:	3301      	adds	r3, #1
 8006212:	b2db      	uxtb	r3, r3
 8006214:	b25a      	sxtb	r2, r3
 8006216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800621c:	2301      	movs	r3, #1
 800621e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006220:	e001      	b.n	8006226 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006222:	2300      	movs	r3, #0
 8006224:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006228:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006230:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006234:	4618      	mov	r0, r3
 8006236:	3740      	adds	r7, #64	@ 0x40
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08c      	sub	sp, #48	@ 0x30
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006248:	2300      	movs	r3, #0
 800624a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10b      	bne.n	800626e <xQueueReceive+0x32>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625a:	f383 8811 	msr	BASEPRI, r3
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f3bf 8f4f 	dsb	sy
 8006266:	623b      	str	r3, [r7, #32]
}
 8006268:	bf00      	nop
 800626a:	bf00      	nop
 800626c:	e7fd      	b.n	800626a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d103      	bne.n	800627c <xQueueReceive+0x40>
 8006274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <xQueueReceive+0x44>
 800627c:	2301      	movs	r3, #1
 800627e:	e000      	b.n	8006282 <xQueueReceive+0x46>
 8006280:	2300      	movs	r3, #0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10b      	bne.n	800629e <xQueueReceive+0x62>
	__asm volatile
 8006286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	61fb      	str	r3, [r7, #28]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800629e:	f001 f871 	bl	8007384 <xTaskGetSchedulerState>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <xQueueReceive+0x72>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueReceive+0x76>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <xQueueReceive+0x78>
 80062b2:	2300      	movs	r3, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10b      	bne.n	80062d0 <xQueueReceive+0x94>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	61bb      	str	r3, [r7, #24]
}
 80062ca:	bf00      	nop
 80062cc:	bf00      	nop
 80062ce:	e7fd      	b.n	80062cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062d0:	f001 fdc2 	bl	8007e58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d01f      	beq.n	8006320 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062e0:	68b9      	ldr	r1, [r7, #8]
 80062e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e4:	f000 f8f6 	bl	80064d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	1e5a      	subs	r2, r3, #1
 80062ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00f      	beq.n	8006318 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	3310      	adds	r3, #16
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fe7f 	bl	8007000 <xTaskRemoveFromEventList>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d007      	beq.n	8006318 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006308:	4b3c      	ldr	r3, [pc, #240]	@ (80063fc <xQueueReceive+0x1c0>)
 800630a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006318:	f001 fdd0 	bl	8007ebc <vPortExitCritical>
				return pdPASS;
 800631c:	2301      	movs	r3, #1
 800631e:	e069      	b.n	80063f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006326:	f001 fdc9 	bl	8007ebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800632a:	2300      	movs	r3, #0
 800632c:	e062      	b.n	80063f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800632e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006330:	2b00      	cmp	r3, #0
 8006332:	d106      	bne.n	8006342 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006334:	f107 0310 	add.w	r3, r7, #16
 8006338:	4618      	mov	r0, r3
 800633a:	f000 fec5 	bl	80070c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800633e:	2301      	movs	r3, #1
 8006340:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006342:	f001 fdbb 	bl	8007ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006346:	f000 fc0f 	bl	8006b68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800634a:	f001 fd85 	bl	8007e58 <vPortEnterCritical>
 800634e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006350:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006354:	b25b      	sxtb	r3, r3
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635a:	d103      	bne.n	8006364 <xQueueReceive+0x128>
 800635c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635e:	2200      	movs	r2, #0
 8006360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006366:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800636a:	b25b      	sxtb	r3, r3
 800636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006370:	d103      	bne.n	800637a <xQueueReceive+0x13e>
 8006372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800637a:	f001 fd9f 	bl	8007ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800637e:	1d3a      	adds	r2, r7, #4
 8006380:	f107 0310 	add.w	r3, r7, #16
 8006384:	4611      	mov	r1, r2
 8006386:	4618      	mov	r0, r3
 8006388:	f000 feb4 	bl	80070f4 <xTaskCheckForTimeOut>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d123      	bne.n	80063da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006392:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006394:	f000 f916 	bl	80065c4 <prvIsQueueEmpty>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d017      	beq.n	80063ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800639e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a0:	3324      	adds	r3, #36	@ 0x24
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	4611      	mov	r1, r2
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fdd8 	bl	8006f5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ae:	f000 f8b7 	bl	8006520 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063b2:	f000 fbe7 	bl	8006b84 <xTaskResumeAll>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d189      	bne.n	80062d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80063bc:	4b0f      	ldr	r3, [pc, #60]	@ (80063fc <xQueueReceive+0x1c0>)
 80063be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c2:	601a      	str	r2, [r3, #0]
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	e780      	b.n	80062d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063d0:	f000 f8a6 	bl	8006520 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063d4:	f000 fbd6 	bl	8006b84 <xTaskResumeAll>
 80063d8:	e77a      	b.n	80062d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063dc:	f000 f8a0 	bl	8006520 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063e0:	f000 fbd0 	bl	8006b84 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063e6:	f000 f8ed 	bl	80065c4 <prvIsQueueEmpty>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f43f af6f 	beq.w	80062d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3730      	adds	r7, #48	@ 0x30
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	e000ed04 	.word	0xe000ed04

08006400 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b086      	sub	sp, #24
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800640c:	2300      	movs	r3, #0
 800640e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006414:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10d      	bne.n	800643a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d14d      	bne.n	80064c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	4618      	mov	r0, r3
 800642c:	f000 ffc8 	bl	80073c0 <xTaskPriorityDisinherit>
 8006430:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	609a      	str	r2, [r3, #8]
 8006438:	e043      	b.n	80064c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d119      	bne.n	8006474 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6858      	ldr	r0, [r3, #4]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006448:	461a      	mov	r2, r3
 800644a:	68b9      	ldr	r1, [r7, #8]
 800644c:	f002 fb53 	bl	8008af6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006458:	441a      	add	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	429a      	cmp	r2, r3
 8006468:	d32b      	bcc.n	80064c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	605a      	str	r2, [r3, #4]
 8006472:	e026      	b.n	80064c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	68d8      	ldr	r0, [r3, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647c:	461a      	mov	r2, r3
 800647e:	68b9      	ldr	r1, [r7, #8]
 8006480:	f002 fb39 	bl	8008af6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648c:	425b      	negs	r3, r3
 800648e:	441a      	add	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	d207      	bcs.n	80064b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a8:	425b      	negs	r3, r3
 80064aa:	441a      	add	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d105      	bne.n	80064c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d002      	beq.n	80064c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	3b01      	subs	r3, #1
 80064c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1c5a      	adds	r2, r3, #1
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80064ca:	697b      	ldr	r3, [r7, #20]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3718      	adds	r7, #24
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d018      	beq.n	8006518 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ee:	441a      	add	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68da      	ldr	r2, [r3, #12]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d303      	bcc.n	8006508 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68d9      	ldr	r1, [r3, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006510:	461a      	mov	r2, r3
 8006512:	6838      	ldr	r0, [r7, #0]
 8006514:	f002 faef 	bl	8008af6 <memcpy>
	}
}
 8006518:	bf00      	nop
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006528:	f001 fc96 	bl	8007e58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006532:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006534:	e011      	b.n	800655a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653a:	2b00      	cmp	r3, #0
 800653c:	d012      	beq.n	8006564 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	3324      	adds	r3, #36	@ 0x24
 8006542:	4618      	mov	r0, r3
 8006544:	f000 fd5c 	bl	8007000 <xTaskRemoveFromEventList>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800654e:	f000 fe35 	bl	80071bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006552:	7bfb      	ldrb	r3, [r7, #15]
 8006554:	3b01      	subs	r3, #1
 8006556:	b2db      	uxtb	r3, r3
 8006558:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800655a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800655e:	2b00      	cmp	r3, #0
 8006560:	dce9      	bgt.n	8006536 <prvUnlockQueue+0x16>
 8006562:	e000      	b.n	8006566 <prvUnlockQueue+0x46>
					break;
 8006564:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	22ff      	movs	r2, #255	@ 0xff
 800656a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800656e:	f001 fca5 	bl	8007ebc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006572:	f001 fc71 	bl	8007e58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800657c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800657e:	e011      	b.n	80065a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d012      	beq.n	80065ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3310      	adds	r3, #16
 800658c:	4618      	mov	r0, r3
 800658e:	f000 fd37 	bl	8007000 <xTaskRemoveFromEventList>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006598:	f000 fe10 	bl	80071bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800659c:	7bbb      	ldrb	r3, [r7, #14]
 800659e:	3b01      	subs	r3, #1
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	dce9      	bgt.n	8006580 <prvUnlockQueue+0x60>
 80065ac:	e000      	b.n	80065b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80065ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	22ff      	movs	r2, #255	@ 0xff
 80065b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80065b8:	f001 fc80 	bl	8007ebc <vPortExitCritical>
}
 80065bc:	bf00      	nop
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065cc:	f001 fc44 	bl	8007e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d102      	bne.n	80065de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80065d8:	2301      	movs	r3, #1
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e001      	b.n	80065e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065e2:	f001 fc6b 	bl	8007ebc <vPortExitCritical>

	return xReturn;
 80065e6:	68fb      	ldr	r3, [r7, #12]
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065f8:	f001 fc2e 	bl	8007e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006604:	429a      	cmp	r2, r3
 8006606:	d102      	bne.n	800660e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006608:	2301      	movs	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	e001      	b.n	8006612 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006612:	f001 fc53 	bl	8007ebc <vPortExitCritical>

	return xReturn;
 8006616:	68fb      	ldr	r3, [r7, #12]
}
 8006618:	4618      	mov	r0, r3
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800662a:	2300      	movs	r3, #0
 800662c:	60fb      	str	r3, [r7, #12]
 800662e:	e014      	b.n	800665a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006630:	4a0f      	ldr	r2, [pc, #60]	@ (8006670 <vQueueAddToRegistry+0x50>)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800663c:	490c      	ldr	r1, [pc, #48]	@ (8006670 <vQueueAddToRegistry+0x50>)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006646:	4a0a      	ldr	r2, [pc, #40]	@ (8006670 <vQueueAddToRegistry+0x50>)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	4413      	add	r3, r2
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006652:	e006      	b.n	8006662 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2b07      	cmp	r3, #7
 800665e:	d9e7      	bls.n	8006630 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	20000f34 	.word	0x20000f34

08006674 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006684:	f001 fbe8 	bl	8007e58 <vPortEnterCritical>
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800668e:	b25b      	sxtb	r3, r3
 8006690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006694:	d103      	bne.n	800669e <vQueueWaitForMessageRestricted+0x2a>
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066a4:	b25b      	sxtb	r3, r3
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d103      	bne.n	80066b4 <vQueueWaitForMessageRestricted+0x40>
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066b4:	f001 fc02 	bl	8007ebc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d106      	bne.n	80066ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	3324      	adds	r3, #36	@ 0x24
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	68b9      	ldr	r1, [r7, #8]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 fc6d 	bl	8006fa8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80066ce:	6978      	ldr	r0, [r7, #20]
 80066d0:	f7ff ff26 	bl	8006520 <prvUnlockQueue>
	}
 80066d4:	bf00      	nop
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b08e      	sub	sp, #56	@ 0x38
 80066e0:	af04      	add	r7, sp, #16
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
 80066e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10b      	bne.n	8006708 <xTaskCreateStatic+0x2c>
	__asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	623b      	str	r3, [r7, #32]
}
 8006702:	bf00      	nop
 8006704:	bf00      	nop
 8006706:	e7fd      	b.n	8006704 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10b      	bne.n	8006726 <xTaskCreateStatic+0x4a>
	__asm volatile
 800670e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	61fb      	str	r3, [r7, #28]
}
 8006720:	bf00      	nop
 8006722:	bf00      	nop
 8006724:	e7fd      	b.n	8006722 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006726:	2360      	movs	r3, #96	@ 0x60
 8006728:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	2b60      	cmp	r3, #96	@ 0x60
 800672e:	d00b      	beq.n	8006748 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	61bb      	str	r3, [r7, #24]
}
 8006742:	bf00      	nop
 8006744:	bf00      	nop
 8006746:	e7fd      	b.n	8006744 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006748:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800674a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674c:	2b00      	cmp	r3, #0
 800674e:	d01e      	beq.n	800678e <xTaskCreateStatic+0xb2>
 8006750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006752:	2b00      	cmp	r3, #0
 8006754:	d01b      	beq.n	800678e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006758:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800675e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	2202      	movs	r2, #2
 8006764:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006768:	2300      	movs	r3, #0
 800676a:	9303      	str	r3, [sp, #12]
 800676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676e:	9302      	str	r3, [sp, #8]
 8006770:	f107 0314 	add.w	r3, r7, #20
 8006774:	9301      	str	r3, [sp, #4]
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	68b9      	ldr	r1, [r7, #8]
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f000 f850 	bl	8006826 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006786:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006788:	f000 f8e0 	bl	800694c <prvAddNewTaskToReadyList>
 800678c:	e001      	b.n	8006792 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800678e:	2300      	movs	r3, #0
 8006790:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006792:	697b      	ldr	r3, [r7, #20]
	}
 8006794:	4618      	mov	r0, r3
 8006796:	3728      	adds	r7, #40	@ 0x28
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800679c:	b580      	push	{r7, lr}
 800679e:	b08c      	sub	sp, #48	@ 0x30
 80067a0:	af04      	add	r7, sp, #16
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	603b      	str	r3, [r7, #0]
 80067a8:	4613      	mov	r3, r2
 80067aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067ac:	88fb      	ldrh	r3, [r7, #6]
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4618      	mov	r0, r3
 80067b2:	f001 fc73 	bl	800809c <pvPortMalloc>
 80067b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00e      	beq.n	80067dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80067be:	2060      	movs	r0, #96	@ 0x60
 80067c0:	f001 fc6c 	bl	800809c <pvPortMalloc>
 80067c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d003      	beq.n	80067d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80067d2:	e005      	b.n	80067e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80067d4:	6978      	ldr	r0, [r7, #20]
 80067d6:	f001 fd35 	bl	8008244 <vPortFree>
 80067da:	e001      	b.n	80067e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80067dc:	2300      	movs	r3, #0
 80067de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d017      	beq.n	8006816 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067ee:	88fa      	ldrh	r2, [r7, #6]
 80067f0:	2300      	movs	r3, #0
 80067f2:	9303      	str	r3, [sp, #12]
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	9302      	str	r3, [sp, #8]
 80067f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	68b9      	ldr	r1, [r7, #8]
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f000 f80e 	bl	8006826 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800680a:	69f8      	ldr	r0, [r7, #28]
 800680c:	f000 f89e 	bl	800694c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006810:	2301      	movs	r3, #1
 8006812:	61bb      	str	r3, [r7, #24]
 8006814:	e002      	b.n	800681c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006816:	f04f 33ff 	mov.w	r3, #4294967295
 800681a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800681c:	69bb      	ldr	r3, [r7, #24]
	}
 800681e:	4618      	mov	r0, r3
 8006820:	3720      	adds	r7, #32
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b088      	sub	sp, #32
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
 8006832:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006836:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	461a      	mov	r2, r3
 800683e:	21a5      	movs	r1, #165	@ 0xa5
 8006840:	f002 f8de 	bl	8008a00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006846:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800684e:	3b01      	subs	r3, #1
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4413      	add	r3, r2
 8006854:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	f023 0307 	bic.w	r3, r3, #7
 800685c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00b      	beq.n	8006880 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	617b      	str	r3, [r7, #20]
}
 800687a:	bf00      	nop
 800687c:	bf00      	nop
 800687e:	e7fd      	b.n	800687c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d01f      	beq.n	80068c6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006886:	2300      	movs	r3, #0
 8006888:	61fb      	str	r3, [r7, #28]
 800688a:	e012      	b.n	80068b2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	4413      	add	r3, r2
 8006892:	7819      	ldrb	r1, [r3, #0]
 8006894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	4413      	add	r3, r2
 800689a:	3334      	adds	r3, #52	@ 0x34
 800689c:	460a      	mov	r2, r1
 800689e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	4413      	add	r3, r2
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d006      	beq.n	80068ba <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	3301      	adds	r3, #1
 80068b0:	61fb      	str	r3, [r7, #28]
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	2b0f      	cmp	r3, #15
 80068b6:	d9e9      	bls.n	800688c <prvInitialiseNewTask+0x66>
 80068b8:	e000      	b.n	80068bc <prvInitialiseNewTask+0x96>
			{
				break;
 80068ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80068bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068c4:	e003      	b.n	80068ce <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d0:	2b37      	cmp	r3, #55	@ 0x37
 80068d2:	d901      	bls.n	80068d8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80068d4:	2337      	movs	r3, #55	@ 0x37
 80068d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068e2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80068e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e6:	2200      	movs	r2, #0
 80068e8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ec:	3304      	adds	r3, #4
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7ff f966 	bl	8005bc0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f6:	3318      	adds	r3, #24
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7ff f961 	bl	8005bc0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006902:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006906:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006912:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8006914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006916:	2200      	movs	r2, #0
 8006918:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	2200      	movs	r2, #0
 800691e:	659a      	str	r2, [r3, #88]	@ 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	2200      	movs	r2, #0
 8006924:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	68f9      	ldr	r1, [r7, #12]
 800692c:	69b8      	ldr	r0, [r7, #24]
 800692e:	f001 f965 	bl	8007bfc <pxPortInitialiseStack>
 8006932:	4602      	mov	r2, r0
 8006934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006936:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800693e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006942:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006944:	bf00      	nop
 8006946:	3720      	adds	r7, #32
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006954:	f001 fa80 	bl	8007e58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006958:	4b2d      	ldr	r3, [pc, #180]	@ (8006a10 <prvAddNewTaskToReadyList+0xc4>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	3301      	adds	r3, #1
 800695e:	4a2c      	ldr	r2, [pc, #176]	@ (8006a10 <prvAddNewTaskToReadyList+0xc4>)
 8006960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006962:	4b2c      	ldr	r3, [pc, #176]	@ (8006a14 <prvAddNewTaskToReadyList+0xc8>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d109      	bne.n	800697e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800696a:	4a2a      	ldr	r2, [pc, #168]	@ (8006a14 <prvAddNewTaskToReadyList+0xc8>)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006970:	4b27      	ldr	r3, [pc, #156]	@ (8006a10 <prvAddNewTaskToReadyList+0xc4>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d110      	bne.n	800699a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006978:	f000 fc46 	bl	8007208 <prvInitialiseTaskLists>
 800697c:	e00d      	b.n	800699a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800697e:	4b26      	ldr	r3, [pc, #152]	@ (8006a18 <prvAddNewTaskToReadyList+0xcc>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d109      	bne.n	800699a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006986:	4b23      	ldr	r3, [pc, #140]	@ (8006a14 <prvAddNewTaskToReadyList+0xc8>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	429a      	cmp	r2, r3
 8006992:	d802      	bhi.n	800699a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006994:	4a1f      	ldr	r2, [pc, #124]	@ (8006a14 <prvAddNewTaskToReadyList+0xc8>)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800699a:	4b20      	ldr	r3, [pc, #128]	@ (8006a1c <prvAddNewTaskToReadyList+0xd0>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3301      	adds	r3, #1
 80069a0:	4a1e      	ldr	r2, [pc, #120]	@ (8006a1c <prvAddNewTaskToReadyList+0xd0>)
 80069a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069a4:	4b1d      	ldr	r3, [pc, #116]	@ (8006a1c <prvAddNewTaskToReadyList+0xd0>)
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006a20 <prvAddNewTaskToReadyList+0xd4>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d903      	bls.n	80069c0 <prvAddNewTaskToReadyList+0x74>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069bc:	4a18      	ldr	r2, [pc, #96]	@ (8006a20 <prvAddNewTaskToReadyList+0xd4>)
 80069be:	6013      	str	r3, [r2, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c4:	4613      	mov	r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	4413      	add	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4a15      	ldr	r2, [pc, #84]	@ (8006a24 <prvAddNewTaskToReadyList+0xd8>)
 80069ce:	441a      	add	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3304      	adds	r3, #4
 80069d4:	4619      	mov	r1, r3
 80069d6:	4610      	mov	r0, r2
 80069d8:	f7ff f8ff 	bl	8005bda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069dc:	f001 fa6e 	bl	8007ebc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069e0:	4b0d      	ldr	r3, [pc, #52]	@ (8006a18 <prvAddNewTaskToReadyList+0xcc>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00e      	beq.n	8006a06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80069e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a14 <prvAddNewTaskToReadyList+0xc8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d207      	bcs.n	8006a06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80069f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a28 <prvAddNewTaskToReadyList+0xdc>)
 80069f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a06:	bf00      	nop
 8006a08:	3708      	adds	r7, #8
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	20001448 	.word	0x20001448
 8006a14:	20000f74 	.word	0x20000f74
 8006a18:	20001454 	.word	0x20001454
 8006a1c:	20001464 	.word	0x20001464
 8006a20:	20001450 	.word	0x20001450
 8006a24:	20000f78 	.word	0x20000f78
 8006a28:	e000ed04 	.word	0xe000ed04

08006a2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d018      	beq.n	8006a70 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a3e:	4b14      	ldr	r3, [pc, #80]	@ (8006a90 <vTaskDelay+0x64>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00b      	beq.n	8006a5e <vTaskDelay+0x32>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60bb      	str	r3, [r7, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006a5e:	f000 f883 	bl	8006b68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a62:	2100      	movs	r1, #0
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 fd1b 	bl	80074a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a6a:	f000 f88b 	bl	8006b84 <xTaskResumeAll>
 8006a6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d107      	bne.n	8006a86 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006a76:	4b07      	ldr	r3, [pc, #28]	@ (8006a94 <vTaskDelay+0x68>)
 8006a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a7c:	601a      	str	r2, [r3, #0]
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a86:	bf00      	nop
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	20001470 	.word	0x20001470
 8006a94:	e000ed04 	.word	0xe000ed04

08006a98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08a      	sub	sp, #40	@ 0x28
 8006a9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006aa6:	463a      	mov	r2, r7
 8006aa8:	1d39      	adds	r1, r7, #4
 8006aaa:	f107 0308 	add.w	r3, r7, #8
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7ff f832 	bl	8005b18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ab4:	6839      	ldr	r1, [r7, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	9202      	str	r2, [sp, #8]
 8006abc:	9301      	str	r3, [sp, #4]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	460a      	mov	r2, r1
 8006ac6:	4922      	ldr	r1, [pc, #136]	@ (8006b50 <vTaskStartScheduler+0xb8>)
 8006ac8:	4822      	ldr	r0, [pc, #136]	@ (8006b54 <vTaskStartScheduler+0xbc>)
 8006aca:	f7ff fe07 	bl	80066dc <xTaskCreateStatic>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	4a21      	ldr	r2, [pc, #132]	@ (8006b58 <vTaskStartScheduler+0xc0>)
 8006ad2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ad4:	4b20      	ldr	r3, [pc, #128]	@ (8006b58 <vTaskStartScheduler+0xc0>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d002      	beq.n	8006ae2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006adc:	2301      	movs	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	e001      	b.n	8006ae6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d102      	bne.n	8006af2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006aec:	f000 fd2c 	bl	8007548 <xTimerCreateTimerTask>
 8006af0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d116      	bne.n	8006b26 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afc:	f383 8811 	msr	BASEPRI, r3
 8006b00:	f3bf 8f6f 	isb	sy
 8006b04:	f3bf 8f4f 	dsb	sy
 8006b08:	613b      	str	r3, [r7, #16]
}
 8006b0a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b0c:	4b13      	ldr	r3, [pc, #76]	@ (8006b5c <vTaskStartScheduler+0xc4>)
 8006b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b12:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b14:	4b12      	ldr	r3, [pc, #72]	@ (8006b60 <vTaskStartScheduler+0xc8>)
 8006b16:	2201      	movs	r2, #1
 8006b18:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b1a:	4b12      	ldr	r3, [pc, #72]	@ (8006b64 <vTaskStartScheduler+0xcc>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b20:	f001 f8f6 	bl	8007d10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b24:	e00f      	b.n	8006b46 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2c:	d10b      	bne.n	8006b46 <vTaskStartScheduler+0xae>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	60fb      	str	r3, [r7, #12]
}
 8006b40:	bf00      	nop
 8006b42:	bf00      	nop
 8006b44:	e7fd      	b.n	8006b42 <vTaskStartScheduler+0xaa>
}
 8006b46:	bf00      	nop
 8006b48:	3718      	adds	r7, #24
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	08009684 	.word	0x08009684
 8006b54:	080071d5 	.word	0x080071d5
 8006b58:	2000146c 	.word	0x2000146c
 8006b5c:	20001468 	.word	0x20001468
 8006b60:	20001454 	.word	0x20001454
 8006b64:	2000144c 	.word	0x2000144c

08006b68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b68:	b480      	push	{r7}
 8006b6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006b6c:	4b04      	ldr	r3, [pc, #16]	@ (8006b80 <vTaskSuspendAll+0x18>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3301      	adds	r3, #1
 8006b72:	4a03      	ldr	r2, [pc, #12]	@ (8006b80 <vTaskSuspendAll+0x18>)
 8006b74:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006b76:	bf00      	nop
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	20001470 	.word	0x20001470

08006b84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b92:	4b42      	ldr	r3, [pc, #264]	@ (8006c9c <xTaskResumeAll+0x118>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d10b      	bne.n	8006bb2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b9e:	f383 8811 	msr	BASEPRI, r3
 8006ba2:	f3bf 8f6f 	isb	sy
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	603b      	str	r3, [r7, #0]
}
 8006bac:	bf00      	nop
 8006bae:	bf00      	nop
 8006bb0:	e7fd      	b.n	8006bae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006bb2:	f001 f951 	bl	8007e58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006bb6:	4b39      	ldr	r3, [pc, #228]	@ (8006c9c <xTaskResumeAll+0x118>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	4a37      	ldr	r2, [pc, #220]	@ (8006c9c <xTaskResumeAll+0x118>)
 8006bbe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bc0:	4b36      	ldr	r3, [pc, #216]	@ (8006c9c <xTaskResumeAll+0x118>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d162      	bne.n	8006c8e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006bc8:	4b35      	ldr	r3, [pc, #212]	@ (8006ca0 <xTaskResumeAll+0x11c>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d05e      	beq.n	8006c8e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bd0:	e02f      	b.n	8006c32 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd2:	4b34      	ldr	r3, [pc, #208]	@ (8006ca4 <xTaskResumeAll+0x120>)
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	3318      	adds	r3, #24
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f858 	bl	8005c94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	3304      	adds	r3, #4
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7ff f853 	bl	8005c94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8006ca8 <xTaskResumeAll+0x124>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d903      	bls.n	8006c02 <xTaskResumeAll+0x7e>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfe:	4a2a      	ldr	r2, [pc, #168]	@ (8006ca8 <xTaskResumeAll+0x124>)
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4a27      	ldr	r2, [pc, #156]	@ (8006cac <xTaskResumeAll+0x128>)
 8006c10:	441a      	add	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	3304      	adds	r3, #4
 8006c16:	4619      	mov	r1, r3
 8006c18:	4610      	mov	r0, r2
 8006c1a:	f7fe ffde 	bl	8005bda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c22:	4b23      	ldr	r3, [pc, #140]	@ (8006cb0 <xTaskResumeAll+0x12c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d302      	bcc.n	8006c32 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006c2c:	4b21      	ldr	r3, [pc, #132]	@ (8006cb4 <xTaskResumeAll+0x130>)
 8006c2e:	2201      	movs	r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c32:	4b1c      	ldr	r3, [pc, #112]	@ (8006ca4 <xTaskResumeAll+0x120>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1cb      	bne.n	8006bd2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c40:	f000 fb80 	bl	8007344 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006c44:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb8 <xTaskResumeAll+0x134>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d010      	beq.n	8006c72 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c50:	f000 f846 	bl	8006ce0 <xTaskIncrementTick>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d002      	beq.n	8006c60 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006c5a:	4b16      	ldr	r3, [pc, #88]	@ (8006cb4 <xTaskResumeAll+0x130>)
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1f1      	bne.n	8006c50 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006c6c:	4b12      	ldr	r3, [pc, #72]	@ (8006cb8 <xTaskResumeAll+0x134>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c72:	4b10      	ldr	r3, [pc, #64]	@ (8006cb4 <xTaskResumeAll+0x130>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d009      	beq.n	8006c8e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006cbc <xTaskResumeAll+0x138>)
 8006c80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c84:	601a      	str	r2, [r3, #0]
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c8e:	f001 f915 	bl	8007ebc <vPortExitCritical>

	return xAlreadyYielded;
 8006c92:	68bb      	ldr	r3, [r7, #8]
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3710      	adds	r7, #16
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	20001470 	.word	0x20001470
 8006ca0:	20001448 	.word	0x20001448
 8006ca4:	20001408 	.word	0x20001408
 8006ca8:	20001450 	.word	0x20001450
 8006cac:	20000f78 	.word	0x20000f78
 8006cb0:	20000f74 	.word	0x20000f74
 8006cb4:	2000145c 	.word	0x2000145c
 8006cb8:	20001458 	.word	0x20001458
 8006cbc:	e000ed04 	.word	0xe000ed04

08006cc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006cc6:	4b05      	ldr	r3, [pc, #20]	@ (8006cdc <xTaskGetTickCount+0x1c>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ccc:	687b      	ldr	r3, [r7, #4]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	2000144c 	.word	0x2000144c

08006ce0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cea:	4b4f      	ldr	r3, [pc, #316]	@ (8006e28 <xTaskIncrementTick+0x148>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f040 8090 	bne.w	8006e14 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8006e2c <xTaskIncrementTick+0x14c>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006cfc:	4a4b      	ldr	r2, [pc, #300]	@ (8006e2c <xTaskIncrementTick+0x14c>)
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d121      	bne.n	8006d4c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d08:	4b49      	ldr	r3, [pc, #292]	@ (8006e30 <xTaskIncrementTick+0x150>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00b      	beq.n	8006d2a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	603b      	str	r3, [r7, #0]
}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop
 8006d28:	e7fd      	b.n	8006d26 <xTaskIncrementTick+0x46>
 8006d2a:	4b41      	ldr	r3, [pc, #260]	@ (8006e30 <xTaskIncrementTick+0x150>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	60fb      	str	r3, [r7, #12]
 8006d30:	4b40      	ldr	r3, [pc, #256]	@ (8006e34 <xTaskIncrementTick+0x154>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a3e      	ldr	r2, [pc, #248]	@ (8006e30 <xTaskIncrementTick+0x150>)
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	4a3e      	ldr	r2, [pc, #248]	@ (8006e34 <xTaskIncrementTick+0x154>)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8006e38 <xTaskIncrementTick+0x158>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3301      	adds	r3, #1
 8006d44:	4a3c      	ldr	r2, [pc, #240]	@ (8006e38 <xTaskIncrementTick+0x158>)
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	f000 fafc 	bl	8007344 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8006e3c <xTaskIncrementTick+0x15c>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d349      	bcc.n	8006dea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d56:	4b36      	ldr	r3, [pc, #216]	@ (8006e30 <xTaskIncrementTick+0x150>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d104      	bne.n	8006d6a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d60:	4b36      	ldr	r3, [pc, #216]	@ (8006e3c <xTaskIncrementTick+0x15c>)
 8006d62:	f04f 32ff 	mov.w	r2, #4294967295
 8006d66:	601a      	str	r2, [r3, #0]
					break;
 8006d68:	e03f      	b.n	8006dea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d6a:	4b31      	ldr	r3, [pc, #196]	@ (8006e30 <xTaskIncrementTick+0x150>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d203      	bcs.n	8006d8a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d82:	4a2e      	ldr	r2, [pc, #184]	@ (8006e3c <xTaskIncrementTick+0x15c>)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d88:	e02f      	b.n	8006dea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7fe ff80 	bl	8005c94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d004      	beq.n	8006da6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	3318      	adds	r3, #24
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fe ff77 	bl	8005c94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006daa:	4b25      	ldr	r3, [pc, #148]	@ (8006e40 <xTaskIncrementTick+0x160>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d903      	bls.n	8006dba <xTaskIncrementTick+0xda>
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db6:	4a22      	ldr	r2, [pc, #136]	@ (8006e40 <xTaskIncrementTick+0x160>)
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8006e44 <xTaskIncrementTick+0x164>)
 8006dc8:	441a      	add	r2, r3
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	f7fe ff02 	bl	8005bda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dda:	4b1b      	ldr	r3, [pc, #108]	@ (8006e48 <xTaskIncrementTick+0x168>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d3b8      	bcc.n	8006d56 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006de4:	2301      	movs	r3, #1
 8006de6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006de8:	e7b5      	b.n	8006d56 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006dea:	4b17      	ldr	r3, [pc, #92]	@ (8006e48 <xTaskIncrementTick+0x168>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df0:	4914      	ldr	r1, [pc, #80]	@ (8006e44 <xTaskIncrementTick+0x164>)
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	440b      	add	r3, r1
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d901      	bls.n	8006e06 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006e02:	2301      	movs	r3, #1
 8006e04:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006e06:	4b11      	ldr	r3, [pc, #68]	@ (8006e4c <xTaskIncrementTick+0x16c>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d007      	beq.n	8006e1e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	617b      	str	r3, [r7, #20]
 8006e12:	e004      	b.n	8006e1e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006e14:	4b0e      	ldr	r3, [pc, #56]	@ (8006e50 <xTaskIncrementTick+0x170>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006e50 <xTaskIncrementTick+0x170>)
 8006e1c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006e1e:	697b      	ldr	r3, [r7, #20]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3718      	adds	r7, #24
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20001470 	.word	0x20001470
 8006e2c:	2000144c 	.word	0x2000144c
 8006e30:	20001400 	.word	0x20001400
 8006e34:	20001404 	.word	0x20001404
 8006e38:	20001460 	.word	0x20001460
 8006e3c:	20001468 	.word	0x20001468
 8006e40:	20001450 	.word	0x20001450
 8006e44:	20000f78 	.word	0x20000f78
 8006e48:	20000f74 	.word	0x20000f74
 8006e4c:	2000145c 	.word	0x2000145c
 8006e50:	20001458 	.word	0x20001458

08006e54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8006f48 <vTaskSwitchContext+0xf4>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e62:	4b3a      	ldr	r3, [pc, #232]	@ (8006f4c <vTaskSwitchContext+0xf8>)
 8006e64:	2201      	movs	r2, #1
 8006e66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e68:	e069      	b.n	8006f3e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8006e6a:	4b38      	ldr	r3, [pc, #224]	@ (8006f4c <vTaskSwitchContext+0xf8>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006e70:	4b37      	ldr	r3, [pc, #220]	@ (8006f50 <vTaskSwitchContext+0xfc>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e76:	613b      	str	r3, [r7, #16]
 8006e78:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d111      	bne.n	8006eac <vTaskSwitchContext+0x58>
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d10b      	bne.n	8006eac <vTaskSwitchContext+0x58>
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	3308      	adds	r3, #8
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d105      	bne.n	8006eac <vTaskSwitchContext+0x58>
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	330c      	adds	r3, #12
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d008      	beq.n	8006ebe <vTaskSwitchContext+0x6a>
 8006eac:	4b28      	ldr	r3, [pc, #160]	@ (8006f50 <vTaskSwitchContext+0xfc>)
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	4b27      	ldr	r3, [pc, #156]	@ (8006f50 <vTaskSwitchContext+0xfc>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3334      	adds	r3, #52	@ 0x34
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	4610      	mov	r0, r2
 8006eba:	f7f9 fd02 	bl	80008c2 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ebe:	4b25      	ldr	r3, [pc, #148]	@ (8006f54 <vTaskSwitchContext+0x100>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	e011      	b.n	8006eea <vTaskSwitchContext+0x96>
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10b      	bne.n	8006ee4 <vTaskSwitchContext+0x90>
	__asm volatile
 8006ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	607b      	str	r3, [r7, #4]
}
 8006ede:	bf00      	nop
 8006ee0:	bf00      	nop
 8006ee2:	e7fd      	b.n	8006ee0 <vTaskSwitchContext+0x8c>
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	617b      	str	r3, [r7, #20]
 8006eea:	491b      	ldr	r1, [pc, #108]	@ (8006f58 <vTaskSwitchContext+0x104>)
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d0e3      	beq.n	8006ec6 <vTaskSwitchContext+0x72>
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	4613      	mov	r3, r2
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	4413      	add	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4a13      	ldr	r2, [pc, #76]	@ (8006f58 <vTaskSwitchContext+0x104>)
 8006f0a:	4413      	add	r3, r2
 8006f0c:	60bb      	str	r3, [r7, #8]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	605a      	str	r2, [r3, #4]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	3308      	adds	r3, #8
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d104      	bne.n	8006f2e <vTaskSwitchContext+0xda>
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	685a      	ldr	r2, [r3, #4]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	605a      	str	r2, [r3, #4]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	4a06      	ldr	r2, [pc, #24]	@ (8006f50 <vTaskSwitchContext+0xfc>)
 8006f36:	6013      	str	r3, [r2, #0]
 8006f38:	4a06      	ldr	r2, [pc, #24]	@ (8006f54 <vTaskSwitchContext+0x100>)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	6013      	str	r3, [r2, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	3718      	adds	r7, #24
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20001470 	.word	0x20001470
 8006f4c:	2000145c 	.word	0x2000145c
 8006f50:	20000f74 	.word	0x20000f74
 8006f54:	20001450 	.word	0x20001450
 8006f58:	20000f78 	.word	0x20000f78

08006f5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d10b      	bne.n	8006f84 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f70:	f383 8811 	msr	BASEPRI, r3
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	f3bf 8f4f 	dsb	sy
 8006f7c:	60fb      	str	r3, [r7, #12]
}
 8006f7e:	bf00      	nop
 8006f80:	bf00      	nop
 8006f82:	e7fd      	b.n	8006f80 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f84:	4b07      	ldr	r3, [pc, #28]	@ (8006fa4 <vTaskPlaceOnEventList+0x48>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	3318      	adds	r3, #24
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7fe fe48 	bl	8005c22 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f92:	2101      	movs	r1, #1
 8006f94:	6838      	ldr	r0, [r7, #0]
 8006f96:	f000 fa83 	bl	80074a0 <prvAddCurrentTaskToDelayedList>
}
 8006f9a:	bf00      	nop
 8006f9c:	3710      	adds	r7, #16
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	20000f74 	.word	0x20000f74

08006fa8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	617b      	str	r3, [r7, #20]
}
 8006fcc:	bf00      	nop
 8006fce:	bf00      	nop
 8006fd0:	e7fd      	b.n	8006fce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <vTaskPlaceOnEventListRestricted+0x54>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3318      	adds	r3, #24
 8006fd8:	4619      	mov	r1, r3
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f7fe fdfd 	bl	8005bda <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fec:	6879      	ldr	r1, [r7, #4]
 8006fee:	68b8      	ldr	r0, [r7, #8]
 8006ff0:	f000 fa56 	bl	80074a0 <prvAddCurrentTaskToDelayedList>
	}
 8006ff4:	bf00      	nop
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	20000f74 	.word	0x20000f74

08007000 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10b      	bne.n	800702e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	60fb      	str	r3, [r7, #12]
}
 8007028:	bf00      	nop
 800702a:	bf00      	nop
 800702c:	e7fd      	b.n	800702a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	3318      	adds	r3, #24
 8007032:	4618      	mov	r0, r3
 8007034:	f7fe fe2e 	bl	8005c94 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007038:	4b1d      	ldr	r3, [pc, #116]	@ (80070b0 <xTaskRemoveFromEventList+0xb0>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d11d      	bne.n	800707c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	3304      	adds	r3, #4
 8007044:	4618      	mov	r0, r3
 8007046:	f7fe fe25 	bl	8005c94 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704e:	4b19      	ldr	r3, [pc, #100]	@ (80070b4 <xTaskRemoveFromEventList+0xb4>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	429a      	cmp	r2, r3
 8007054:	d903      	bls.n	800705e <xTaskRemoveFromEventList+0x5e>
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705a:	4a16      	ldr	r2, [pc, #88]	@ (80070b4 <xTaskRemoveFromEventList+0xb4>)
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007062:	4613      	mov	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4a13      	ldr	r2, [pc, #76]	@ (80070b8 <xTaskRemoveFromEventList+0xb8>)
 800706c:	441a      	add	r2, r3
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	3304      	adds	r3, #4
 8007072:	4619      	mov	r1, r3
 8007074:	4610      	mov	r0, r2
 8007076:	f7fe fdb0 	bl	8005bda <vListInsertEnd>
 800707a:	e005      	b.n	8007088 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	3318      	adds	r3, #24
 8007080:	4619      	mov	r1, r3
 8007082:	480e      	ldr	r0, [pc, #56]	@ (80070bc <xTaskRemoveFromEventList+0xbc>)
 8007084:	f7fe fda9 	bl	8005bda <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708c:	4b0c      	ldr	r3, [pc, #48]	@ (80070c0 <xTaskRemoveFromEventList+0xc0>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007092:	429a      	cmp	r2, r3
 8007094:	d905      	bls.n	80070a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007096:	2301      	movs	r3, #1
 8007098:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800709a:	4b0a      	ldr	r3, [pc, #40]	@ (80070c4 <xTaskRemoveFromEventList+0xc4>)
 800709c:	2201      	movs	r2, #1
 800709e:	601a      	str	r2, [r3, #0]
 80070a0:	e001      	b.n	80070a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80070a6:	697b      	ldr	r3, [r7, #20]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3718      	adds	r7, #24
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	20001470 	.word	0x20001470
 80070b4:	20001450 	.word	0x20001450
 80070b8:	20000f78 	.word	0x20000f78
 80070bc:	20001408 	.word	0x20001408
 80070c0:	20000f74 	.word	0x20000f74
 80070c4:	2000145c 	.word	0x2000145c

080070c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070d0:	4b06      	ldr	r3, [pc, #24]	@ (80070ec <vTaskInternalSetTimeOutState+0x24>)
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070d8:	4b05      	ldr	r3, [pc, #20]	@ (80070f0 <vTaskInternalSetTimeOutState+0x28>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	605a      	str	r2, [r3, #4]
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	20001460 	.word	0x20001460
 80070f0:	2000144c 	.word	0x2000144c

080070f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10b      	bne.n	800711c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007108:	f383 8811 	msr	BASEPRI, r3
 800710c:	f3bf 8f6f 	isb	sy
 8007110:	f3bf 8f4f 	dsb	sy
 8007114:	613b      	str	r3, [r7, #16]
}
 8007116:	bf00      	nop
 8007118:	bf00      	nop
 800711a:	e7fd      	b.n	8007118 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10b      	bne.n	800713a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007126:	f383 8811 	msr	BASEPRI, r3
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	f3bf 8f4f 	dsb	sy
 8007132:	60fb      	str	r3, [r7, #12]
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop
 8007138:	e7fd      	b.n	8007136 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800713a:	f000 fe8d 	bl	8007e58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800713e:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <xTaskCheckForTimeOut+0xc0>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007156:	d102      	bne.n	800715e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007158:	2300      	movs	r3, #0
 800715a:	61fb      	str	r3, [r7, #28]
 800715c:	e023      	b.n	80071a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	4b15      	ldr	r3, [pc, #84]	@ (80071b8 <xTaskCheckForTimeOut+0xc4>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	429a      	cmp	r2, r3
 8007168:	d007      	beq.n	800717a <xTaskCheckForTimeOut+0x86>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	429a      	cmp	r2, r3
 8007172:	d302      	bcc.n	800717a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007174:	2301      	movs	r3, #1
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	e015      	b.n	80071a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	429a      	cmp	r2, r3
 8007182:	d20b      	bcs.n	800719c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	1ad2      	subs	r2, r2, r3
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f7ff ff99 	bl	80070c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007196:	2300      	movs	r3, #0
 8007198:	61fb      	str	r3, [r7, #28]
 800719a:	e004      	b.n	80071a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	2200      	movs	r2, #0
 80071a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80071a2:	2301      	movs	r3, #1
 80071a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80071a6:	f000 fe89 	bl	8007ebc <vPortExitCritical>

	return xReturn;
 80071aa:	69fb      	ldr	r3, [r7, #28]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3720      	adds	r7, #32
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	2000144c 	.word	0x2000144c
 80071b8:	20001460 	.word	0x20001460

080071bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80071c0:	4b03      	ldr	r3, [pc, #12]	@ (80071d0 <vTaskMissedYield+0x14>)
 80071c2:	2201      	movs	r2, #1
 80071c4:	601a      	str	r2, [r3, #0]
}
 80071c6:	bf00      	nop
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr
 80071d0:	2000145c 	.word	0x2000145c

080071d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071dc:	f000 f854 	bl	8007288 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071e0:	4b07      	ldr	r3, [pc, #28]	@ (8007200 <prvIdleTask+0x2c>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d907      	bls.n	80071f8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80071e8:	4b06      	ldr	r3, [pc, #24]	@ (8007204 <prvIdleTask+0x30>)
 80071ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ee:	601a      	str	r2, [r3, #0]
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80071f8:	f7f9 fb5c 	bl	80008b4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80071fc:	e7ee      	b.n	80071dc <prvIdleTask+0x8>
 80071fe:	bf00      	nop
 8007200:	20000f78 	.word	0x20000f78
 8007204:	e000ed04 	.word	0xe000ed04

08007208 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800720e:	2300      	movs	r3, #0
 8007210:	607b      	str	r3, [r7, #4]
 8007212:	e00c      	b.n	800722e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	4613      	mov	r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4a12      	ldr	r2, [pc, #72]	@ (8007268 <prvInitialiseTaskLists+0x60>)
 8007220:	4413      	add	r3, r2
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe fcac 	bl	8005b80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	3301      	adds	r3, #1
 800722c:	607b      	str	r3, [r7, #4]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2b37      	cmp	r3, #55	@ 0x37
 8007232:	d9ef      	bls.n	8007214 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007234:	480d      	ldr	r0, [pc, #52]	@ (800726c <prvInitialiseTaskLists+0x64>)
 8007236:	f7fe fca3 	bl	8005b80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800723a:	480d      	ldr	r0, [pc, #52]	@ (8007270 <prvInitialiseTaskLists+0x68>)
 800723c:	f7fe fca0 	bl	8005b80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007240:	480c      	ldr	r0, [pc, #48]	@ (8007274 <prvInitialiseTaskLists+0x6c>)
 8007242:	f7fe fc9d 	bl	8005b80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007246:	480c      	ldr	r0, [pc, #48]	@ (8007278 <prvInitialiseTaskLists+0x70>)
 8007248:	f7fe fc9a 	bl	8005b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800724c:	480b      	ldr	r0, [pc, #44]	@ (800727c <prvInitialiseTaskLists+0x74>)
 800724e:	f7fe fc97 	bl	8005b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007252:	4b0b      	ldr	r3, [pc, #44]	@ (8007280 <prvInitialiseTaskLists+0x78>)
 8007254:	4a05      	ldr	r2, [pc, #20]	@ (800726c <prvInitialiseTaskLists+0x64>)
 8007256:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007258:	4b0a      	ldr	r3, [pc, #40]	@ (8007284 <prvInitialiseTaskLists+0x7c>)
 800725a:	4a05      	ldr	r2, [pc, #20]	@ (8007270 <prvInitialiseTaskLists+0x68>)
 800725c:	601a      	str	r2, [r3, #0]
}
 800725e:	bf00      	nop
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	20000f78 	.word	0x20000f78
 800726c:	200013d8 	.word	0x200013d8
 8007270:	200013ec 	.word	0x200013ec
 8007274:	20001408 	.word	0x20001408
 8007278:	2000141c 	.word	0x2000141c
 800727c:	20001434 	.word	0x20001434
 8007280:	20001400 	.word	0x20001400
 8007284:	20001404 	.word	0x20001404

08007288 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800728e:	e019      	b.n	80072c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007290:	f000 fde2 	bl	8007e58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007294:	4b10      	ldr	r3, [pc, #64]	@ (80072d8 <prvCheckTasksWaitingTermination+0x50>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	3304      	adds	r3, #4
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fe fcf7 	bl	8005c94 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072a6:	4b0d      	ldr	r3, [pc, #52]	@ (80072dc <prvCheckTasksWaitingTermination+0x54>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	4a0b      	ldr	r2, [pc, #44]	@ (80072dc <prvCheckTasksWaitingTermination+0x54>)
 80072ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072b0:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <prvCheckTasksWaitingTermination+0x58>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3b01      	subs	r3, #1
 80072b6:	4a0a      	ldr	r2, [pc, #40]	@ (80072e0 <prvCheckTasksWaitingTermination+0x58>)
 80072b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072ba:	f000 fdff 	bl	8007ebc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f810 	bl	80072e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072c4:	4b06      	ldr	r3, [pc, #24]	@ (80072e0 <prvCheckTasksWaitingTermination+0x58>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e1      	bne.n	8007290 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	2000141c 	.word	0x2000141c
 80072dc:	20001448 	.word	0x20001448
 80072e0:	20001430 	.word	0x20001430

080072e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d108      	bne.n	8007308 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fa:	4618      	mov	r0, r3
 80072fc:	f000 ffa2 	bl	8008244 <vPortFree>
				vPortFree( pxTCB );
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 ff9f 	bl	8008244 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007306:	e019      	b.n	800733c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800730e:	2b01      	cmp	r3, #1
 8007310:	d103      	bne.n	800731a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 ff96 	bl	8008244 <vPortFree>
	}
 8007318:	e010      	b.n	800733c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007320:	2b02      	cmp	r3, #2
 8007322:	d00b      	beq.n	800733c <prvDeleteTCB+0x58>
	__asm volatile
 8007324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007328:	f383 8811 	msr	BASEPRI, r3
 800732c:	f3bf 8f6f 	isb	sy
 8007330:	f3bf 8f4f 	dsb	sy
 8007334:	60fb      	str	r3, [r7, #12]
}
 8007336:	bf00      	nop
 8007338:	bf00      	nop
 800733a:	e7fd      	b.n	8007338 <prvDeleteTCB+0x54>
	}
 800733c:	bf00      	nop
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800734a:	4b0c      	ldr	r3, [pc, #48]	@ (800737c <prvResetNextTaskUnblockTime+0x38>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d104      	bne.n	800735e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007354:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <prvResetNextTaskUnblockTime+0x3c>)
 8007356:	f04f 32ff 	mov.w	r2, #4294967295
 800735a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800735c:	e008      	b.n	8007370 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800735e:	4b07      	ldr	r3, [pc, #28]	@ (800737c <prvResetNextTaskUnblockTime+0x38>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	4a04      	ldr	r2, [pc, #16]	@ (8007380 <prvResetNextTaskUnblockTime+0x3c>)
 800736e:	6013      	str	r3, [r2, #0]
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	20001400 	.word	0x20001400
 8007380:	20001468 	.word	0x20001468

08007384 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800738a:	4b0b      	ldr	r3, [pc, #44]	@ (80073b8 <xTaskGetSchedulerState+0x34>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007392:	2301      	movs	r3, #1
 8007394:	607b      	str	r3, [r7, #4]
 8007396:	e008      	b.n	80073aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007398:	4b08      	ldr	r3, [pc, #32]	@ (80073bc <xTaskGetSchedulerState+0x38>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d102      	bne.n	80073a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073a0:	2302      	movs	r3, #2
 80073a2:	607b      	str	r3, [r7, #4]
 80073a4:	e001      	b.n	80073aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073a6:	2300      	movs	r3, #0
 80073a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073aa:	687b      	ldr	r3, [r7, #4]
	}
 80073ac:	4618      	mov	r0, r3
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr
 80073b8:	20001454 	.word	0x20001454
 80073bc:	20001470 	.word	0x20001470

080073c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d058      	beq.n	8007488 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073d6:	4b2f      	ldr	r3, [pc, #188]	@ (8007494 <xTaskPriorityDisinherit+0xd4>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d00b      	beq.n	80073f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	60fb      	str	r3, [r7, #12]
}
 80073f2:	bf00      	nop
 80073f4:	bf00      	nop
 80073f6:	e7fd      	b.n	80073f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d10b      	bne.n	8007418 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	60bb      	str	r3, [r7, #8]
}
 8007412:	bf00      	nop
 8007414:	bf00      	nop
 8007416:	e7fd      	b.n	8007414 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741c:	1e5a      	subs	r2, r3, #1
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800742a:	429a      	cmp	r2, r3
 800742c:	d02c      	beq.n	8007488 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007432:	2b00      	cmp	r3, #0
 8007434:	d128      	bne.n	8007488 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	3304      	adds	r3, #4
 800743a:	4618      	mov	r0, r3
 800743c:	f7fe fc2a 	bl	8005c94 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007458:	4b0f      	ldr	r3, [pc, #60]	@ (8007498 <xTaskPriorityDisinherit+0xd8>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	429a      	cmp	r2, r3
 800745e:	d903      	bls.n	8007468 <xTaskPriorityDisinherit+0xa8>
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	4a0c      	ldr	r2, [pc, #48]	@ (8007498 <xTaskPriorityDisinherit+0xd8>)
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800746c:	4613      	mov	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	4413      	add	r3, r2
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4a09      	ldr	r2, [pc, #36]	@ (800749c <xTaskPriorityDisinherit+0xdc>)
 8007476:	441a      	add	r2, r3
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	3304      	adds	r3, #4
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f7fe fbab 	bl	8005bda <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007484:	2301      	movs	r3, #1
 8007486:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007488:	697b      	ldr	r3, [r7, #20]
	}
 800748a:	4618      	mov	r0, r3
 800748c:	3718      	adds	r7, #24
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	20000f74 	.word	0x20000f74
 8007498:	20001450 	.word	0x20001450
 800749c:	20000f78 	.word	0x20000f78

080074a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80074aa:	4b21      	ldr	r3, [pc, #132]	@ (8007530 <prvAddCurrentTaskToDelayedList+0x90>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074b0:	4b20      	ldr	r3, [pc, #128]	@ (8007534 <prvAddCurrentTaskToDelayedList+0x94>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3304      	adds	r3, #4
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fe fbec 	bl	8005c94 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c2:	d10a      	bne.n	80074da <prvAddCurrentTaskToDelayedList+0x3a>
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d007      	beq.n	80074da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007534 <prvAddCurrentTaskToDelayedList+0x94>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	3304      	adds	r3, #4
 80074d0:	4619      	mov	r1, r3
 80074d2:	4819      	ldr	r0, [pc, #100]	@ (8007538 <prvAddCurrentTaskToDelayedList+0x98>)
 80074d4:	f7fe fb81 	bl	8005bda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074d8:	e026      	b.n	8007528 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4413      	add	r3, r2
 80074e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074e2:	4b14      	ldr	r3, [pc, #80]	@ (8007534 <prvAddCurrentTaskToDelayedList+0x94>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074ea:	68ba      	ldr	r2, [r7, #8]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d209      	bcs.n	8007506 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074f2:	4b12      	ldr	r3, [pc, #72]	@ (800753c <prvAddCurrentTaskToDelayedList+0x9c>)
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007534 <prvAddCurrentTaskToDelayedList+0x94>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	3304      	adds	r3, #4
 80074fc:	4619      	mov	r1, r3
 80074fe:	4610      	mov	r0, r2
 8007500:	f7fe fb8f 	bl	8005c22 <vListInsert>
}
 8007504:	e010      	b.n	8007528 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007506:	4b0e      	ldr	r3, [pc, #56]	@ (8007540 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	4b0a      	ldr	r3, [pc, #40]	@ (8007534 <prvAddCurrentTaskToDelayedList+0x94>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3304      	adds	r3, #4
 8007510:	4619      	mov	r1, r3
 8007512:	4610      	mov	r0, r2
 8007514:	f7fe fb85 	bl	8005c22 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007518:	4b0a      	ldr	r3, [pc, #40]	@ (8007544 <prvAddCurrentTaskToDelayedList+0xa4>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	429a      	cmp	r2, r3
 8007520:	d202      	bcs.n	8007528 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007522:	4a08      	ldr	r2, [pc, #32]	@ (8007544 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6013      	str	r3, [r2, #0]
}
 8007528:	bf00      	nop
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	2000144c 	.word	0x2000144c
 8007534:	20000f74 	.word	0x20000f74
 8007538:	20001434 	.word	0x20001434
 800753c:	20001404 	.word	0x20001404
 8007540:	20001400 	.word	0x20001400
 8007544:	20001468 	.word	0x20001468

08007548 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08a      	sub	sp, #40	@ 0x28
 800754c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800754e:	2300      	movs	r3, #0
 8007550:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007552:	f000 fb13 	bl	8007b7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007556:	4b1d      	ldr	r3, [pc, #116]	@ (80075cc <xTimerCreateTimerTask+0x84>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d021      	beq.n	80075a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800755e:	2300      	movs	r3, #0
 8007560:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007562:	2300      	movs	r3, #0
 8007564:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007566:	1d3a      	adds	r2, r7, #4
 8007568:	f107 0108 	add.w	r1, r7, #8
 800756c:	f107 030c 	add.w	r3, r7, #12
 8007570:	4618      	mov	r0, r3
 8007572:	f7fe faeb 	bl	8005b4c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007576:	6879      	ldr	r1, [r7, #4]
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	9202      	str	r2, [sp, #8]
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	2302      	movs	r3, #2
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	2300      	movs	r3, #0
 8007586:	460a      	mov	r2, r1
 8007588:	4911      	ldr	r1, [pc, #68]	@ (80075d0 <xTimerCreateTimerTask+0x88>)
 800758a:	4812      	ldr	r0, [pc, #72]	@ (80075d4 <xTimerCreateTimerTask+0x8c>)
 800758c:	f7ff f8a6 	bl	80066dc <xTaskCreateStatic>
 8007590:	4603      	mov	r3, r0
 8007592:	4a11      	ldr	r2, [pc, #68]	@ (80075d8 <xTimerCreateTimerTask+0x90>)
 8007594:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007596:	4b10      	ldr	r3, [pc, #64]	@ (80075d8 <xTimerCreateTimerTask+0x90>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800759e:	2301      	movs	r3, #1
 80075a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10b      	bne.n	80075c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	613b      	str	r3, [r7, #16]
}
 80075ba:	bf00      	nop
 80075bc:	bf00      	nop
 80075be:	e7fd      	b.n	80075bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80075c0:	697b      	ldr	r3, [r7, #20]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3718      	adds	r7, #24
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	200014a4 	.word	0x200014a4
 80075d0:	0800968c 	.word	0x0800968c
 80075d4:	08007715 	.word	0x08007715
 80075d8:	200014a8 	.word	0x200014a8

080075dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08a      	sub	sp, #40	@ 0x28
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <xTimerGenericCommand+0x30>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	623b      	str	r3, [r7, #32]
}
 8007606:	bf00      	nop
 8007608:	bf00      	nop
 800760a:	e7fd      	b.n	8007608 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800760c:	4b19      	ldr	r3, [pc, #100]	@ (8007674 <xTimerGenericCommand+0x98>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d02a      	beq.n	800766a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b05      	cmp	r3, #5
 8007624:	dc18      	bgt.n	8007658 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007626:	f7ff fead 	bl	8007384 <xTaskGetSchedulerState>
 800762a:	4603      	mov	r3, r0
 800762c:	2b02      	cmp	r3, #2
 800762e:	d109      	bne.n	8007644 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007630:	4b10      	ldr	r3, [pc, #64]	@ (8007674 <xTimerGenericCommand+0x98>)
 8007632:	6818      	ldr	r0, [r3, #0]
 8007634:	f107 0110 	add.w	r1, r7, #16
 8007638:	2300      	movs	r3, #0
 800763a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800763c:	f7fe fc5e 	bl	8005efc <xQueueGenericSend>
 8007640:	6278      	str	r0, [r7, #36]	@ 0x24
 8007642:	e012      	b.n	800766a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007644:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <xTimerGenericCommand+0x98>)
 8007646:	6818      	ldr	r0, [r3, #0]
 8007648:	f107 0110 	add.w	r1, r7, #16
 800764c:	2300      	movs	r3, #0
 800764e:	2200      	movs	r2, #0
 8007650:	f7fe fc54 	bl	8005efc <xQueueGenericSend>
 8007654:	6278      	str	r0, [r7, #36]	@ 0x24
 8007656:	e008      	b.n	800766a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007658:	4b06      	ldr	r3, [pc, #24]	@ (8007674 <xTimerGenericCommand+0x98>)
 800765a:	6818      	ldr	r0, [r3, #0]
 800765c:	f107 0110 	add.w	r1, r7, #16
 8007660:	2300      	movs	r3, #0
 8007662:	683a      	ldr	r2, [r7, #0]
 8007664:	f7fe fd4c 	bl	8006100 <xQueueGenericSendFromISR>
 8007668:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800766a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800766c:	4618      	mov	r0, r3
 800766e:	3728      	adds	r7, #40	@ 0x28
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	200014a4 	.word	0x200014a4

08007678 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af02      	add	r7, sp, #8
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007682:	4b23      	ldr	r3, [pc, #140]	@ (8007710 <prvProcessExpiredTimer+0x98>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	3304      	adds	r3, #4
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe faff 	bl	8005c94 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800769c:	f003 0304 	and.w	r3, r3, #4
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d023      	beq.n	80076ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	699a      	ldr	r2, [r3, #24]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	18d1      	adds	r1, r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	683a      	ldr	r2, [r7, #0]
 80076b0:	6978      	ldr	r0, [r7, #20]
 80076b2:	f000 f8d5 	bl	8007860 <prvInsertTimerInActiveList>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d020      	beq.n	80076fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80076bc:	2300      	movs	r3, #0
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	2300      	movs	r3, #0
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	2100      	movs	r1, #0
 80076c6:	6978      	ldr	r0, [r7, #20]
 80076c8:	f7ff ff88 	bl	80075dc <xTimerGenericCommand>
 80076cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d114      	bne.n	80076fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80076d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d8:	f383 8811 	msr	BASEPRI, r3
 80076dc:	f3bf 8f6f 	isb	sy
 80076e0:	f3bf 8f4f 	dsb	sy
 80076e4:	60fb      	str	r3, [r7, #12]
}
 80076e6:	bf00      	nop
 80076e8:	bf00      	nop
 80076ea:	e7fd      	b.n	80076e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076f2:	f023 0301 	bic.w	r3, r3, #1
 80076f6:	b2da      	uxtb	r2, r3
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	6978      	ldr	r0, [r7, #20]
 8007704:	4798      	blx	r3
}
 8007706:	bf00      	nop
 8007708:	3718      	adds	r7, #24
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	2000149c 	.word	0x2000149c

08007714 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800771c:	f107 0308 	add.w	r3, r7, #8
 8007720:	4618      	mov	r0, r3
 8007722:	f000 f859 	bl	80077d8 <prvGetNextExpireTime>
 8007726:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	4619      	mov	r1, r3
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f000 f805 	bl	800773c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007732:	f000 f8d7 	bl	80078e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007736:	bf00      	nop
 8007738:	e7f0      	b.n	800771c <prvTimerTask+0x8>
	...

0800773c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007746:	f7ff fa0f 	bl	8006b68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800774a:	f107 0308 	add.w	r3, r7, #8
 800774e:	4618      	mov	r0, r3
 8007750:	f000 f866 	bl	8007820 <prvSampleTimeNow>
 8007754:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d130      	bne.n	80077be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10a      	bne.n	8007778 <prvProcessTimerOrBlockTask+0x3c>
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	429a      	cmp	r2, r3
 8007768:	d806      	bhi.n	8007778 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800776a:	f7ff fa0b 	bl	8006b84 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800776e:	68f9      	ldr	r1, [r7, #12]
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f7ff ff81 	bl	8007678 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007776:	e024      	b.n	80077c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d008      	beq.n	8007790 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800777e:	4b13      	ldr	r3, [pc, #76]	@ (80077cc <prvProcessTimerOrBlockTask+0x90>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <prvProcessTimerOrBlockTask+0x50>
 8007788:	2301      	movs	r3, #1
 800778a:	e000      	b.n	800778e <prvProcessTimerOrBlockTask+0x52>
 800778c:	2300      	movs	r3, #0
 800778e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007790:	4b0f      	ldr	r3, [pc, #60]	@ (80077d0 <prvProcessTimerOrBlockTask+0x94>)
 8007792:	6818      	ldr	r0, [r3, #0]
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	683a      	ldr	r2, [r7, #0]
 800779c:	4619      	mov	r1, r3
 800779e:	f7fe ff69 	bl	8006674 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80077a2:	f7ff f9ef 	bl	8006b84 <xTaskResumeAll>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d10a      	bne.n	80077c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80077ac:	4b09      	ldr	r3, [pc, #36]	@ (80077d4 <prvProcessTimerOrBlockTask+0x98>)
 80077ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	f3bf 8f4f 	dsb	sy
 80077b8:	f3bf 8f6f 	isb	sy
}
 80077bc:	e001      	b.n	80077c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80077be:	f7ff f9e1 	bl	8006b84 <xTaskResumeAll>
}
 80077c2:	bf00      	nop
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	200014a0 	.word	0x200014a0
 80077d0:	200014a4 	.word	0x200014a4
 80077d4:	e000ed04 	.word	0xe000ed04

080077d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80077e0:	4b0e      	ldr	r3, [pc, #56]	@ (800781c <prvGetNextExpireTime+0x44>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d101      	bne.n	80077ee <prvGetNextExpireTime+0x16>
 80077ea:	2201      	movs	r2, #1
 80077ec:	e000      	b.n	80077f0 <prvGetNextExpireTime+0x18>
 80077ee:	2200      	movs	r2, #0
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d105      	bne.n	8007808 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077fc:	4b07      	ldr	r3, [pc, #28]	@ (800781c <prvGetNextExpireTime+0x44>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	60fb      	str	r3, [r7, #12]
 8007806:	e001      	b.n	800780c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007808:	2300      	movs	r3, #0
 800780a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800780c:	68fb      	ldr	r3, [r7, #12]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3714      	adds	r7, #20
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	2000149c 	.word	0x2000149c

08007820 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007828:	f7ff fa4a 	bl	8006cc0 <xTaskGetTickCount>
 800782c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800782e:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <prvSampleTimeNow+0x3c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	429a      	cmp	r2, r3
 8007836:	d205      	bcs.n	8007844 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007838:	f000 f93a 	bl	8007ab0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	601a      	str	r2, [r3, #0]
 8007842:	e002      	b.n	800784a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800784a:	4a04      	ldr	r2, [pc, #16]	@ (800785c <prvSampleTimeNow+0x3c>)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007850:	68fb      	ldr	r3, [r7, #12]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3710      	adds	r7, #16
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	200014ac 	.word	0x200014ac

08007860 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b086      	sub	sp, #24
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
 800786c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800786e:	2300      	movs	r3, #0
 8007870:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	68ba      	ldr	r2, [r7, #8]
 8007876:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	429a      	cmp	r2, r3
 8007884:	d812      	bhi.n	80078ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	1ad2      	subs	r2, r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	429a      	cmp	r2, r3
 8007892:	d302      	bcc.n	800789a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007894:	2301      	movs	r3, #1
 8007896:	617b      	str	r3, [r7, #20]
 8007898:	e01b      	b.n	80078d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800789a:	4b10      	ldr	r3, [pc, #64]	@ (80078dc <prvInsertTimerInActiveList+0x7c>)
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3304      	adds	r3, #4
 80078a2:	4619      	mov	r1, r3
 80078a4:	4610      	mov	r0, r2
 80078a6:	f7fe f9bc 	bl	8005c22 <vListInsert>
 80078aa:	e012      	b.n	80078d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d206      	bcs.n	80078c2 <prvInsertTimerInActiveList+0x62>
 80078b4:	68ba      	ldr	r2, [r7, #8]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d302      	bcc.n	80078c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80078bc:	2301      	movs	r3, #1
 80078be:	617b      	str	r3, [r7, #20]
 80078c0:	e007      	b.n	80078d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078c2:	4b07      	ldr	r3, [pc, #28]	@ (80078e0 <prvInsertTimerInActiveList+0x80>)
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3304      	adds	r3, #4
 80078ca:	4619      	mov	r1, r3
 80078cc:	4610      	mov	r0, r2
 80078ce:	f7fe f9a8 	bl	8005c22 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078d2:	697b      	ldr	r3, [r7, #20]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3718      	adds	r7, #24
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	200014a0 	.word	0x200014a0
 80078e0:	2000149c 	.word	0x2000149c

080078e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b08e      	sub	sp, #56	@ 0x38
 80078e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078ea:	e0ce      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	da19      	bge.n	8007926 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80078f2:	1d3b      	adds	r3, r7, #4
 80078f4:	3304      	adds	r3, #4
 80078f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80078f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10b      	bne.n	8007916 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80078fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007902:	f383 8811 	msr	BASEPRI, r3
 8007906:	f3bf 8f6f 	isb	sy
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	61fb      	str	r3, [r7, #28]
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
 8007914:	e7fd      	b.n	8007912 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800791c:	6850      	ldr	r0, [r2, #4]
 800791e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007920:	6892      	ldr	r2, [r2, #8]
 8007922:	4611      	mov	r1, r2
 8007924:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2b00      	cmp	r3, #0
 800792a:	f2c0 80ae 	blt.w	8007a8a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d004      	beq.n	8007944 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800793a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800793c:	3304      	adds	r3, #4
 800793e:	4618      	mov	r0, r3
 8007940:	f7fe f9a8 	bl	8005c94 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007944:	463b      	mov	r3, r7
 8007946:	4618      	mov	r0, r3
 8007948:	f7ff ff6a 	bl	8007820 <prvSampleTimeNow>
 800794c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2b09      	cmp	r3, #9
 8007952:	f200 8097 	bhi.w	8007a84 <prvProcessReceivedCommands+0x1a0>
 8007956:	a201      	add	r2, pc, #4	@ (adr r2, 800795c <prvProcessReceivedCommands+0x78>)
 8007958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795c:	08007985 	.word	0x08007985
 8007960:	08007985 	.word	0x08007985
 8007964:	08007985 	.word	0x08007985
 8007968:	080079fb 	.word	0x080079fb
 800796c:	08007a0f 	.word	0x08007a0f
 8007970:	08007a5b 	.word	0x08007a5b
 8007974:	08007985 	.word	0x08007985
 8007978:	08007985 	.word	0x08007985
 800797c:	080079fb 	.word	0x080079fb
 8007980:	08007a0f 	.word	0x08007a0f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800798a:	f043 0301 	orr.w	r3, r3, #1
 800798e:	b2da      	uxtb	r2, r3
 8007990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007992:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	18d1      	adds	r1, r2, r3
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079a4:	f7ff ff5c 	bl	8007860 <prvInsertTimerInActiveList>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d06c      	beq.n	8007a88 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079bc:	f003 0304 	and.w	r3, r3, #4
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d061      	beq.n	8007a88 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c8:	699b      	ldr	r3, [r3, #24]
 80079ca:	441a      	add	r2, r3
 80079cc:	2300      	movs	r3, #0
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	2300      	movs	r3, #0
 80079d2:	2100      	movs	r1, #0
 80079d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079d6:	f7ff fe01 	bl	80075dc <xTimerGenericCommand>
 80079da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80079dc:	6a3b      	ldr	r3, [r7, #32]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d152      	bne.n	8007a88 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80079e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	61bb      	str	r3, [r7, #24]
}
 80079f4:	bf00      	nop
 80079f6:	bf00      	nop
 80079f8:	e7fd      	b.n	80079f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a00:	f023 0301 	bic.w	r3, r3, #1
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a0c:	e03d      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a14:	f043 0301 	orr.w	r3, r3, #1
 8007a18:	b2da      	uxtb	r2, r3
 8007a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a24:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d10b      	bne.n	8007a46 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a32:	f383 8811 	msr	BASEPRI, r3
 8007a36:	f3bf 8f6f 	isb	sy
 8007a3a:	f3bf 8f4f 	dsb	sy
 8007a3e:	617b      	str	r3, [r7, #20]
}
 8007a40:	bf00      	nop
 8007a42:	bf00      	nop
 8007a44:	e7fd      	b.n	8007a42 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a48:	699a      	ldr	r2, [r3, #24]
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4c:	18d1      	adds	r1, r2, r3
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a54:	f7ff ff04 	bl	8007860 <prvInsertTimerInActiveList>
					break;
 8007a58:	e017      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a60:	f003 0302 	and.w	r3, r3, #2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d103      	bne.n	8007a70 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007a68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a6a:	f000 fbeb 	bl	8008244 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a6e:	e00c      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a76:	f023 0301 	bic.w	r3, r3, #1
 8007a7a:	b2da      	uxtb	r2, r3
 8007a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a82:	e002      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007a84:	bf00      	nop
 8007a86:	e000      	b.n	8007a8a <prvProcessReceivedCommands+0x1a6>
					break;
 8007a88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a8a:	4b08      	ldr	r3, [pc, #32]	@ (8007aac <prvProcessReceivedCommands+0x1c8>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	1d39      	adds	r1, r7, #4
 8007a90:	2200      	movs	r2, #0
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7fe fbd2 	bl	800623c <xQueueReceive>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f47f af26 	bne.w	80078ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007aa0:	bf00      	nop
 8007aa2:	bf00      	nop
 8007aa4:	3730      	adds	r7, #48	@ 0x30
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	200014a4 	.word	0x200014a4

08007ab0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b088      	sub	sp, #32
 8007ab4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ab6:	e049      	b.n	8007b4c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7fe f8df 	bl	8005c94 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ae4:	f003 0304 	and.w	r3, r3, #4
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d02f      	beq.n	8007b4c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	693a      	ldr	r2, [r7, #16]
 8007af2:	4413      	add	r3, r2
 8007af4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d90e      	bls.n	8007b1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	68ba      	ldr	r2, [r7, #8]
 8007b02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3304      	adds	r3, #4
 8007b12:	4619      	mov	r1, r3
 8007b14:	4610      	mov	r0, r2
 8007b16:	f7fe f884 	bl	8005c22 <vListInsert>
 8007b1a:	e017      	b.n	8007b4c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	2300      	movs	r3, #0
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	2100      	movs	r1, #0
 8007b26:	68f8      	ldr	r0, [r7, #12]
 8007b28:	f7ff fd58 	bl	80075dc <xTimerGenericCommand>
 8007b2c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10b      	bne.n	8007b4c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	603b      	str	r3, [r7, #0]
}
 8007b46:	bf00      	nop
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b4c:	4b09      	ldr	r3, [pc, #36]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1b0      	bne.n	8007ab8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b56:	4b07      	ldr	r3, [pc, #28]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b5c:	4b06      	ldr	r3, [pc, #24]	@ (8007b78 <prvSwitchTimerLists+0xc8>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a04      	ldr	r2, [pc, #16]	@ (8007b74 <prvSwitchTimerLists+0xc4>)
 8007b62:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b64:	4a04      	ldr	r2, [pc, #16]	@ (8007b78 <prvSwitchTimerLists+0xc8>)
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	6013      	str	r3, [r2, #0]
}
 8007b6a:	bf00      	nop
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	2000149c 	.word	0x2000149c
 8007b78:	200014a0 	.word	0x200014a0

08007b7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b82:	f000 f969 	bl	8007e58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b86:	4b15      	ldr	r3, [pc, #84]	@ (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d120      	bne.n	8007bd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b8e:	4814      	ldr	r0, [pc, #80]	@ (8007be0 <prvCheckForValidListAndQueue+0x64>)
 8007b90:	f7fd fff6 	bl	8005b80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b94:	4813      	ldr	r0, [pc, #76]	@ (8007be4 <prvCheckForValidListAndQueue+0x68>)
 8007b96:	f7fd fff3 	bl	8005b80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b9a:	4b13      	ldr	r3, [pc, #76]	@ (8007be8 <prvCheckForValidListAndQueue+0x6c>)
 8007b9c:	4a10      	ldr	r2, [pc, #64]	@ (8007be0 <prvCheckForValidListAndQueue+0x64>)
 8007b9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007ba0:	4b12      	ldr	r3, [pc, #72]	@ (8007bec <prvCheckForValidListAndQueue+0x70>)
 8007ba2:	4a10      	ldr	r2, [pc, #64]	@ (8007be4 <prvCheckForValidListAndQueue+0x68>)
 8007ba4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	4b11      	ldr	r3, [pc, #68]	@ (8007bf0 <prvCheckForValidListAndQueue+0x74>)
 8007bac:	4a11      	ldr	r2, [pc, #68]	@ (8007bf4 <prvCheckForValidListAndQueue+0x78>)
 8007bae:	2110      	movs	r1, #16
 8007bb0:	200a      	movs	r0, #10
 8007bb2:	f7fe f903 	bl	8005dbc <xQueueGenericCreateStatic>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	4a08      	ldr	r2, [pc, #32]	@ (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007bbc:	4b07      	ldr	r3, [pc, #28]	@ (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d005      	beq.n	8007bd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007bc4:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	490b      	ldr	r1, [pc, #44]	@ (8007bf8 <prvCheckForValidListAndQueue+0x7c>)
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe fd28 	bl	8006620 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bd0:	f000 f974 	bl	8007ebc <vPortExitCritical>
}
 8007bd4:	bf00      	nop
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	200014a4 	.word	0x200014a4
 8007be0:	20001474 	.word	0x20001474
 8007be4:	20001488 	.word	0x20001488
 8007be8:	2000149c 	.word	0x2000149c
 8007bec:	200014a0 	.word	0x200014a0
 8007bf0:	20001550 	.word	0x20001550
 8007bf4:	200014b0 	.word	0x200014b0
 8007bf8:	08009694 	.word	0x08009694

08007bfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3b04      	subs	r3, #4
 8007c0c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3b04      	subs	r3, #4
 8007c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	f023 0201 	bic.w	r2, r3, #1
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	3b04      	subs	r3, #4
 8007c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007c2c:	4a0c      	ldr	r2, [pc, #48]	@ (8007c60 <pxPortInitialiseStack+0x64>)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	3b14      	subs	r3, #20
 8007c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3b04      	subs	r3, #4
 8007c42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f06f 0202 	mvn.w	r2, #2
 8007c4a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3b20      	subs	r3, #32
 8007c50:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c52:	68fb      	ldr	r3, [r7, #12]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr
 8007c60:	08007c65 	.word	0x08007c65

08007c64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c6e:	4b13      	ldr	r3, [pc, #76]	@ (8007cbc <prvTaskExitError+0x58>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c76:	d00b      	beq.n	8007c90 <prvTaskExitError+0x2c>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	60fb      	str	r3, [r7, #12]
}
 8007c8a:	bf00      	nop
 8007c8c:	bf00      	nop
 8007c8e:	e7fd      	b.n	8007c8c <prvTaskExitError+0x28>
	__asm volatile
 8007c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c94:	f383 8811 	msr	BASEPRI, r3
 8007c98:	f3bf 8f6f 	isb	sy
 8007c9c:	f3bf 8f4f 	dsb	sy
 8007ca0:	60bb      	str	r3, [r7, #8]
}
 8007ca2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ca4:	bf00      	nop
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d0fc      	beq.n	8007ca6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007cac:	bf00      	nop
 8007cae:	bf00      	nop
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	2000000c 	.word	0x2000000c

08007cc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007cc0:	4b07      	ldr	r3, [pc, #28]	@ (8007ce0 <pxCurrentTCBConst2>)
 8007cc2:	6819      	ldr	r1, [r3, #0]
 8007cc4:	6808      	ldr	r0, [r1, #0]
 8007cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cca:	f380 8809 	msr	PSP, r0
 8007cce:	f3bf 8f6f 	isb	sy
 8007cd2:	f04f 0000 	mov.w	r0, #0
 8007cd6:	f380 8811 	msr	BASEPRI, r0
 8007cda:	4770      	bx	lr
 8007cdc:	f3af 8000 	nop.w

08007ce0 <pxCurrentTCBConst2>:
 8007ce0:	20000f74 	.word	0x20000f74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ce4:	bf00      	nop
 8007ce6:	bf00      	nop

08007ce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ce8:	4808      	ldr	r0, [pc, #32]	@ (8007d0c <prvPortStartFirstTask+0x24>)
 8007cea:	6800      	ldr	r0, [r0, #0]
 8007cec:	6800      	ldr	r0, [r0, #0]
 8007cee:	f380 8808 	msr	MSP, r0
 8007cf2:	f04f 0000 	mov.w	r0, #0
 8007cf6:	f380 8814 	msr	CONTROL, r0
 8007cfa:	b662      	cpsie	i
 8007cfc:	b661      	cpsie	f
 8007cfe:	f3bf 8f4f 	dsb	sy
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	df00      	svc	0
 8007d08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d0a:	bf00      	nop
 8007d0c:	e000ed08 	.word	0xe000ed08

08007d10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007d16:	4b47      	ldr	r3, [pc, #284]	@ (8007e34 <xPortStartScheduler+0x124>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a47      	ldr	r2, [pc, #284]	@ (8007e38 <xPortStartScheduler+0x128>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d10b      	bne.n	8007d38 <xPortStartScheduler+0x28>
	__asm volatile
 8007d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d24:	f383 8811 	msr	BASEPRI, r3
 8007d28:	f3bf 8f6f 	isb	sy
 8007d2c:	f3bf 8f4f 	dsb	sy
 8007d30:	60fb      	str	r3, [r7, #12]
}
 8007d32:	bf00      	nop
 8007d34:	bf00      	nop
 8007d36:	e7fd      	b.n	8007d34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007d38:	4b3e      	ldr	r3, [pc, #248]	@ (8007e34 <xPortStartScheduler+0x124>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a3f      	ldr	r2, [pc, #252]	@ (8007e3c <xPortStartScheduler+0x12c>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d10b      	bne.n	8007d5a <xPortStartScheduler+0x4a>
	__asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
 8007d52:	613b      	str	r3, [r7, #16]
}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop
 8007d58:	e7fd      	b.n	8007d56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d5a:	4b39      	ldr	r3, [pc, #228]	@ (8007e40 <xPortStartScheduler+0x130>)
 8007d5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	22ff      	movs	r2, #255	@ 0xff
 8007d6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007d7c:	b2da      	uxtb	r2, r3
 8007d7e:	4b31      	ldr	r3, [pc, #196]	@ (8007e44 <xPortStartScheduler+0x134>)
 8007d80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d82:	4b31      	ldr	r3, [pc, #196]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007d84:	2207      	movs	r2, #7
 8007d86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d88:	e009      	b.n	8007d9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	4a2d      	ldr	r2, [pc, #180]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007d92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d94:	78fb      	ldrb	r3, [r7, #3]
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d9e:	78fb      	ldrb	r3, [r7, #3]
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da6:	2b80      	cmp	r3, #128	@ 0x80
 8007da8:	d0ef      	beq.n	8007d8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007daa:	4b27      	ldr	r3, [pc, #156]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f1c3 0307 	rsb	r3, r3, #7
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d00b      	beq.n	8007dce <xPortStartScheduler+0xbe>
	__asm volatile
 8007db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dba:	f383 8811 	msr	BASEPRI, r3
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f3bf 8f4f 	dsb	sy
 8007dc6:	60bb      	str	r3, [r7, #8]
}
 8007dc8:	bf00      	nop
 8007dca:	bf00      	nop
 8007dcc:	e7fd      	b.n	8007dca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007dce:	4b1e      	ldr	r3, [pc, #120]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	021b      	lsls	r3, r3, #8
 8007dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007dd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007de0:	4a19      	ldr	r2, [pc, #100]	@ (8007e48 <xPortStartScheduler+0x138>)
 8007de2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007dec:	4b17      	ldr	r3, [pc, #92]	@ (8007e4c <xPortStartScheduler+0x13c>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a16      	ldr	r2, [pc, #88]	@ (8007e4c <xPortStartScheduler+0x13c>)
 8007df2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007df6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007df8:	4b14      	ldr	r3, [pc, #80]	@ (8007e4c <xPortStartScheduler+0x13c>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a13      	ldr	r2, [pc, #76]	@ (8007e4c <xPortStartScheduler+0x13c>)
 8007dfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007e02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e04:	f000 f8da 	bl	8007fbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e08:	4b11      	ldr	r3, [pc, #68]	@ (8007e50 <xPortStartScheduler+0x140>)
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007e0e:	f000 f8f9 	bl	8008004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007e12:	4b10      	ldr	r3, [pc, #64]	@ (8007e54 <xPortStartScheduler+0x144>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a0f      	ldr	r2, [pc, #60]	@ (8007e54 <xPortStartScheduler+0x144>)
 8007e18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007e1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e1e:	f7ff ff63 	bl	8007ce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e22:	f7ff f817 	bl	8006e54 <vTaskSwitchContext>
	prvTaskExitError();
 8007e26:	f7ff ff1d 	bl	8007c64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3718      	adds	r7, #24
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	e000ed00 	.word	0xe000ed00
 8007e38:	410fc271 	.word	0x410fc271
 8007e3c:	410fc270 	.word	0x410fc270
 8007e40:	e000e400 	.word	0xe000e400
 8007e44:	200015a0 	.word	0x200015a0
 8007e48:	200015a4 	.word	0x200015a4
 8007e4c:	e000ed20 	.word	0xe000ed20
 8007e50:	2000000c 	.word	0x2000000c
 8007e54:	e000ef34 	.word	0xe000ef34

08007e58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	607b      	str	r3, [r7, #4]
}
 8007e70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e72:	4b10      	ldr	r3, [pc, #64]	@ (8007eb4 <vPortEnterCritical+0x5c>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3301      	adds	r3, #1
 8007e78:	4a0e      	ldr	r2, [pc, #56]	@ (8007eb4 <vPortEnterCritical+0x5c>)
 8007e7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb4 <vPortEnterCritical+0x5c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d110      	bne.n	8007ea6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e84:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb8 <vPortEnterCritical+0x60>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00b      	beq.n	8007ea6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	603b      	str	r3, [r7, #0]
}
 8007ea0:	bf00      	nop
 8007ea2:	bf00      	nop
 8007ea4:	e7fd      	b.n	8007ea2 <vPortEnterCritical+0x4a>
	}
}
 8007ea6:	bf00      	nop
 8007ea8:	370c      	adds	r7, #12
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	2000000c 	.word	0x2000000c
 8007eb8:	e000ed04 	.word	0xe000ed04

08007ebc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ec2:	4b12      	ldr	r3, [pc, #72]	@ (8007f0c <vPortExitCritical+0x50>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10b      	bne.n	8007ee2 <vPortExitCritical+0x26>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	607b      	str	r3, [r7, #4]
}
 8007edc:	bf00      	nop
 8007ede:	bf00      	nop
 8007ee0:	e7fd      	b.n	8007ede <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8007f0c <vPortExitCritical+0x50>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	4a08      	ldr	r2, [pc, #32]	@ (8007f0c <vPortExitCritical+0x50>)
 8007eea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007eec:	4b07      	ldr	r3, [pc, #28]	@ (8007f0c <vPortExitCritical+0x50>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d105      	bne.n	8007f00 <vPortExitCritical+0x44>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	f383 8811 	msr	BASEPRI, r3
}
 8007efe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f00:	bf00      	nop
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	2000000c 	.word	0x2000000c

08007f10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f10:	f3ef 8009 	mrs	r0, PSP
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	4b15      	ldr	r3, [pc, #84]	@ (8007f70 <pxCurrentTCBConst>)
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	f01e 0f10 	tst.w	lr, #16
 8007f20:	bf08      	it	eq
 8007f22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007f26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2a:	6010      	str	r0, [r2, #0]
 8007f2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007f30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007f34:	f380 8811 	msr	BASEPRI, r0
 8007f38:	f3bf 8f4f 	dsb	sy
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f7fe ff88 	bl	8006e54 <vTaskSwitchContext>
 8007f44:	f04f 0000 	mov.w	r0, #0
 8007f48:	f380 8811 	msr	BASEPRI, r0
 8007f4c:	bc09      	pop	{r0, r3}
 8007f4e:	6819      	ldr	r1, [r3, #0]
 8007f50:	6808      	ldr	r0, [r1, #0]
 8007f52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f56:	f01e 0f10 	tst.w	lr, #16
 8007f5a:	bf08      	it	eq
 8007f5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f60:	f380 8809 	msr	PSP, r0
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	f3af 8000 	nop.w

08007f70 <pxCurrentTCBConst>:
 8007f70:	20000f74 	.word	0x20000f74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f74:	bf00      	nop
 8007f76:	bf00      	nop

08007f78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	607b      	str	r3, [r7, #4]
}
 8007f90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f92:	f7fe fea5 	bl	8006ce0 <xTaskIncrementTick>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d003      	beq.n	8007fa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f9c:	4b06      	ldr	r3, [pc, #24]	@ (8007fb8 <xPortSysTickHandler+0x40>)
 8007f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fa2:	601a      	str	r2, [r3, #0]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	f383 8811 	msr	BASEPRI, r3
}
 8007fae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007fb0:	bf00      	nop
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	e000ed04 	.word	0xe000ed04

08007fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff0 <vPortSetupTimerInterrupt+0x34>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff4 <vPortSetupTimerInterrupt+0x38>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ff8 <vPortSetupTimerInterrupt+0x3c>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8007ffc <vPortSetupTimerInterrupt+0x40>)
 8007fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd6:	099b      	lsrs	r3, r3, #6
 8007fd8:	4a09      	ldr	r2, [pc, #36]	@ (8008000 <vPortSetupTimerInterrupt+0x44>)
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fde:	4b04      	ldr	r3, [pc, #16]	@ (8007ff0 <vPortSetupTimerInterrupt+0x34>)
 8007fe0:	2207      	movs	r2, #7
 8007fe2:	601a      	str	r2, [r3, #0]
}
 8007fe4:	bf00      	nop
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	e000e010 	.word	0xe000e010
 8007ff4:	e000e018 	.word	0xe000e018
 8007ff8:	20000000 	.word	0x20000000
 8007ffc:	10624dd3 	.word	0x10624dd3
 8008000:	e000e014 	.word	0xe000e014

08008004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008004:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008014 <vPortEnableVFP+0x10>
 8008008:	6801      	ldr	r1, [r0, #0]
 800800a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800800e:	6001      	str	r1, [r0, #0]
 8008010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008012:	bf00      	nop
 8008014:	e000ed88 	.word	0xe000ed88

08008018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800801e:	f3ef 8305 	mrs	r3, IPSR
 8008022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b0f      	cmp	r3, #15
 8008028:	d915      	bls.n	8008056 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800802a:	4a18      	ldr	r2, [pc, #96]	@ (800808c <vPortValidateInterruptPriority+0x74>)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4413      	add	r3, r2
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008034:	4b16      	ldr	r3, [pc, #88]	@ (8008090 <vPortValidateInterruptPriority+0x78>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	7afa      	ldrb	r2, [r7, #11]
 800803a:	429a      	cmp	r2, r3
 800803c:	d20b      	bcs.n	8008056 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	607b      	str	r3, [r7, #4]
}
 8008050:	bf00      	nop
 8008052:	bf00      	nop
 8008054:	e7fd      	b.n	8008052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008056:	4b0f      	ldr	r3, [pc, #60]	@ (8008094 <vPortValidateInterruptPriority+0x7c>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800805e:	4b0e      	ldr	r3, [pc, #56]	@ (8008098 <vPortValidateInterruptPriority+0x80>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	429a      	cmp	r2, r3
 8008064:	d90b      	bls.n	800807e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806a:	f383 8811 	msr	BASEPRI, r3
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	603b      	str	r3, [r7, #0]
}
 8008078:	bf00      	nop
 800807a:	bf00      	nop
 800807c:	e7fd      	b.n	800807a <vPortValidateInterruptPriority+0x62>
	}
 800807e:	bf00      	nop
 8008080:	3714      	adds	r7, #20
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	e000e3f0 	.word	0xe000e3f0
 8008090:	200015a0 	.word	0x200015a0
 8008094:	e000ed0c 	.word	0xe000ed0c
 8008098:	200015a4 	.word	0x200015a4

0800809c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08a      	sub	sp, #40	@ 0x28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080a4:	2300      	movs	r3, #0
 80080a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080a8:	f7fe fd5e 	bl	8006b68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080ac:	4b5f      	ldr	r3, [pc, #380]	@ (800822c <pvPortMalloc+0x190>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d101      	bne.n	80080b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80080b4:	f000 f92a 	bl	800830c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80080b8:	4b5d      	ldr	r3, [pc, #372]	@ (8008230 <pvPortMalloc+0x194>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4013      	ands	r3, r2
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f040 8095 	bne.w	80081f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d01e      	beq.n	800810a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80080cc:	2208      	movs	r2, #8
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4413      	add	r3, r2
 80080d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f003 0307 	and.w	r3, r3, #7
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d015      	beq.n	800810a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f023 0307 	bic.w	r3, r3, #7
 80080e4:	3308      	adds	r3, #8
 80080e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00b      	beq.n	800810a <pvPortMalloc+0x6e>
	__asm volatile
 80080f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f6:	f383 8811 	msr	BASEPRI, r3
 80080fa:	f3bf 8f6f 	isb	sy
 80080fe:	f3bf 8f4f 	dsb	sy
 8008102:	617b      	str	r3, [r7, #20]
}
 8008104:	bf00      	nop
 8008106:	bf00      	nop
 8008108:	e7fd      	b.n	8008106 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d06f      	beq.n	80081f0 <pvPortMalloc+0x154>
 8008110:	4b48      	ldr	r3, [pc, #288]	@ (8008234 <pvPortMalloc+0x198>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	429a      	cmp	r2, r3
 8008118:	d86a      	bhi.n	80081f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800811a:	4b47      	ldr	r3, [pc, #284]	@ (8008238 <pvPortMalloc+0x19c>)
 800811c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800811e:	4b46      	ldr	r3, [pc, #280]	@ (8008238 <pvPortMalloc+0x19c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008124:	e004      	b.n	8008130 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800812a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	429a      	cmp	r2, r3
 8008138:	d903      	bls.n	8008142 <pvPortMalloc+0xa6>
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1f1      	bne.n	8008126 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008142:	4b3a      	ldr	r3, [pc, #232]	@ (800822c <pvPortMalloc+0x190>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008148:	429a      	cmp	r2, r3
 800814a:	d051      	beq.n	80081f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2208      	movs	r2, #8
 8008152:	4413      	add	r3, r2
 8008154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	6a3b      	ldr	r3, [r7, #32]
 800815c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800815e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008160:	685a      	ldr	r2, [r3, #4]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	1ad2      	subs	r2, r2, r3
 8008166:	2308      	movs	r3, #8
 8008168:	005b      	lsls	r3, r3, #1
 800816a:	429a      	cmp	r2, r3
 800816c:	d920      	bls.n	80081b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800816e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4413      	add	r3, r2
 8008174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	f003 0307 	and.w	r3, r3, #7
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <pvPortMalloc+0xfc>
	__asm volatile
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	613b      	str	r3, [r7, #16]
}
 8008192:	bf00      	nop
 8008194:	bf00      	nop
 8008196:	e7fd      	b.n	8008194 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	685a      	ldr	r2, [r3, #4]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	1ad2      	subs	r2, r2, r3
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081aa:	69b8      	ldr	r0, [r7, #24]
 80081ac:	f000 f910 	bl	80083d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081b0:	4b20      	ldr	r3, [pc, #128]	@ (8008234 <pvPortMalloc+0x198>)
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	4a1e      	ldr	r2, [pc, #120]	@ (8008234 <pvPortMalloc+0x198>)
 80081bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80081be:	4b1d      	ldr	r3, [pc, #116]	@ (8008234 <pvPortMalloc+0x198>)
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	4b1e      	ldr	r3, [pc, #120]	@ (800823c <pvPortMalloc+0x1a0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d203      	bcs.n	80081d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80081ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008234 <pvPortMalloc+0x198>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a1b      	ldr	r2, [pc, #108]	@ (800823c <pvPortMalloc+0x1a0>)
 80081d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d4:	685a      	ldr	r2, [r3, #4]
 80081d6:	4b16      	ldr	r3, [pc, #88]	@ (8008230 <pvPortMalloc+0x194>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	431a      	orrs	r2, r3
 80081dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e2:	2200      	movs	r2, #0
 80081e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081e6:	4b16      	ldr	r3, [pc, #88]	@ (8008240 <pvPortMalloc+0x1a4>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3301      	adds	r3, #1
 80081ec:	4a14      	ldr	r2, [pc, #80]	@ (8008240 <pvPortMalloc+0x1a4>)
 80081ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081f0:	f7fe fcc8 	bl	8006b84 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d101      	bne.n	80081fe <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80081fa:	f7f8 fb6d 	bl	80008d8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	f003 0307 	and.w	r3, r3, #7
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00b      	beq.n	8008220 <pvPortMalloc+0x184>
	__asm volatile
 8008208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820c:	f383 8811 	msr	BASEPRI, r3
 8008210:	f3bf 8f6f 	isb	sy
 8008214:	f3bf 8f4f 	dsb	sy
 8008218:	60fb      	str	r3, [r7, #12]
}
 800821a:	bf00      	nop
 800821c:	bf00      	nop
 800821e:	e7fd      	b.n	800821c <pvPortMalloc+0x180>
	return pvReturn;
 8008220:	69fb      	ldr	r3, [r7, #28]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3728      	adds	r7, #40	@ 0x28
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	200095b0 	.word	0x200095b0
 8008230:	200095c4 	.word	0x200095c4
 8008234:	200095b4 	.word	0x200095b4
 8008238:	200095a8 	.word	0x200095a8
 800823c:	200095b8 	.word	0x200095b8
 8008240:	200095bc 	.word	0x200095bc

08008244 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d04f      	beq.n	80082f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008256:	2308      	movs	r3, #8
 8008258:	425b      	negs	r3, r3
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	4413      	add	r3, r2
 800825e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	4b25      	ldr	r3, [pc, #148]	@ (8008300 <vPortFree+0xbc>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4013      	ands	r3, r2
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10b      	bne.n	800828a <vPortFree+0x46>
	__asm volatile
 8008272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	60fb      	str	r3, [r7, #12]
}
 8008284:	bf00      	nop
 8008286:	bf00      	nop
 8008288:	e7fd      	b.n	8008286 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00b      	beq.n	80082aa <vPortFree+0x66>
	__asm volatile
 8008292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008296:	f383 8811 	msr	BASEPRI, r3
 800829a:	f3bf 8f6f 	isb	sy
 800829e:	f3bf 8f4f 	dsb	sy
 80082a2:	60bb      	str	r3, [r7, #8]
}
 80082a4:	bf00      	nop
 80082a6:	bf00      	nop
 80082a8:	e7fd      	b.n	80082a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	4b14      	ldr	r3, [pc, #80]	@ (8008300 <vPortFree+0xbc>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4013      	ands	r3, r2
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d01e      	beq.n	80082f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d11a      	bne.n	80082f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	685a      	ldr	r2, [r3, #4]
 80082c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008300 <vPortFree+0xbc>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	43db      	mvns	r3, r3
 80082ca:	401a      	ands	r2, r3
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082d0:	f7fe fc4a 	bl	8006b68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008304 <vPortFree+0xc0>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4413      	add	r3, r2
 80082de:	4a09      	ldr	r2, [pc, #36]	@ (8008304 <vPortFree+0xc0>)
 80082e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082e2:	6938      	ldr	r0, [r7, #16]
 80082e4:	f000 f874 	bl	80083d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082e8:	4b07      	ldr	r3, [pc, #28]	@ (8008308 <vPortFree+0xc4>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3301      	adds	r3, #1
 80082ee:	4a06      	ldr	r2, [pc, #24]	@ (8008308 <vPortFree+0xc4>)
 80082f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082f2:	f7fe fc47 	bl	8006b84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082f6:	bf00      	nop
 80082f8:	3718      	adds	r7, #24
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	200095c4 	.word	0x200095c4
 8008304:	200095b4 	.word	0x200095b4
 8008308:	200095c0 	.word	0x200095c0

0800830c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008316:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008318:	4b27      	ldr	r3, [pc, #156]	@ (80083b8 <prvHeapInit+0xac>)
 800831a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f003 0307 	and.w	r3, r3, #7
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00c      	beq.n	8008340 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	3307      	adds	r3, #7
 800832a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f023 0307 	bic.w	r3, r3, #7
 8008332:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008334:	68ba      	ldr	r2, [r7, #8]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	4a1f      	ldr	r2, [pc, #124]	@ (80083b8 <prvHeapInit+0xac>)
 800833c:	4413      	add	r3, r2
 800833e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008344:	4a1d      	ldr	r2, [pc, #116]	@ (80083bc <prvHeapInit+0xb0>)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800834a:	4b1c      	ldr	r3, [pc, #112]	@ (80083bc <prvHeapInit+0xb0>)
 800834c:	2200      	movs	r2, #0
 800834e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	4413      	add	r3, r2
 8008356:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008358:	2208      	movs	r2, #8
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	1a9b      	subs	r3, r3, r2
 800835e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f023 0307 	bic.w	r3, r3, #7
 8008366:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	4a15      	ldr	r2, [pc, #84]	@ (80083c0 <prvHeapInit+0xb4>)
 800836c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800836e:	4b14      	ldr	r3, [pc, #80]	@ (80083c0 <prvHeapInit+0xb4>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2200      	movs	r2, #0
 8008374:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008376:	4b12      	ldr	r3, [pc, #72]	@ (80083c0 <prvHeapInit+0xb4>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	1ad2      	subs	r2, r2, r3
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <prvHeapInit+0xb4>)
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	4a0a      	ldr	r2, [pc, #40]	@ (80083c4 <prvHeapInit+0xb8>)
 800839a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	4a09      	ldr	r2, [pc, #36]	@ (80083c8 <prvHeapInit+0xbc>)
 80083a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80083a4:	4b09      	ldr	r3, [pc, #36]	@ (80083cc <prvHeapInit+0xc0>)
 80083a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80083aa:	601a      	str	r2, [r3, #0]
}
 80083ac:	bf00      	nop
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr
 80083b8:	200015a8 	.word	0x200015a8
 80083bc:	200095a8 	.word	0x200095a8
 80083c0:	200095b0 	.word	0x200095b0
 80083c4:	200095b8 	.word	0x200095b8
 80083c8:	200095b4 	.word	0x200095b4
 80083cc:	200095c4 	.word	0x200095c4

080083d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80083d8:	4b28      	ldr	r3, [pc, #160]	@ (800847c <prvInsertBlockIntoFreeList+0xac>)
 80083da:	60fb      	str	r3, [r7, #12]
 80083dc:	e002      	b.n	80083e4 <prvInsertBlockIntoFreeList+0x14>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	60fb      	str	r3, [r7, #12]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d8f7      	bhi.n	80083de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	4413      	add	r3, r2
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d108      	bne.n	8008412 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	441a      	add	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	441a      	add	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d118      	bne.n	8008458 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	4b15      	ldr	r3, [pc, #84]	@ (8008480 <prvInsertBlockIntoFreeList+0xb0>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	429a      	cmp	r2, r3
 8008430:	d00d      	beq.n	800844e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	441a      	add	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	601a      	str	r2, [r3, #0]
 800844c:	e008      	b.n	8008460 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800844e:	4b0c      	ldr	r3, [pc, #48]	@ (8008480 <prvInsertBlockIntoFreeList+0xb0>)
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	e003      	b.n	8008460 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	429a      	cmp	r2, r3
 8008466:	d002      	beq.n	800846e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800846e:	bf00      	nop
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	200095a8 	.word	0x200095a8
 8008480:	200095b0 	.word	0x200095b0

08008484 <std>:
 8008484:	2300      	movs	r3, #0
 8008486:	b510      	push	{r4, lr}
 8008488:	4604      	mov	r4, r0
 800848a:	e9c0 3300 	strd	r3, r3, [r0]
 800848e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008492:	6083      	str	r3, [r0, #8]
 8008494:	8181      	strh	r1, [r0, #12]
 8008496:	6643      	str	r3, [r0, #100]	@ 0x64
 8008498:	81c2      	strh	r2, [r0, #14]
 800849a:	6183      	str	r3, [r0, #24]
 800849c:	4619      	mov	r1, r3
 800849e:	2208      	movs	r2, #8
 80084a0:	305c      	adds	r0, #92	@ 0x5c
 80084a2:	f000 faad 	bl	8008a00 <memset>
 80084a6:	4b0d      	ldr	r3, [pc, #52]	@ (80084dc <std+0x58>)
 80084a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80084aa:	4b0d      	ldr	r3, [pc, #52]	@ (80084e0 <std+0x5c>)
 80084ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084ae:	4b0d      	ldr	r3, [pc, #52]	@ (80084e4 <std+0x60>)
 80084b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084b2:	4b0d      	ldr	r3, [pc, #52]	@ (80084e8 <std+0x64>)
 80084b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80084b6:	4b0d      	ldr	r3, [pc, #52]	@ (80084ec <std+0x68>)
 80084b8:	6224      	str	r4, [r4, #32]
 80084ba:	429c      	cmp	r4, r3
 80084bc:	d006      	beq.n	80084cc <std+0x48>
 80084be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084c2:	4294      	cmp	r4, r2
 80084c4:	d002      	beq.n	80084cc <std+0x48>
 80084c6:	33d0      	adds	r3, #208	@ 0xd0
 80084c8:	429c      	cmp	r4, r3
 80084ca:	d105      	bne.n	80084d8 <std+0x54>
 80084cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084d4:	f000 bb0c 	b.w	8008af0 <__retarget_lock_init_recursive>
 80084d8:	bd10      	pop	{r4, pc}
 80084da:	bf00      	nop
 80084dc:	08008851 	.word	0x08008851
 80084e0:	08008873 	.word	0x08008873
 80084e4:	080088ab 	.word	0x080088ab
 80084e8:	080088cf 	.word	0x080088cf
 80084ec:	200095c8 	.word	0x200095c8

080084f0 <stdio_exit_handler>:
 80084f0:	4a02      	ldr	r2, [pc, #8]	@ (80084fc <stdio_exit_handler+0xc>)
 80084f2:	4903      	ldr	r1, [pc, #12]	@ (8008500 <stdio_exit_handler+0x10>)
 80084f4:	4803      	ldr	r0, [pc, #12]	@ (8008504 <stdio_exit_handler+0x14>)
 80084f6:	f000 b869 	b.w	80085cc <_fwalk_sglue>
 80084fa:	bf00      	nop
 80084fc:	20000010 	.word	0x20000010
 8008500:	080093b9 	.word	0x080093b9
 8008504:	20000020 	.word	0x20000020

08008508 <cleanup_stdio>:
 8008508:	6841      	ldr	r1, [r0, #4]
 800850a:	4b0c      	ldr	r3, [pc, #48]	@ (800853c <cleanup_stdio+0x34>)
 800850c:	4299      	cmp	r1, r3
 800850e:	b510      	push	{r4, lr}
 8008510:	4604      	mov	r4, r0
 8008512:	d001      	beq.n	8008518 <cleanup_stdio+0x10>
 8008514:	f000 ff50 	bl	80093b8 <_fflush_r>
 8008518:	68a1      	ldr	r1, [r4, #8]
 800851a:	4b09      	ldr	r3, [pc, #36]	@ (8008540 <cleanup_stdio+0x38>)
 800851c:	4299      	cmp	r1, r3
 800851e:	d002      	beq.n	8008526 <cleanup_stdio+0x1e>
 8008520:	4620      	mov	r0, r4
 8008522:	f000 ff49 	bl	80093b8 <_fflush_r>
 8008526:	68e1      	ldr	r1, [r4, #12]
 8008528:	4b06      	ldr	r3, [pc, #24]	@ (8008544 <cleanup_stdio+0x3c>)
 800852a:	4299      	cmp	r1, r3
 800852c:	d004      	beq.n	8008538 <cleanup_stdio+0x30>
 800852e:	4620      	mov	r0, r4
 8008530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008534:	f000 bf40 	b.w	80093b8 <_fflush_r>
 8008538:	bd10      	pop	{r4, pc}
 800853a:	bf00      	nop
 800853c:	200095c8 	.word	0x200095c8
 8008540:	20009630 	.word	0x20009630
 8008544:	20009698 	.word	0x20009698

08008548 <global_stdio_init.part.0>:
 8008548:	b510      	push	{r4, lr}
 800854a:	4b0b      	ldr	r3, [pc, #44]	@ (8008578 <global_stdio_init.part.0+0x30>)
 800854c:	4c0b      	ldr	r4, [pc, #44]	@ (800857c <global_stdio_init.part.0+0x34>)
 800854e:	4a0c      	ldr	r2, [pc, #48]	@ (8008580 <global_stdio_init.part.0+0x38>)
 8008550:	601a      	str	r2, [r3, #0]
 8008552:	4620      	mov	r0, r4
 8008554:	2200      	movs	r2, #0
 8008556:	2104      	movs	r1, #4
 8008558:	f7ff ff94 	bl	8008484 <std>
 800855c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008560:	2201      	movs	r2, #1
 8008562:	2109      	movs	r1, #9
 8008564:	f7ff ff8e 	bl	8008484 <std>
 8008568:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800856c:	2202      	movs	r2, #2
 800856e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008572:	2112      	movs	r1, #18
 8008574:	f7ff bf86 	b.w	8008484 <std>
 8008578:	20009700 	.word	0x20009700
 800857c:	200095c8 	.word	0x200095c8
 8008580:	080084f1 	.word	0x080084f1

08008584 <__sfp_lock_acquire>:
 8008584:	4801      	ldr	r0, [pc, #4]	@ (800858c <__sfp_lock_acquire+0x8>)
 8008586:	f000 bab4 	b.w	8008af2 <__retarget_lock_acquire_recursive>
 800858a:	bf00      	nop
 800858c:	20009709 	.word	0x20009709

08008590 <__sfp_lock_release>:
 8008590:	4801      	ldr	r0, [pc, #4]	@ (8008598 <__sfp_lock_release+0x8>)
 8008592:	f000 baaf 	b.w	8008af4 <__retarget_lock_release_recursive>
 8008596:	bf00      	nop
 8008598:	20009709 	.word	0x20009709

0800859c <__sinit>:
 800859c:	b510      	push	{r4, lr}
 800859e:	4604      	mov	r4, r0
 80085a0:	f7ff fff0 	bl	8008584 <__sfp_lock_acquire>
 80085a4:	6a23      	ldr	r3, [r4, #32]
 80085a6:	b11b      	cbz	r3, 80085b0 <__sinit+0x14>
 80085a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085ac:	f7ff bff0 	b.w	8008590 <__sfp_lock_release>
 80085b0:	4b04      	ldr	r3, [pc, #16]	@ (80085c4 <__sinit+0x28>)
 80085b2:	6223      	str	r3, [r4, #32]
 80085b4:	4b04      	ldr	r3, [pc, #16]	@ (80085c8 <__sinit+0x2c>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1f5      	bne.n	80085a8 <__sinit+0xc>
 80085bc:	f7ff ffc4 	bl	8008548 <global_stdio_init.part.0>
 80085c0:	e7f2      	b.n	80085a8 <__sinit+0xc>
 80085c2:	bf00      	nop
 80085c4:	08008509 	.word	0x08008509
 80085c8:	20009700 	.word	0x20009700

080085cc <_fwalk_sglue>:
 80085cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d0:	4607      	mov	r7, r0
 80085d2:	4688      	mov	r8, r1
 80085d4:	4614      	mov	r4, r2
 80085d6:	2600      	movs	r6, #0
 80085d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085dc:	f1b9 0901 	subs.w	r9, r9, #1
 80085e0:	d505      	bpl.n	80085ee <_fwalk_sglue+0x22>
 80085e2:	6824      	ldr	r4, [r4, #0]
 80085e4:	2c00      	cmp	r4, #0
 80085e6:	d1f7      	bne.n	80085d8 <_fwalk_sglue+0xc>
 80085e8:	4630      	mov	r0, r6
 80085ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d907      	bls.n	8008604 <_fwalk_sglue+0x38>
 80085f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085f8:	3301      	adds	r3, #1
 80085fa:	d003      	beq.n	8008604 <_fwalk_sglue+0x38>
 80085fc:	4629      	mov	r1, r5
 80085fe:	4638      	mov	r0, r7
 8008600:	47c0      	blx	r8
 8008602:	4306      	orrs	r6, r0
 8008604:	3568      	adds	r5, #104	@ 0x68
 8008606:	e7e9      	b.n	80085dc <_fwalk_sglue+0x10>

08008608 <iprintf>:
 8008608:	b40f      	push	{r0, r1, r2, r3}
 800860a:	b507      	push	{r0, r1, r2, lr}
 800860c:	4906      	ldr	r1, [pc, #24]	@ (8008628 <iprintf+0x20>)
 800860e:	ab04      	add	r3, sp, #16
 8008610:	6808      	ldr	r0, [r1, #0]
 8008612:	f853 2b04 	ldr.w	r2, [r3], #4
 8008616:	6881      	ldr	r1, [r0, #8]
 8008618:	9301      	str	r3, [sp, #4]
 800861a:	f000 fba5 	bl	8008d68 <_vfiprintf_r>
 800861e:	b003      	add	sp, #12
 8008620:	f85d eb04 	ldr.w	lr, [sp], #4
 8008624:	b004      	add	sp, #16
 8008626:	4770      	bx	lr
 8008628:	2000001c 	.word	0x2000001c

0800862c <_puts_r>:
 800862c:	6a03      	ldr	r3, [r0, #32]
 800862e:	b570      	push	{r4, r5, r6, lr}
 8008630:	6884      	ldr	r4, [r0, #8]
 8008632:	4605      	mov	r5, r0
 8008634:	460e      	mov	r6, r1
 8008636:	b90b      	cbnz	r3, 800863c <_puts_r+0x10>
 8008638:	f7ff ffb0 	bl	800859c <__sinit>
 800863c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800863e:	07db      	lsls	r3, r3, #31
 8008640:	d405      	bmi.n	800864e <_puts_r+0x22>
 8008642:	89a3      	ldrh	r3, [r4, #12]
 8008644:	0598      	lsls	r0, r3, #22
 8008646:	d402      	bmi.n	800864e <_puts_r+0x22>
 8008648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800864a:	f000 fa52 	bl	8008af2 <__retarget_lock_acquire_recursive>
 800864e:	89a3      	ldrh	r3, [r4, #12]
 8008650:	0719      	lsls	r1, r3, #28
 8008652:	d502      	bpl.n	800865a <_puts_r+0x2e>
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d135      	bne.n	80086c6 <_puts_r+0x9a>
 800865a:	4621      	mov	r1, r4
 800865c:	4628      	mov	r0, r5
 800865e:	f000 f979 	bl	8008954 <__swsetup_r>
 8008662:	b380      	cbz	r0, 80086c6 <_puts_r+0x9a>
 8008664:	f04f 35ff 	mov.w	r5, #4294967295
 8008668:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800866a:	07da      	lsls	r2, r3, #31
 800866c:	d405      	bmi.n	800867a <_puts_r+0x4e>
 800866e:	89a3      	ldrh	r3, [r4, #12]
 8008670:	059b      	lsls	r3, r3, #22
 8008672:	d402      	bmi.n	800867a <_puts_r+0x4e>
 8008674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008676:	f000 fa3d 	bl	8008af4 <__retarget_lock_release_recursive>
 800867a:	4628      	mov	r0, r5
 800867c:	bd70      	pop	{r4, r5, r6, pc}
 800867e:	2b00      	cmp	r3, #0
 8008680:	da04      	bge.n	800868c <_puts_r+0x60>
 8008682:	69a2      	ldr	r2, [r4, #24]
 8008684:	429a      	cmp	r2, r3
 8008686:	dc17      	bgt.n	80086b8 <_puts_r+0x8c>
 8008688:	290a      	cmp	r1, #10
 800868a:	d015      	beq.n	80086b8 <_puts_r+0x8c>
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	1c5a      	adds	r2, r3, #1
 8008690:	6022      	str	r2, [r4, #0]
 8008692:	7019      	strb	r1, [r3, #0]
 8008694:	68a3      	ldr	r3, [r4, #8]
 8008696:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800869a:	3b01      	subs	r3, #1
 800869c:	60a3      	str	r3, [r4, #8]
 800869e:	2900      	cmp	r1, #0
 80086a0:	d1ed      	bne.n	800867e <_puts_r+0x52>
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	da11      	bge.n	80086ca <_puts_r+0x9e>
 80086a6:	4622      	mov	r2, r4
 80086a8:	210a      	movs	r1, #10
 80086aa:	4628      	mov	r0, r5
 80086ac:	f000 f913 	bl	80088d6 <__swbuf_r>
 80086b0:	3001      	adds	r0, #1
 80086b2:	d0d7      	beq.n	8008664 <_puts_r+0x38>
 80086b4:	250a      	movs	r5, #10
 80086b6:	e7d7      	b.n	8008668 <_puts_r+0x3c>
 80086b8:	4622      	mov	r2, r4
 80086ba:	4628      	mov	r0, r5
 80086bc:	f000 f90b 	bl	80088d6 <__swbuf_r>
 80086c0:	3001      	adds	r0, #1
 80086c2:	d1e7      	bne.n	8008694 <_puts_r+0x68>
 80086c4:	e7ce      	b.n	8008664 <_puts_r+0x38>
 80086c6:	3e01      	subs	r6, #1
 80086c8:	e7e4      	b.n	8008694 <_puts_r+0x68>
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	1c5a      	adds	r2, r3, #1
 80086ce:	6022      	str	r2, [r4, #0]
 80086d0:	220a      	movs	r2, #10
 80086d2:	701a      	strb	r2, [r3, #0]
 80086d4:	e7ee      	b.n	80086b4 <_puts_r+0x88>
	...

080086d8 <puts>:
 80086d8:	4b02      	ldr	r3, [pc, #8]	@ (80086e4 <puts+0xc>)
 80086da:	4601      	mov	r1, r0
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	f7ff bfa5 	b.w	800862c <_puts_r>
 80086e2:	bf00      	nop
 80086e4:	2000001c 	.word	0x2000001c

080086e8 <setvbuf>:
 80086e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086ec:	461d      	mov	r5, r3
 80086ee:	4b57      	ldr	r3, [pc, #348]	@ (800884c <setvbuf+0x164>)
 80086f0:	681f      	ldr	r7, [r3, #0]
 80086f2:	4604      	mov	r4, r0
 80086f4:	460e      	mov	r6, r1
 80086f6:	4690      	mov	r8, r2
 80086f8:	b127      	cbz	r7, 8008704 <setvbuf+0x1c>
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	b913      	cbnz	r3, 8008704 <setvbuf+0x1c>
 80086fe:	4638      	mov	r0, r7
 8008700:	f7ff ff4c 	bl	800859c <__sinit>
 8008704:	f1b8 0f02 	cmp.w	r8, #2
 8008708:	d006      	beq.n	8008718 <setvbuf+0x30>
 800870a:	f1b8 0f01 	cmp.w	r8, #1
 800870e:	f200 809a 	bhi.w	8008846 <setvbuf+0x15e>
 8008712:	2d00      	cmp	r5, #0
 8008714:	f2c0 8097 	blt.w	8008846 <setvbuf+0x15e>
 8008718:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800871a:	07d9      	lsls	r1, r3, #31
 800871c:	d405      	bmi.n	800872a <setvbuf+0x42>
 800871e:	89a3      	ldrh	r3, [r4, #12]
 8008720:	059a      	lsls	r2, r3, #22
 8008722:	d402      	bmi.n	800872a <setvbuf+0x42>
 8008724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008726:	f000 f9e4 	bl	8008af2 <__retarget_lock_acquire_recursive>
 800872a:	4621      	mov	r1, r4
 800872c:	4638      	mov	r0, r7
 800872e:	f000 fe43 	bl	80093b8 <_fflush_r>
 8008732:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008734:	b141      	cbz	r1, 8008748 <setvbuf+0x60>
 8008736:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800873a:	4299      	cmp	r1, r3
 800873c:	d002      	beq.n	8008744 <setvbuf+0x5c>
 800873e:	4638      	mov	r0, r7
 8008740:	f000 f9e8 	bl	8008b14 <_free_r>
 8008744:	2300      	movs	r3, #0
 8008746:	6363      	str	r3, [r4, #52]	@ 0x34
 8008748:	2300      	movs	r3, #0
 800874a:	61a3      	str	r3, [r4, #24]
 800874c:	6063      	str	r3, [r4, #4]
 800874e:	89a3      	ldrh	r3, [r4, #12]
 8008750:	061b      	lsls	r3, r3, #24
 8008752:	d503      	bpl.n	800875c <setvbuf+0x74>
 8008754:	6921      	ldr	r1, [r4, #16]
 8008756:	4638      	mov	r0, r7
 8008758:	f000 f9dc 	bl	8008b14 <_free_r>
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8008762:	f023 0303 	bic.w	r3, r3, #3
 8008766:	f1b8 0f02 	cmp.w	r8, #2
 800876a:	81a3      	strh	r3, [r4, #12]
 800876c:	d061      	beq.n	8008832 <setvbuf+0x14a>
 800876e:	ab01      	add	r3, sp, #4
 8008770:	466a      	mov	r2, sp
 8008772:	4621      	mov	r1, r4
 8008774:	4638      	mov	r0, r7
 8008776:	f000 fe47 	bl	8009408 <__swhatbuf_r>
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	4318      	orrs	r0, r3
 800877e:	81a0      	strh	r0, [r4, #12]
 8008780:	bb2d      	cbnz	r5, 80087ce <setvbuf+0xe6>
 8008782:	9d00      	ldr	r5, [sp, #0]
 8008784:	4628      	mov	r0, r5
 8008786:	f000 fa0f 	bl	8008ba8 <malloc>
 800878a:	4606      	mov	r6, r0
 800878c:	2800      	cmp	r0, #0
 800878e:	d152      	bne.n	8008836 <setvbuf+0x14e>
 8008790:	f8dd 9000 	ldr.w	r9, [sp]
 8008794:	45a9      	cmp	r9, r5
 8008796:	d140      	bne.n	800881a <setvbuf+0x132>
 8008798:	f04f 35ff 	mov.w	r5, #4294967295
 800879c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087a0:	f043 0202 	orr.w	r2, r3, #2
 80087a4:	81a2      	strh	r2, [r4, #12]
 80087a6:	2200      	movs	r2, #0
 80087a8:	60a2      	str	r2, [r4, #8]
 80087aa:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80087ae:	6022      	str	r2, [r4, #0]
 80087b0:	6122      	str	r2, [r4, #16]
 80087b2:	2201      	movs	r2, #1
 80087b4:	6162      	str	r2, [r4, #20]
 80087b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087b8:	07d6      	lsls	r6, r2, #31
 80087ba:	d404      	bmi.n	80087c6 <setvbuf+0xde>
 80087bc:	0598      	lsls	r0, r3, #22
 80087be:	d402      	bmi.n	80087c6 <setvbuf+0xde>
 80087c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087c2:	f000 f997 	bl	8008af4 <__retarget_lock_release_recursive>
 80087c6:	4628      	mov	r0, r5
 80087c8:	b003      	add	sp, #12
 80087ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087ce:	2e00      	cmp	r6, #0
 80087d0:	d0d8      	beq.n	8008784 <setvbuf+0x9c>
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	b913      	cbnz	r3, 80087dc <setvbuf+0xf4>
 80087d6:	4638      	mov	r0, r7
 80087d8:	f7ff fee0 	bl	800859c <__sinit>
 80087dc:	f1b8 0f01 	cmp.w	r8, #1
 80087e0:	bf08      	it	eq
 80087e2:	89a3      	ldrheq	r3, [r4, #12]
 80087e4:	6026      	str	r6, [r4, #0]
 80087e6:	bf04      	itt	eq
 80087e8:	f043 0301 	orreq.w	r3, r3, #1
 80087ec:	81a3      	strheq	r3, [r4, #12]
 80087ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087f2:	f013 0208 	ands.w	r2, r3, #8
 80087f6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80087fa:	d01e      	beq.n	800883a <setvbuf+0x152>
 80087fc:	07d9      	lsls	r1, r3, #31
 80087fe:	bf41      	itttt	mi
 8008800:	2200      	movmi	r2, #0
 8008802:	426d      	negmi	r5, r5
 8008804:	60a2      	strmi	r2, [r4, #8]
 8008806:	61a5      	strmi	r5, [r4, #24]
 8008808:	bf58      	it	pl
 800880a:	60a5      	strpl	r5, [r4, #8]
 800880c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800880e:	07d2      	lsls	r2, r2, #31
 8008810:	d401      	bmi.n	8008816 <setvbuf+0x12e>
 8008812:	059b      	lsls	r3, r3, #22
 8008814:	d513      	bpl.n	800883e <setvbuf+0x156>
 8008816:	2500      	movs	r5, #0
 8008818:	e7d5      	b.n	80087c6 <setvbuf+0xde>
 800881a:	4648      	mov	r0, r9
 800881c:	f000 f9c4 	bl	8008ba8 <malloc>
 8008820:	4606      	mov	r6, r0
 8008822:	2800      	cmp	r0, #0
 8008824:	d0b8      	beq.n	8008798 <setvbuf+0xb0>
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800882c:	81a3      	strh	r3, [r4, #12]
 800882e:	464d      	mov	r5, r9
 8008830:	e7cf      	b.n	80087d2 <setvbuf+0xea>
 8008832:	2500      	movs	r5, #0
 8008834:	e7b2      	b.n	800879c <setvbuf+0xb4>
 8008836:	46a9      	mov	r9, r5
 8008838:	e7f5      	b.n	8008826 <setvbuf+0x13e>
 800883a:	60a2      	str	r2, [r4, #8]
 800883c:	e7e6      	b.n	800880c <setvbuf+0x124>
 800883e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008840:	f000 f958 	bl	8008af4 <__retarget_lock_release_recursive>
 8008844:	e7e7      	b.n	8008816 <setvbuf+0x12e>
 8008846:	f04f 35ff 	mov.w	r5, #4294967295
 800884a:	e7bc      	b.n	80087c6 <setvbuf+0xde>
 800884c:	2000001c 	.word	0x2000001c

08008850 <__sread>:
 8008850:	b510      	push	{r4, lr}
 8008852:	460c      	mov	r4, r1
 8008854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008858:	f000 f8fc 	bl	8008a54 <_read_r>
 800885c:	2800      	cmp	r0, #0
 800885e:	bfab      	itete	ge
 8008860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008862:	89a3      	ldrhlt	r3, [r4, #12]
 8008864:	181b      	addge	r3, r3, r0
 8008866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800886a:	bfac      	ite	ge
 800886c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800886e:	81a3      	strhlt	r3, [r4, #12]
 8008870:	bd10      	pop	{r4, pc}

08008872 <__swrite>:
 8008872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008876:	461f      	mov	r7, r3
 8008878:	898b      	ldrh	r3, [r1, #12]
 800887a:	05db      	lsls	r3, r3, #23
 800887c:	4605      	mov	r5, r0
 800887e:	460c      	mov	r4, r1
 8008880:	4616      	mov	r6, r2
 8008882:	d505      	bpl.n	8008890 <__swrite+0x1e>
 8008884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008888:	2302      	movs	r3, #2
 800888a:	2200      	movs	r2, #0
 800888c:	f000 f8d0 	bl	8008a30 <_lseek_r>
 8008890:	89a3      	ldrh	r3, [r4, #12]
 8008892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008896:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800889a:	81a3      	strh	r3, [r4, #12]
 800889c:	4632      	mov	r2, r6
 800889e:	463b      	mov	r3, r7
 80088a0:	4628      	mov	r0, r5
 80088a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088a6:	f000 b8e7 	b.w	8008a78 <_write_r>

080088aa <__sseek>:
 80088aa:	b510      	push	{r4, lr}
 80088ac:	460c      	mov	r4, r1
 80088ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b2:	f000 f8bd 	bl	8008a30 <_lseek_r>
 80088b6:	1c43      	adds	r3, r0, #1
 80088b8:	89a3      	ldrh	r3, [r4, #12]
 80088ba:	bf15      	itete	ne
 80088bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80088be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80088c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80088c6:	81a3      	strheq	r3, [r4, #12]
 80088c8:	bf18      	it	ne
 80088ca:	81a3      	strhne	r3, [r4, #12]
 80088cc:	bd10      	pop	{r4, pc}

080088ce <__sclose>:
 80088ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088d2:	f000 b89d 	b.w	8008a10 <_close_r>

080088d6 <__swbuf_r>:
 80088d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088d8:	460e      	mov	r6, r1
 80088da:	4614      	mov	r4, r2
 80088dc:	4605      	mov	r5, r0
 80088de:	b118      	cbz	r0, 80088e8 <__swbuf_r+0x12>
 80088e0:	6a03      	ldr	r3, [r0, #32]
 80088e2:	b90b      	cbnz	r3, 80088e8 <__swbuf_r+0x12>
 80088e4:	f7ff fe5a 	bl	800859c <__sinit>
 80088e8:	69a3      	ldr	r3, [r4, #24]
 80088ea:	60a3      	str	r3, [r4, #8]
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	071a      	lsls	r2, r3, #28
 80088f0:	d501      	bpl.n	80088f6 <__swbuf_r+0x20>
 80088f2:	6923      	ldr	r3, [r4, #16]
 80088f4:	b943      	cbnz	r3, 8008908 <__swbuf_r+0x32>
 80088f6:	4621      	mov	r1, r4
 80088f8:	4628      	mov	r0, r5
 80088fa:	f000 f82b 	bl	8008954 <__swsetup_r>
 80088fe:	b118      	cbz	r0, 8008908 <__swbuf_r+0x32>
 8008900:	f04f 37ff 	mov.w	r7, #4294967295
 8008904:	4638      	mov	r0, r7
 8008906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008908:	6823      	ldr	r3, [r4, #0]
 800890a:	6922      	ldr	r2, [r4, #16]
 800890c:	1a98      	subs	r0, r3, r2
 800890e:	6963      	ldr	r3, [r4, #20]
 8008910:	b2f6      	uxtb	r6, r6
 8008912:	4283      	cmp	r3, r0
 8008914:	4637      	mov	r7, r6
 8008916:	dc05      	bgt.n	8008924 <__swbuf_r+0x4e>
 8008918:	4621      	mov	r1, r4
 800891a:	4628      	mov	r0, r5
 800891c:	f000 fd4c 	bl	80093b8 <_fflush_r>
 8008920:	2800      	cmp	r0, #0
 8008922:	d1ed      	bne.n	8008900 <__swbuf_r+0x2a>
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	3b01      	subs	r3, #1
 8008928:	60a3      	str	r3, [r4, #8]
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	1c5a      	adds	r2, r3, #1
 800892e:	6022      	str	r2, [r4, #0]
 8008930:	701e      	strb	r6, [r3, #0]
 8008932:	6962      	ldr	r2, [r4, #20]
 8008934:	1c43      	adds	r3, r0, #1
 8008936:	429a      	cmp	r2, r3
 8008938:	d004      	beq.n	8008944 <__swbuf_r+0x6e>
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	07db      	lsls	r3, r3, #31
 800893e:	d5e1      	bpl.n	8008904 <__swbuf_r+0x2e>
 8008940:	2e0a      	cmp	r6, #10
 8008942:	d1df      	bne.n	8008904 <__swbuf_r+0x2e>
 8008944:	4621      	mov	r1, r4
 8008946:	4628      	mov	r0, r5
 8008948:	f000 fd36 	bl	80093b8 <_fflush_r>
 800894c:	2800      	cmp	r0, #0
 800894e:	d0d9      	beq.n	8008904 <__swbuf_r+0x2e>
 8008950:	e7d6      	b.n	8008900 <__swbuf_r+0x2a>
	...

08008954 <__swsetup_r>:
 8008954:	b538      	push	{r3, r4, r5, lr}
 8008956:	4b29      	ldr	r3, [pc, #164]	@ (80089fc <__swsetup_r+0xa8>)
 8008958:	4605      	mov	r5, r0
 800895a:	6818      	ldr	r0, [r3, #0]
 800895c:	460c      	mov	r4, r1
 800895e:	b118      	cbz	r0, 8008968 <__swsetup_r+0x14>
 8008960:	6a03      	ldr	r3, [r0, #32]
 8008962:	b90b      	cbnz	r3, 8008968 <__swsetup_r+0x14>
 8008964:	f7ff fe1a 	bl	800859c <__sinit>
 8008968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896c:	0719      	lsls	r1, r3, #28
 800896e:	d422      	bmi.n	80089b6 <__swsetup_r+0x62>
 8008970:	06da      	lsls	r2, r3, #27
 8008972:	d407      	bmi.n	8008984 <__swsetup_r+0x30>
 8008974:	2209      	movs	r2, #9
 8008976:	602a      	str	r2, [r5, #0]
 8008978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800897c:	81a3      	strh	r3, [r4, #12]
 800897e:	f04f 30ff 	mov.w	r0, #4294967295
 8008982:	e033      	b.n	80089ec <__swsetup_r+0x98>
 8008984:	0758      	lsls	r0, r3, #29
 8008986:	d512      	bpl.n	80089ae <__swsetup_r+0x5a>
 8008988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800898a:	b141      	cbz	r1, 800899e <__swsetup_r+0x4a>
 800898c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008990:	4299      	cmp	r1, r3
 8008992:	d002      	beq.n	800899a <__swsetup_r+0x46>
 8008994:	4628      	mov	r0, r5
 8008996:	f000 f8bd 	bl	8008b14 <_free_r>
 800899a:	2300      	movs	r3, #0
 800899c:	6363      	str	r3, [r4, #52]	@ 0x34
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089a4:	81a3      	strh	r3, [r4, #12]
 80089a6:	2300      	movs	r3, #0
 80089a8:	6063      	str	r3, [r4, #4]
 80089aa:	6923      	ldr	r3, [r4, #16]
 80089ac:	6023      	str	r3, [r4, #0]
 80089ae:	89a3      	ldrh	r3, [r4, #12]
 80089b0:	f043 0308 	orr.w	r3, r3, #8
 80089b4:	81a3      	strh	r3, [r4, #12]
 80089b6:	6923      	ldr	r3, [r4, #16]
 80089b8:	b94b      	cbnz	r3, 80089ce <__swsetup_r+0x7a>
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c4:	d003      	beq.n	80089ce <__swsetup_r+0x7a>
 80089c6:	4621      	mov	r1, r4
 80089c8:	4628      	mov	r0, r5
 80089ca:	f000 fd43 	bl	8009454 <__smakebuf_r>
 80089ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089d2:	f013 0201 	ands.w	r2, r3, #1
 80089d6:	d00a      	beq.n	80089ee <__swsetup_r+0x9a>
 80089d8:	2200      	movs	r2, #0
 80089da:	60a2      	str	r2, [r4, #8]
 80089dc:	6962      	ldr	r2, [r4, #20]
 80089de:	4252      	negs	r2, r2
 80089e0:	61a2      	str	r2, [r4, #24]
 80089e2:	6922      	ldr	r2, [r4, #16]
 80089e4:	b942      	cbnz	r2, 80089f8 <__swsetup_r+0xa4>
 80089e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80089ea:	d1c5      	bne.n	8008978 <__swsetup_r+0x24>
 80089ec:	bd38      	pop	{r3, r4, r5, pc}
 80089ee:	0799      	lsls	r1, r3, #30
 80089f0:	bf58      	it	pl
 80089f2:	6962      	ldrpl	r2, [r4, #20]
 80089f4:	60a2      	str	r2, [r4, #8]
 80089f6:	e7f4      	b.n	80089e2 <__swsetup_r+0x8e>
 80089f8:	2000      	movs	r0, #0
 80089fa:	e7f7      	b.n	80089ec <__swsetup_r+0x98>
 80089fc:	2000001c 	.word	0x2000001c

08008a00 <memset>:
 8008a00:	4402      	add	r2, r0
 8008a02:	4603      	mov	r3, r0
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d100      	bne.n	8008a0a <memset+0xa>
 8008a08:	4770      	bx	lr
 8008a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008a0e:	e7f9      	b.n	8008a04 <memset+0x4>

08008a10 <_close_r>:
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4d06      	ldr	r5, [pc, #24]	@ (8008a2c <_close_r+0x1c>)
 8008a14:	2300      	movs	r3, #0
 8008a16:	4604      	mov	r4, r0
 8008a18:	4608      	mov	r0, r1
 8008a1a:	602b      	str	r3, [r5, #0]
 8008a1c:	f7f8 fbfe 	bl	800121c <_close>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	d102      	bne.n	8008a2a <_close_r+0x1a>
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	b103      	cbz	r3, 8008a2a <_close_r+0x1a>
 8008a28:	6023      	str	r3, [r4, #0]
 8008a2a:	bd38      	pop	{r3, r4, r5, pc}
 8008a2c:	20009704 	.word	0x20009704

08008a30 <_lseek_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4d07      	ldr	r5, [pc, #28]	@ (8008a50 <_lseek_r+0x20>)
 8008a34:	4604      	mov	r4, r0
 8008a36:	4608      	mov	r0, r1
 8008a38:	4611      	mov	r1, r2
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	602a      	str	r2, [r5, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f7f8 fd9c 	bl	800157c <_lseek>
 8008a44:	1c43      	adds	r3, r0, #1
 8008a46:	d102      	bne.n	8008a4e <_lseek_r+0x1e>
 8008a48:	682b      	ldr	r3, [r5, #0]
 8008a4a:	b103      	cbz	r3, 8008a4e <_lseek_r+0x1e>
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	bd38      	pop	{r3, r4, r5, pc}
 8008a50:	20009704 	.word	0x20009704

08008a54 <_read_r>:
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	4d07      	ldr	r5, [pc, #28]	@ (8008a74 <_read_r+0x20>)
 8008a58:	4604      	mov	r4, r0
 8008a5a:	4608      	mov	r0, r1
 8008a5c:	4611      	mov	r1, r2
 8008a5e:	2200      	movs	r2, #0
 8008a60:	602a      	str	r2, [r5, #0]
 8008a62:	461a      	mov	r2, r3
 8008a64:	f7f8 fbe6 	bl	8001234 <_read>
 8008a68:	1c43      	adds	r3, r0, #1
 8008a6a:	d102      	bne.n	8008a72 <_read_r+0x1e>
 8008a6c:	682b      	ldr	r3, [r5, #0]
 8008a6e:	b103      	cbz	r3, 8008a72 <_read_r+0x1e>
 8008a70:	6023      	str	r3, [r4, #0]
 8008a72:	bd38      	pop	{r3, r4, r5, pc}
 8008a74:	20009704 	.word	0x20009704

08008a78 <_write_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d07      	ldr	r5, [pc, #28]	@ (8008a98 <_write_r+0x20>)
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	4608      	mov	r0, r1
 8008a80:	4611      	mov	r1, r2
 8008a82:	2200      	movs	r2, #0
 8008a84:	602a      	str	r2, [r5, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	f7f8 fba8 	bl	80011dc <_write>
 8008a8c:	1c43      	adds	r3, r0, #1
 8008a8e:	d102      	bne.n	8008a96 <_write_r+0x1e>
 8008a90:	682b      	ldr	r3, [r5, #0]
 8008a92:	b103      	cbz	r3, 8008a96 <_write_r+0x1e>
 8008a94:	6023      	str	r3, [r4, #0]
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	20009704 	.word	0x20009704

08008a9c <__errno>:
 8008a9c:	4b01      	ldr	r3, [pc, #4]	@ (8008aa4 <__errno+0x8>)
 8008a9e:	6818      	ldr	r0, [r3, #0]
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	2000001c 	.word	0x2000001c

08008aa8 <__libc_init_array>:
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8008ae0 <__libc_init_array+0x38>)
 8008aac:	4c0d      	ldr	r4, [pc, #52]	@ (8008ae4 <__libc_init_array+0x3c>)
 8008aae:	1b64      	subs	r4, r4, r5
 8008ab0:	10a4      	asrs	r4, r4, #2
 8008ab2:	2600      	movs	r6, #0
 8008ab4:	42a6      	cmp	r6, r4
 8008ab6:	d109      	bne.n	8008acc <__libc_init_array+0x24>
 8008ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8008ae8 <__libc_init_array+0x40>)
 8008aba:	4c0c      	ldr	r4, [pc, #48]	@ (8008aec <__libc_init_array+0x44>)
 8008abc:	f000 fd38 	bl	8009530 <_init>
 8008ac0:	1b64      	subs	r4, r4, r5
 8008ac2:	10a4      	asrs	r4, r4, #2
 8008ac4:	2600      	movs	r6, #0
 8008ac6:	42a6      	cmp	r6, r4
 8008ac8:	d105      	bne.n	8008ad6 <__libc_init_array+0x2e>
 8008aca:	bd70      	pop	{r4, r5, r6, pc}
 8008acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ad0:	4798      	blx	r3
 8008ad2:	3601      	adds	r6, #1
 8008ad4:	e7ee      	b.n	8008ab4 <__libc_init_array+0xc>
 8008ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ada:	4798      	blx	r3
 8008adc:	3601      	adds	r6, #1
 8008ade:	e7f2      	b.n	8008ac6 <__libc_init_array+0x1e>
 8008ae0:	08009714 	.word	0x08009714
 8008ae4:	08009714 	.word	0x08009714
 8008ae8:	08009714 	.word	0x08009714
 8008aec:	08009718 	.word	0x08009718

08008af0 <__retarget_lock_init_recursive>:
 8008af0:	4770      	bx	lr

08008af2 <__retarget_lock_acquire_recursive>:
 8008af2:	4770      	bx	lr

08008af4 <__retarget_lock_release_recursive>:
 8008af4:	4770      	bx	lr

08008af6 <memcpy>:
 8008af6:	440a      	add	r2, r1
 8008af8:	4291      	cmp	r1, r2
 8008afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8008afe:	d100      	bne.n	8008b02 <memcpy+0xc>
 8008b00:	4770      	bx	lr
 8008b02:	b510      	push	{r4, lr}
 8008b04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b0c:	4291      	cmp	r1, r2
 8008b0e:	d1f9      	bne.n	8008b04 <memcpy+0xe>
 8008b10:	bd10      	pop	{r4, pc}
	...

08008b14 <_free_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	4605      	mov	r5, r0
 8008b18:	2900      	cmp	r1, #0
 8008b1a:	d041      	beq.n	8008ba0 <_free_r+0x8c>
 8008b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b20:	1f0c      	subs	r4, r1, #4
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	bfb8      	it	lt
 8008b26:	18e4      	addlt	r4, r4, r3
 8008b28:	f000 f8e8 	bl	8008cfc <__malloc_lock>
 8008b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ba4 <_free_r+0x90>)
 8008b2e:	6813      	ldr	r3, [r2, #0]
 8008b30:	b933      	cbnz	r3, 8008b40 <_free_r+0x2c>
 8008b32:	6063      	str	r3, [r4, #4]
 8008b34:	6014      	str	r4, [r2, #0]
 8008b36:	4628      	mov	r0, r5
 8008b38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b3c:	f000 b8e4 	b.w	8008d08 <__malloc_unlock>
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	d908      	bls.n	8008b56 <_free_r+0x42>
 8008b44:	6820      	ldr	r0, [r4, #0]
 8008b46:	1821      	adds	r1, r4, r0
 8008b48:	428b      	cmp	r3, r1
 8008b4a:	bf01      	itttt	eq
 8008b4c:	6819      	ldreq	r1, [r3, #0]
 8008b4e:	685b      	ldreq	r3, [r3, #4]
 8008b50:	1809      	addeq	r1, r1, r0
 8008b52:	6021      	streq	r1, [r4, #0]
 8008b54:	e7ed      	b.n	8008b32 <_free_r+0x1e>
 8008b56:	461a      	mov	r2, r3
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	b10b      	cbz	r3, 8008b60 <_free_r+0x4c>
 8008b5c:	42a3      	cmp	r3, r4
 8008b5e:	d9fa      	bls.n	8008b56 <_free_r+0x42>
 8008b60:	6811      	ldr	r1, [r2, #0]
 8008b62:	1850      	adds	r0, r2, r1
 8008b64:	42a0      	cmp	r0, r4
 8008b66:	d10b      	bne.n	8008b80 <_free_r+0x6c>
 8008b68:	6820      	ldr	r0, [r4, #0]
 8008b6a:	4401      	add	r1, r0
 8008b6c:	1850      	adds	r0, r2, r1
 8008b6e:	4283      	cmp	r3, r0
 8008b70:	6011      	str	r1, [r2, #0]
 8008b72:	d1e0      	bne.n	8008b36 <_free_r+0x22>
 8008b74:	6818      	ldr	r0, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	6053      	str	r3, [r2, #4]
 8008b7a:	4408      	add	r0, r1
 8008b7c:	6010      	str	r0, [r2, #0]
 8008b7e:	e7da      	b.n	8008b36 <_free_r+0x22>
 8008b80:	d902      	bls.n	8008b88 <_free_r+0x74>
 8008b82:	230c      	movs	r3, #12
 8008b84:	602b      	str	r3, [r5, #0]
 8008b86:	e7d6      	b.n	8008b36 <_free_r+0x22>
 8008b88:	6820      	ldr	r0, [r4, #0]
 8008b8a:	1821      	adds	r1, r4, r0
 8008b8c:	428b      	cmp	r3, r1
 8008b8e:	bf04      	itt	eq
 8008b90:	6819      	ldreq	r1, [r3, #0]
 8008b92:	685b      	ldreq	r3, [r3, #4]
 8008b94:	6063      	str	r3, [r4, #4]
 8008b96:	bf04      	itt	eq
 8008b98:	1809      	addeq	r1, r1, r0
 8008b9a:	6021      	streq	r1, [r4, #0]
 8008b9c:	6054      	str	r4, [r2, #4]
 8008b9e:	e7ca      	b.n	8008b36 <_free_r+0x22>
 8008ba0:	bd38      	pop	{r3, r4, r5, pc}
 8008ba2:	bf00      	nop
 8008ba4:	20009710 	.word	0x20009710

08008ba8 <malloc>:
 8008ba8:	4b02      	ldr	r3, [pc, #8]	@ (8008bb4 <malloc+0xc>)
 8008baa:	4601      	mov	r1, r0
 8008bac:	6818      	ldr	r0, [r3, #0]
 8008bae:	f000 b825 	b.w	8008bfc <_malloc_r>
 8008bb2:	bf00      	nop
 8008bb4:	2000001c 	.word	0x2000001c

08008bb8 <sbrk_aligned>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	4e0f      	ldr	r6, [pc, #60]	@ (8008bf8 <sbrk_aligned+0x40>)
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	6831      	ldr	r1, [r6, #0]
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	b911      	cbnz	r1, 8008bca <sbrk_aligned+0x12>
 8008bc4:	f000 fca4 	bl	8009510 <_sbrk_r>
 8008bc8:	6030      	str	r0, [r6, #0]
 8008bca:	4621      	mov	r1, r4
 8008bcc:	4628      	mov	r0, r5
 8008bce:	f000 fc9f 	bl	8009510 <_sbrk_r>
 8008bd2:	1c43      	adds	r3, r0, #1
 8008bd4:	d103      	bne.n	8008bde <sbrk_aligned+0x26>
 8008bd6:	f04f 34ff 	mov.w	r4, #4294967295
 8008bda:	4620      	mov	r0, r4
 8008bdc:	bd70      	pop	{r4, r5, r6, pc}
 8008bde:	1cc4      	adds	r4, r0, #3
 8008be0:	f024 0403 	bic.w	r4, r4, #3
 8008be4:	42a0      	cmp	r0, r4
 8008be6:	d0f8      	beq.n	8008bda <sbrk_aligned+0x22>
 8008be8:	1a21      	subs	r1, r4, r0
 8008bea:	4628      	mov	r0, r5
 8008bec:	f000 fc90 	bl	8009510 <_sbrk_r>
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	d1f2      	bne.n	8008bda <sbrk_aligned+0x22>
 8008bf4:	e7ef      	b.n	8008bd6 <sbrk_aligned+0x1e>
 8008bf6:	bf00      	nop
 8008bf8:	2000970c 	.word	0x2000970c

08008bfc <_malloc_r>:
 8008bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c00:	1ccd      	adds	r5, r1, #3
 8008c02:	f025 0503 	bic.w	r5, r5, #3
 8008c06:	3508      	adds	r5, #8
 8008c08:	2d0c      	cmp	r5, #12
 8008c0a:	bf38      	it	cc
 8008c0c:	250c      	movcc	r5, #12
 8008c0e:	2d00      	cmp	r5, #0
 8008c10:	4606      	mov	r6, r0
 8008c12:	db01      	blt.n	8008c18 <_malloc_r+0x1c>
 8008c14:	42a9      	cmp	r1, r5
 8008c16:	d904      	bls.n	8008c22 <_malloc_r+0x26>
 8008c18:	230c      	movs	r3, #12
 8008c1a:	6033      	str	r3, [r6, #0]
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008cf8 <_malloc_r+0xfc>
 8008c26:	f000 f869 	bl	8008cfc <__malloc_lock>
 8008c2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008c2e:	461c      	mov	r4, r3
 8008c30:	bb44      	cbnz	r4, 8008c84 <_malloc_r+0x88>
 8008c32:	4629      	mov	r1, r5
 8008c34:	4630      	mov	r0, r6
 8008c36:	f7ff ffbf 	bl	8008bb8 <sbrk_aligned>
 8008c3a:	1c43      	adds	r3, r0, #1
 8008c3c:	4604      	mov	r4, r0
 8008c3e:	d158      	bne.n	8008cf2 <_malloc_r+0xf6>
 8008c40:	f8d8 4000 	ldr.w	r4, [r8]
 8008c44:	4627      	mov	r7, r4
 8008c46:	2f00      	cmp	r7, #0
 8008c48:	d143      	bne.n	8008cd2 <_malloc_r+0xd6>
 8008c4a:	2c00      	cmp	r4, #0
 8008c4c:	d04b      	beq.n	8008ce6 <_malloc_r+0xea>
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	4639      	mov	r1, r7
 8008c52:	4630      	mov	r0, r6
 8008c54:	eb04 0903 	add.w	r9, r4, r3
 8008c58:	f000 fc5a 	bl	8009510 <_sbrk_r>
 8008c5c:	4581      	cmp	r9, r0
 8008c5e:	d142      	bne.n	8008ce6 <_malloc_r+0xea>
 8008c60:	6821      	ldr	r1, [r4, #0]
 8008c62:	1a6d      	subs	r5, r5, r1
 8008c64:	4629      	mov	r1, r5
 8008c66:	4630      	mov	r0, r6
 8008c68:	f7ff ffa6 	bl	8008bb8 <sbrk_aligned>
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	d03a      	beq.n	8008ce6 <_malloc_r+0xea>
 8008c70:	6823      	ldr	r3, [r4, #0]
 8008c72:	442b      	add	r3, r5
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	f8d8 3000 	ldr.w	r3, [r8]
 8008c7a:	685a      	ldr	r2, [r3, #4]
 8008c7c:	bb62      	cbnz	r2, 8008cd8 <_malloc_r+0xdc>
 8008c7e:	f8c8 7000 	str.w	r7, [r8]
 8008c82:	e00f      	b.n	8008ca4 <_malloc_r+0xa8>
 8008c84:	6822      	ldr	r2, [r4, #0]
 8008c86:	1b52      	subs	r2, r2, r5
 8008c88:	d420      	bmi.n	8008ccc <_malloc_r+0xd0>
 8008c8a:	2a0b      	cmp	r2, #11
 8008c8c:	d917      	bls.n	8008cbe <_malloc_r+0xc2>
 8008c8e:	1961      	adds	r1, r4, r5
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	6025      	str	r5, [r4, #0]
 8008c94:	bf18      	it	ne
 8008c96:	6059      	strne	r1, [r3, #4]
 8008c98:	6863      	ldr	r3, [r4, #4]
 8008c9a:	bf08      	it	eq
 8008c9c:	f8c8 1000 	streq.w	r1, [r8]
 8008ca0:	5162      	str	r2, [r4, r5]
 8008ca2:	604b      	str	r3, [r1, #4]
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f000 f82f 	bl	8008d08 <__malloc_unlock>
 8008caa:	f104 000b 	add.w	r0, r4, #11
 8008cae:	1d23      	adds	r3, r4, #4
 8008cb0:	f020 0007 	bic.w	r0, r0, #7
 8008cb4:	1ac2      	subs	r2, r0, r3
 8008cb6:	bf1c      	itt	ne
 8008cb8:	1a1b      	subne	r3, r3, r0
 8008cba:	50a3      	strne	r3, [r4, r2]
 8008cbc:	e7af      	b.n	8008c1e <_malloc_r+0x22>
 8008cbe:	6862      	ldr	r2, [r4, #4]
 8008cc0:	42a3      	cmp	r3, r4
 8008cc2:	bf0c      	ite	eq
 8008cc4:	f8c8 2000 	streq.w	r2, [r8]
 8008cc8:	605a      	strne	r2, [r3, #4]
 8008cca:	e7eb      	b.n	8008ca4 <_malloc_r+0xa8>
 8008ccc:	4623      	mov	r3, r4
 8008cce:	6864      	ldr	r4, [r4, #4]
 8008cd0:	e7ae      	b.n	8008c30 <_malloc_r+0x34>
 8008cd2:	463c      	mov	r4, r7
 8008cd4:	687f      	ldr	r7, [r7, #4]
 8008cd6:	e7b6      	b.n	8008c46 <_malloc_r+0x4a>
 8008cd8:	461a      	mov	r2, r3
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	42a3      	cmp	r3, r4
 8008cde:	d1fb      	bne.n	8008cd8 <_malloc_r+0xdc>
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	6053      	str	r3, [r2, #4]
 8008ce4:	e7de      	b.n	8008ca4 <_malloc_r+0xa8>
 8008ce6:	230c      	movs	r3, #12
 8008ce8:	6033      	str	r3, [r6, #0]
 8008cea:	4630      	mov	r0, r6
 8008cec:	f000 f80c 	bl	8008d08 <__malloc_unlock>
 8008cf0:	e794      	b.n	8008c1c <_malloc_r+0x20>
 8008cf2:	6005      	str	r5, [r0, #0]
 8008cf4:	e7d6      	b.n	8008ca4 <_malloc_r+0xa8>
 8008cf6:	bf00      	nop
 8008cf8:	20009710 	.word	0x20009710

08008cfc <__malloc_lock>:
 8008cfc:	4801      	ldr	r0, [pc, #4]	@ (8008d04 <__malloc_lock+0x8>)
 8008cfe:	f7ff bef8 	b.w	8008af2 <__retarget_lock_acquire_recursive>
 8008d02:	bf00      	nop
 8008d04:	20009708 	.word	0x20009708

08008d08 <__malloc_unlock>:
 8008d08:	4801      	ldr	r0, [pc, #4]	@ (8008d10 <__malloc_unlock+0x8>)
 8008d0a:	f7ff bef3 	b.w	8008af4 <__retarget_lock_release_recursive>
 8008d0e:	bf00      	nop
 8008d10:	20009708 	.word	0x20009708

08008d14 <__sfputc_r>:
 8008d14:	6893      	ldr	r3, [r2, #8]
 8008d16:	3b01      	subs	r3, #1
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	b410      	push	{r4}
 8008d1c:	6093      	str	r3, [r2, #8]
 8008d1e:	da08      	bge.n	8008d32 <__sfputc_r+0x1e>
 8008d20:	6994      	ldr	r4, [r2, #24]
 8008d22:	42a3      	cmp	r3, r4
 8008d24:	db01      	blt.n	8008d2a <__sfputc_r+0x16>
 8008d26:	290a      	cmp	r1, #10
 8008d28:	d103      	bne.n	8008d32 <__sfputc_r+0x1e>
 8008d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d2e:	f7ff bdd2 	b.w	80088d6 <__swbuf_r>
 8008d32:	6813      	ldr	r3, [r2, #0]
 8008d34:	1c58      	adds	r0, r3, #1
 8008d36:	6010      	str	r0, [r2, #0]
 8008d38:	7019      	strb	r1, [r3, #0]
 8008d3a:	4608      	mov	r0, r1
 8008d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d40:	4770      	bx	lr

08008d42 <__sfputs_r>:
 8008d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d44:	4606      	mov	r6, r0
 8008d46:	460f      	mov	r7, r1
 8008d48:	4614      	mov	r4, r2
 8008d4a:	18d5      	adds	r5, r2, r3
 8008d4c:	42ac      	cmp	r4, r5
 8008d4e:	d101      	bne.n	8008d54 <__sfputs_r+0x12>
 8008d50:	2000      	movs	r0, #0
 8008d52:	e007      	b.n	8008d64 <__sfputs_r+0x22>
 8008d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d58:	463a      	mov	r2, r7
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7ff ffda 	bl	8008d14 <__sfputc_r>
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	d1f3      	bne.n	8008d4c <__sfputs_r+0xa>
 8008d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d68 <_vfiprintf_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	460d      	mov	r5, r1
 8008d6e:	b09d      	sub	sp, #116	@ 0x74
 8008d70:	4614      	mov	r4, r2
 8008d72:	4698      	mov	r8, r3
 8008d74:	4606      	mov	r6, r0
 8008d76:	b118      	cbz	r0, 8008d80 <_vfiprintf_r+0x18>
 8008d78:	6a03      	ldr	r3, [r0, #32]
 8008d7a:	b90b      	cbnz	r3, 8008d80 <_vfiprintf_r+0x18>
 8008d7c:	f7ff fc0e 	bl	800859c <__sinit>
 8008d80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d82:	07d9      	lsls	r1, r3, #31
 8008d84:	d405      	bmi.n	8008d92 <_vfiprintf_r+0x2a>
 8008d86:	89ab      	ldrh	r3, [r5, #12]
 8008d88:	059a      	lsls	r2, r3, #22
 8008d8a:	d402      	bmi.n	8008d92 <_vfiprintf_r+0x2a>
 8008d8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d8e:	f7ff feb0 	bl	8008af2 <__retarget_lock_acquire_recursive>
 8008d92:	89ab      	ldrh	r3, [r5, #12]
 8008d94:	071b      	lsls	r3, r3, #28
 8008d96:	d501      	bpl.n	8008d9c <_vfiprintf_r+0x34>
 8008d98:	692b      	ldr	r3, [r5, #16]
 8008d9a:	b99b      	cbnz	r3, 8008dc4 <_vfiprintf_r+0x5c>
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	4630      	mov	r0, r6
 8008da0:	f7ff fdd8 	bl	8008954 <__swsetup_r>
 8008da4:	b170      	cbz	r0, 8008dc4 <_vfiprintf_r+0x5c>
 8008da6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008da8:	07dc      	lsls	r4, r3, #31
 8008daa:	d504      	bpl.n	8008db6 <_vfiprintf_r+0x4e>
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	b01d      	add	sp, #116	@ 0x74
 8008db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	0598      	lsls	r0, r3, #22
 8008dba:	d4f7      	bmi.n	8008dac <_vfiprintf_r+0x44>
 8008dbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dbe:	f7ff fe99 	bl	8008af4 <__retarget_lock_release_recursive>
 8008dc2:	e7f3      	b.n	8008dac <_vfiprintf_r+0x44>
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dc8:	2320      	movs	r3, #32
 8008dca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008dce:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dd2:	2330      	movs	r3, #48	@ 0x30
 8008dd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008f84 <_vfiprintf_r+0x21c>
 8008dd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ddc:	f04f 0901 	mov.w	r9, #1
 8008de0:	4623      	mov	r3, r4
 8008de2:	469a      	mov	sl, r3
 8008de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008de8:	b10a      	cbz	r2, 8008dee <_vfiprintf_r+0x86>
 8008dea:	2a25      	cmp	r2, #37	@ 0x25
 8008dec:	d1f9      	bne.n	8008de2 <_vfiprintf_r+0x7a>
 8008dee:	ebba 0b04 	subs.w	fp, sl, r4
 8008df2:	d00b      	beq.n	8008e0c <_vfiprintf_r+0xa4>
 8008df4:	465b      	mov	r3, fp
 8008df6:	4622      	mov	r2, r4
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7ff ffa1 	bl	8008d42 <__sfputs_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	f000 80a7 	beq.w	8008f54 <_vfiprintf_r+0x1ec>
 8008e06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e08:	445a      	add	r2, fp
 8008e0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 809f 	beq.w	8008f54 <_vfiprintf_r+0x1ec>
 8008e16:	2300      	movs	r3, #0
 8008e18:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e20:	f10a 0a01 	add.w	sl, sl, #1
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	9307      	str	r3, [sp, #28]
 8008e28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e2e:	4654      	mov	r4, sl
 8008e30:	2205      	movs	r2, #5
 8008e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e36:	4853      	ldr	r0, [pc, #332]	@ (8008f84 <_vfiprintf_r+0x21c>)
 8008e38:	f7f7 f9da 	bl	80001f0 <memchr>
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	b9d8      	cbnz	r0, 8008e78 <_vfiprintf_r+0x110>
 8008e40:	06d1      	lsls	r1, r2, #27
 8008e42:	bf44      	itt	mi
 8008e44:	2320      	movmi	r3, #32
 8008e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e4a:	0713      	lsls	r3, r2, #28
 8008e4c:	bf44      	itt	mi
 8008e4e:	232b      	movmi	r3, #43	@ 0x2b
 8008e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e54:	f89a 3000 	ldrb.w	r3, [sl]
 8008e58:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e5a:	d015      	beq.n	8008e88 <_vfiprintf_r+0x120>
 8008e5c:	9a07      	ldr	r2, [sp, #28]
 8008e5e:	4654      	mov	r4, sl
 8008e60:	2000      	movs	r0, #0
 8008e62:	f04f 0c0a 	mov.w	ip, #10
 8008e66:	4621      	mov	r1, r4
 8008e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e6c:	3b30      	subs	r3, #48	@ 0x30
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	d94b      	bls.n	8008f0a <_vfiprintf_r+0x1a2>
 8008e72:	b1b0      	cbz	r0, 8008ea2 <_vfiprintf_r+0x13a>
 8008e74:	9207      	str	r2, [sp, #28]
 8008e76:	e014      	b.n	8008ea2 <_vfiprintf_r+0x13a>
 8008e78:	eba0 0308 	sub.w	r3, r0, r8
 8008e7c:	fa09 f303 	lsl.w	r3, r9, r3
 8008e80:	4313      	orrs	r3, r2
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	46a2      	mov	sl, r4
 8008e86:	e7d2      	b.n	8008e2e <_vfiprintf_r+0xc6>
 8008e88:	9b03      	ldr	r3, [sp, #12]
 8008e8a:	1d19      	adds	r1, r3, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	9103      	str	r1, [sp, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	bfbb      	ittet	lt
 8008e94:	425b      	neglt	r3, r3
 8008e96:	f042 0202 	orrlt.w	r2, r2, #2
 8008e9a:	9307      	strge	r3, [sp, #28]
 8008e9c:	9307      	strlt	r3, [sp, #28]
 8008e9e:	bfb8      	it	lt
 8008ea0:	9204      	strlt	r2, [sp, #16]
 8008ea2:	7823      	ldrb	r3, [r4, #0]
 8008ea4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ea6:	d10a      	bne.n	8008ebe <_vfiprintf_r+0x156>
 8008ea8:	7863      	ldrb	r3, [r4, #1]
 8008eaa:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eac:	d132      	bne.n	8008f14 <_vfiprintf_r+0x1ac>
 8008eae:	9b03      	ldr	r3, [sp, #12]
 8008eb0:	1d1a      	adds	r2, r3, #4
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	9203      	str	r2, [sp, #12]
 8008eb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008eba:	3402      	adds	r4, #2
 8008ebc:	9305      	str	r3, [sp, #20]
 8008ebe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008f94 <_vfiprintf_r+0x22c>
 8008ec2:	7821      	ldrb	r1, [r4, #0]
 8008ec4:	2203      	movs	r2, #3
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	f7f7 f992 	bl	80001f0 <memchr>
 8008ecc:	b138      	cbz	r0, 8008ede <_vfiprintf_r+0x176>
 8008ece:	9b04      	ldr	r3, [sp, #16]
 8008ed0:	eba0 000a 	sub.w	r0, r0, sl
 8008ed4:	2240      	movs	r2, #64	@ 0x40
 8008ed6:	4082      	lsls	r2, r0
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	3401      	adds	r4, #1
 8008edc:	9304      	str	r3, [sp, #16]
 8008ede:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee2:	4829      	ldr	r0, [pc, #164]	@ (8008f88 <_vfiprintf_r+0x220>)
 8008ee4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ee8:	2206      	movs	r2, #6
 8008eea:	f7f7 f981 	bl	80001f0 <memchr>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d03f      	beq.n	8008f72 <_vfiprintf_r+0x20a>
 8008ef2:	4b26      	ldr	r3, [pc, #152]	@ (8008f8c <_vfiprintf_r+0x224>)
 8008ef4:	bb1b      	cbnz	r3, 8008f3e <_vfiprintf_r+0x1d6>
 8008ef6:	9b03      	ldr	r3, [sp, #12]
 8008ef8:	3307      	adds	r3, #7
 8008efa:	f023 0307 	bic.w	r3, r3, #7
 8008efe:	3308      	adds	r3, #8
 8008f00:	9303      	str	r3, [sp, #12]
 8008f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f04:	443b      	add	r3, r7
 8008f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f08:	e76a      	b.n	8008de0 <_vfiprintf_r+0x78>
 8008f0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f0e:	460c      	mov	r4, r1
 8008f10:	2001      	movs	r0, #1
 8008f12:	e7a8      	b.n	8008e66 <_vfiprintf_r+0xfe>
 8008f14:	2300      	movs	r3, #0
 8008f16:	3401      	adds	r4, #1
 8008f18:	9305      	str	r3, [sp, #20]
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	f04f 0c0a 	mov.w	ip, #10
 8008f20:	4620      	mov	r0, r4
 8008f22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f26:	3a30      	subs	r2, #48	@ 0x30
 8008f28:	2a09      	cmp	r2, #9
 8008f2a:	d903      	bls.n	8008f34 <_vfiprintf_r+0x1cc>
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d0c6      	beq.n	8008ebe <_vfiprintf_r+0x156>
 8008f30:	9105      	str	r1, [sp, #20]
 8008f32:	e7c4      	b.n	8008ebe <_vfiprintf_r+0x156>
 8008f34:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f38:	4604      	mov	r4, r0
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e7f0      	b.n	8008f20 <_vfiprintf_r+0x1b8>
 8008f3e:	ab03      	add	r3, sp, #12
 8008f40:	9300      	str	r3, [sp, #0]
 8008f42:	462a      	mov	r2, r5
 8008f44:	4b12      	ldr	r3, [pc, #72]	@ (8008f90 <_vfiprintf_r+0x228>)
 8008f46:	a904      	add	r1, sp, #16
 8008f48:	4630      	mov	r0, r6
 8008f4a:	f3af 8000 	nop.w
 8008f4e:	4607      	mov	r7, r0
 8008f50:	1c78      	adds	r0, r7, #1
 8008f52:	d1d6      	bne.n	8008f02 <_vfiprintf_r+0x19a>
 8008f54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f56:	07d9      	lsls	r1, r3, #31
 8008f58:	d405      	bmi.n	8008f66 <_vfiprintf_r+0x1fe>
 8008f5a:	89ab      	ldrh	r3, [r5, #12]
 8008f5c:	059a      	lsls	r2, r3, #22
 8008f5e:	d402      	bmi.n	8008f66 <_vfiprintf_r+0x1fe>
 8008f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f62:	f7ff fdc7 	bl	8008af4 <__retarget_lock_release_recursive>
 8008f66:	89ab      	ldrh	r3, [r5, #12]
 8008f68:	065b      	lsls	r3, r3, #25
 8008f6a:	f53f af1f 	bmi.w	8008dac <_vfiprintf_r+0x44>
 8008f6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f70:	e71e      	b.n	8008db0 <_vfiprintf_r+0x48>
 8008f72:	ab03      	add	r3, sp, #12
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	462a      	mov	r2, r5
 8008f78:	4b05      	ldr	r3, [pc, #20]	@ (8008f90 <_vfiprintf_r+0x228>)
 8008f7a:	a904      	add	r1, sp, #16
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	f000 f879 	bl	8009074 <_printf_i>
 8008f82:	e7e4      	b.n	8008f4e <_vfiprintf_r+0x1e6>
 8008f84:	080096d8 	.word	0x080096d8
 8008f88:	080096e2 	.word	0x080096e2
 8008f8c:	00000000 	.word	0x00000000
 8008f90:	08008d43 	.word	0x08008d43
 8008f94:	080096de 	.word	0x080096de

08008f98 <_printf_common>:
 8008f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f9c:	4616      	mov	r6, r2
 8008f9e:	4698      	mov	r8, r3
 8008fa0:	688a      	ldr	r2, [r1, #8]
 8008fa2:	690b      	ldr	r3, [r1, #16]
 8008fa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	bfb8      	it	lt
 8008fac:	4613      	movlt	r3, r2
 8008fae:	6033      	str	r3, [r6, #0]
 8008fb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008fb4:	4607      	mov	r7, r0
 8008fb6:	460c      	mov	r4, r1
 8008fb8:	b10a      	cbz	r2, 8008fbe <_printf_common+0x26>
 8008fba:	3301      	adds	r3, #1
 8008fbc:	6033      	str	r3, [r6, #0]
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	0699      	lsls	r1, r3, #26
 8008fc2:	bf42      	ittt	mi
 8008fc4:	6833      	ldrmi	r3, [r6, #0]
 8008fc6:	3302      	addmi	r3, #2
 8008fc8:	6033      	strmi	r3, [r6, #0]
 8008fca:	6825      	ldr	r5, [r4, #0]
 8008fcc:	f015 0506 	ands.w	r5, r5, #6
 8008fd0:	d106      	bne.n	8008fe0 <_printf_common+0x48>
 8008fd2:	f104 0a19 	add.w	sl, r4, #25
 8008fd6:	68e3      	ldr	r3, [r4, #12]
 8008fd8:	6832      	ldr	r2, [r6, #0]
 8008fda:	1a9b      	subs	r3, r3, r2
 8008fdc:	42ab      	cmp	r3, r5
 8008fde:	dc26      	bgt.n	800902e <_printf_common+0x96>
 8008fe0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008fe4:	6822      	ldr	r2, [r4, #0]
 8008fe6:	3b00      	subs	r3, #0
 8008fe8:	bf18      	it	ne
 8008fea:	2301      	movne	r3, #1
 8008fec:	0692      	lsls	r2, r2, #26
 8008fee:	d42b      	bmi.n	8009048 <_printf_common+0xb0>
 8008ff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ff4:	4641      	mov	r1, r8
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	47c8      	blx	r9
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	d01e      	beq.n	800903c <_printf_common+0xa4>
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	6922      	ldr	r2, [r4, #16]
 8009002:	f003 0306 	and.w	r3, r3, #6
 8009006:	2b04      	cmp	r3, #4
 8009008:	bf02      	ittt	eq
 800900a:	68e5      	ldreq	r5, [r4, #12]
 800900c:	6833      	ldreq	r3, [r6, #0]
 800900e:	1aed      	subeq	r5, r5, r3
 8009010:	68a3      	ldr	r3, [r4, #8]
 8009012:	bf0c      	ite	eq
 8009014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009018:	2500      	movne	r5, #0
 800901a:	4293      	cmp	r3, r2
 800901c:	bfc4      	itt	gt
 800901e:	1a9b      	subgt	r3, r3, r2
 8009020:	18ed      	addgt	r5, r5, r3
 8009022:	2600      	movs	r6, #0
 8009024:	341a      	adds	r4, #26
 8009026:	42b5      	cmp	r5, r6
 8009028:	d11a      	bne.n	8009060 <_printf_common+0xc8>
 800902a:	2000      	movs	r0, #0
 800902c:	e008      	b.n	8009040 <_printf_common+0xa8>
 800902e:	2301      	movs	r3, #1
 8009030:	4652      	mov	r2, sl
 8009032:	4641      	mov	r1, r8
 8009034:	4638      	mov	r0, r7
 8009036:	47c8      	blx	r9
 8009038:	3001      	adds	r0, #1
 800903a:	d103      	bne.n	8009044 <_printf_common+0xac>
 800903c:	f04f 30ff 	mov.w	r0, #4294967295
 8009040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009044:	3501      	adds	r5, #1
 8009046:	e7c6      	b.n	8008fd6 <_printf_common+0x3e>
 8009048:	18e1      	adds	r1, r4, r3
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	2030      	movs	r0, #48	@ 0x30
 800904e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009052:	4422      	add	r2, r4
 8009054:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800905c:	3302      	adds	r3, #2
 800905e:	e7c7      	b.n	8008ff0 <_printf_common+0x58>
 8009060:	2301      	movs	r3, #1
 8009062:	4622      	mov	r2, r4
 8009064:	4641      	mov	r1, r8
 8009066:	4638      	mov	r0, r7
 8009068:	47c8      	blx	r9
 800906a:	3001      	adds	r0, #1
 800906c:	d0e6      	beq.n	800903c <_printf_common+0xa4>
 800906e:	3601      	adds	r6, #1
 8009070:	e7d9      	b.n	8009026 <_printf_common+0x8e>
	...

08009074 <_printf_i>:
 8009074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009078:	7e0f      	ldrb	r7, [r1, #24]
 800907a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800907c:	2f78      	cmp	r7, #120	@ 0x78
 800907e:	4691      	mov	r9, r2
 8009080:	4680      	mov	r8, r0
 8009082:	460c      	mov	r4, r1
 8009084:	469a      	mov	sl, r3
 8009086:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800908a:	d807      	bhi.n	800909c <_printf_i+0x28>
 800908c:	2f62      	cmp	r7, #98	@ 0x62
 800908e:	d80a      	bhi.n	80090a6 <_printf_i+0x32>
 8009090:	2f00      	cmp	r7, #0
 8009092:	f000 80d1 	beq.w	8009238 <_printf_i+0x1c4>
 8009096:	2f58      	cmp	r7, #88	@ 0x58
 8009098:	f000 80b8 	beq.w	800920c <_printf_i+0x198>
 800909c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80090a4:	e03a      	b.n	800911c <_printf_i+0xa8>
 80090a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80090aa:	2b15      	cmp	r3, #21
 80090ac:	d8f6      	bhi.n	800909c <_printf_i+0x28>
 80090ae:	a101      	add	r1, pc, #4	@ (adr r1, 80090b4 <_printf_i+0x40>)
 80090b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090b4:	0800910d 	.word	0x0800910d
 80090b8:	08009121 	.word	0x08009121
 80090bc:	0800909d 	.word	0x0800909d
 80090c0:	0800909d 	.word	0x0800909d
 80090c4:	0800909d 	.word	0x0800909d
 80090c8:	0800909d 	.word	0x0800909d
 80090cc:	08009121 	.word	0x08009121
 80090d0:	0800909d 	.word	0x0800909d
 80090d4:	0800909d 	.word	0x0800909d
 80090d8:	0800909d 	.word	0x0800909d
 80090dc:	0800909d 	.word	0x0800909d
 80090e0:	0800921f 	.word	0x0800921f
 80090e4:	0800914b 	.word	0x0800914b
 80090e8:	080091d9 	.word	0x080091d9
 80090ec:	0800909d 	.word	0x0800909d
 80090f0:	0800909d 	.word	0x0800909d
 80090f4:	08009241 	.word	0x08009241
 80090f8:	0800909d 	.word	0x0800909d
 80090fc:	0800914b 	.word	0x0800914b
 8009100:	0800909d 	.word	0x0800909d
 8009104:	0800909d 	.word	0x0800909d
 8009108:	080091e1 	.word	0x080091e1
 800910c:	6833      	ldr	r3, [r6, #0]
 800910e:	1d1a      	adds	r2, r3, #4
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	6032      	str	r2, [r6, #0]
 8009114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009118:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800911c:	2301      	movs	r3, #1
 800911e:	e09c      	b.n	800925a <_printf_i+0x1e6>
 8009120:	6833      	ldr	r3, [r6, #0]
 8009122:	6820      	ldr	r0, [r4, #0]
 8009124:	1d19      	adds	r1, r3, #4
 8009126:	6031      	str	r1, [r6, #0]
 8009128:	0606      	lsls	r6, r0, #24
 800912a:	d501      	bpl.n	8009130 <_printf_i+0xbc>
 800912c:	681d      	ldr	r5, [r3, #0]
 800912e:	e003      	b.n	8009138 <_printf_i+0xc4>
 8009130:	0645      	lsls	r5, r0, #25
 8009132:	d5fb      	bpl.n	800912c <_printf_i+0xb8>
 8009134:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009138:	2d00      	cmp	r5, #0
 800913a:	da03      	bge.n	8009144 <_printf_i+0xd0>
 800913c:	232d      	movs	r3, #45	@ 0x2d
 800913e:	426d      	negs	r5, r5
 8009140:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009144:	4858      	ldr	r0, [pc, #352]	@ (80092a8 <_printf_i+0x234>)
 8009146:	230a      	movs	r3, #10
 8009148:	e011      	b.n	800916e <_printf_i+0xfa>
 800914a:	6821      	ldr	r1, [r4, #0]
 800914c:	6833      	ldr	r3, [r6, #0]
 800914e:	0608      	lsls	r0, r1, #24
 8009150:	f853 5b04 	ldr.w	r5, [r3], #4
 8009154:	d402      	bmi.n	800915c <_printf_i+0xe8>
 8009156:	0649      	lsls	r1, r1, #25
 8009158:	bf48      	it	mi
 800915a:	b2ad      	uxthmi	r5, r5
 800915c:	2f6f      	cmp	r7, #111	@ 0x6f
 800915e:	4852      	ldr	r0, [pc, #328]	@ (80092a8 <_printf_i+0x234>)
 8009160:	6033      	str	r3, [r6, #0]
 8009162:	bf14      	ite	ne
 8009164:	230a      	movne	r3, #10
 8009166:	2308      	moveq	r3, #8
 8009168:	2100      	movs	r1, #0
 800916a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800916e:	6866      	ldr	r6, [r4, #4]
 8009170:	60a6      	str	r6, [r4, #8]
 8009172:	2e00      	cmp	r6, #0
 8009174:	db05      	blt.n	8009182 <_printf_i+0x10e>
 8009176:	6821      	ldr	r1, [r4, #0]
 8009178:	432e      	orrs	r6, r5
 800917a:	f021 0104 	bic.w	r1, r1, #4
 800917e:	6021      	str	r1, [r4, #0]
 8009180:	d04b      	beq.n	800921a <_printf_i+0x1a6>
 8009182:	4616      	mov	r6, r2
 8009184:	fbb5 f1f3 	udiv	r1, r5, r3
 8009188:	fb03 5711 	mls	r7, r3, r1, r5
 800918c:	5dc7      	ldrb	r7, [r0, r7]
 800918e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009192:	462f      	mov	r7, r5
 8009194:	42bb      	cmp	r3, r7
 8009196:	460d      	mov	r5, r1
 8009198:	d9f4      	bls.n	8009184 <_printf_i+0x110>
 800919a:	2b08      	cmp	r3, #8
 800919c:	d10b      	bne.n	80091b6 <_printf_i+0x142>
 800919e:	6823      	ldr	r3, [r4, #0]
 80091a0:	07df      	lsls	r7, r3, #31
 80091a2:	d508      	bpl.n	80091b6 <_printf_i+0x142>
 80091a4:	6923      	ldr	r3, [r4, #16]
 80091a6:	6861      	ldr	r1, [r4, #4]
 80091a8:	4299      	cmp	r1, r3
 80091aa:	bfde      	ittt	le
 80091ac:	2330      	movle	r3, #48	@ 0x30
 80091ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80091b6:	1b92      	subs	r2, r2, r6
 80091b8:	6122      	str	r2, [r4, #16]
 80091ba:	f8cd a000 	str.w	sl, [sp]
 80091be:	464b      	mov	r3, r9
 80091c0:	aa03      	add	r2, sp, #12
 80091c2:	4621      	mov	r1, r4
 80091c4:	4640      	mov	r0, r8
 80091c6:	f7ff fee7 	bl	8008f98 <_printf_common>
 80091ca:	3001      	adds	r0, #1
 80091cc:	d14a      	bne.n	8009264 <_printf_i+0x1f0>
 80091ce:	f04f 30ff 	mov.w	r0, #4294967295
 80091d2:	b004      	add	sp, #16
 80091d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d8:	6823      	ldr	r3, [r4, #0]
 80091da:	f043 0320 	orr.w	r3, r3, #32
 80091de:	6023      	str	r3, [r4, #0]
 80091e0:	4832      	ldr	r0, [pc, #200]	@ (80092ac <_printf_i+0x238>)
 80091e2:	2778      	movs	r7, #120	@ 0x78
 80091e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80091e8:	6823      	ldr	r3, [r4, #0]
 80091ea:	6831      	ldr	r1, [r6, #0]
 80091ec:	061f      	lsls	r7, r3, #24
 80091ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80091f2:	d402      	bmi.n	80091fa <_printf_i+0x186>
 80091f4:	065f      	lsls	r7, r3, #25
 80091f6:	bf48      	it	mi
 80091f8:	b2ad      	uxthmi	r5, r5
 80091fa:	6031      	str	r1, [r6, #0]
 80091fc:	07d9      	lsls	r1, r3, #31
 80091fe:	bf44      	itt	mi
 8009200:	f043 0320 	orrmi.w	r3, r3, #32
 8009204:	6023      	strmi	r3, [r4, #0]
 8009206:	b11d      	cbz	r5, 8009210 <_printf_i+0x19c>
 8009208:	2310      	movs	r3, #16
 800920a:	e7ad      	b.n	8009168 <_printf_i+0xf4>
 800920c:	4826      	ldr	r0, [pc, #152]	@ (80092a8 <_printf_i+0x234>)
 800920e:	e7e9      	b.n	80091e4 <_printf_i+0x170>
 8009210:	6823      	ldr	r3, [r4, #0]
 8009212:	f023 0320 	bic.w	r3, r3, #32
 8009216:	6023      	str	r3, [r4, #0]
 8009218:	e7f6      	b.n	8009208 <_printf_i+0x194>
 800921a:	4616      	mov	r6, r2
 800921c:	e7bd      	b.n	800919a <_printf_i+0x126>
 800921e:	6833      	ldr	r3, [r6, #0]
 8009220:	6825      	ldr	r5, [r4, #0]
 8009222:	6961      	ldr	r1, [r4, #20]
 8009224:	1d18      	adds	r0, r3, #4
 8009226:	6030      	str	r0, [r6, #0]
 8009228:	062e      	lsls	r6, r5, #24
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	d501      	bpl.n	8009232 <_printf_i+0x1be>
 800922e:	6019      	str	r1, [r3, #0]
 8009230:	e002      	b.n	8009238 <_printf_i+0x1c4>
 8009232:	0668      	lsls	r0, r5, #25
 8009234:	d5fb      	bpl.n	800922e <_printf_i+0x1ba>
 8009236:	8019      	strh	r1, [r3, #0]
 8009238:	2300      	movs	r3, #0
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	4616      	mov	r6, r2
 800923e:	e7bc      	b.n	80091ba <_printf_i+0x146>
 8009240:	6833      	ldr	r3, [r6, #0]
 8009242:	1d1a      	adds	r2, r3, #4
 8009244:	6032      	str	r2, [r6, #0]
 8009246:	681e      	ldr	r6, [r3, #0]
 8009248:	6862      	ldr	r2, [r4, #4]
 800924a:	2100      	movs	r1, #0
 800924c:	4630      	mov	r0, r6
 800924e:	f7f6 ffcf 	bl	80001f0 <memchr>
 8009252:	b108      	cbz	r0, 8009258 <_printf_i+0x1e4>
 8009254:	1b80      	subs	r0, r0, r6
 8009256:	6060      	str	r0, [r4, #4]
 8009258:	6863      	ldr	r3, [r4, #4]
 800925a:	6123      	str	r3, [r4, #16]
 800925c:	2300      	movs	r3, #0
 800925e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009262:	e7aa      	b.n	80091ba <_printf_i+0x146>
 8009264:	6923      	ldr	r3, [r4, #16]
 8009266:	4632      	mov	r2, r6
 8009268:	4649      	mov	r1, r9
 800926a:	4640      	mov	r0, r8
 800926c:	47d0      	blx	sl
 800926e:	3001      	adds	r0, #1
 8009270:	d0ad      	beq.n	80091ce <_printf_i+0x15a>
 8009272:	6823      	ldr	r3, [r4, #0]
 8009274:	079b      	lsls	r3, r3, #30
 8009276:	d413      	bmi.n	80092a0 <_printf_i+0x22c>
 8009278:	68e0      	ldr	r0, [r4, #12]
 800927a:	9b03      	ldr	r3, [sp, #12]
 800927c:	4298      	cmp	r0, r3
 800927e:	bfb8      	it	lt
 8009280:	4618      	movlt	r0, r3
 8009282:	e7a6      	b.n	80091d2 <_printf_i+0x15e>
 8009284:	2301      	movs	r3, #1
 8009286:	4632      	mov	r2, r6
 8009288:	4649      	mov	r1, r9
 800928a:	4640      	mov	r0, r8
 800928c:	47d0      	blx	sl
 800928e:	3001      	adds	r0, #1
 8009290:	d09d      	beq.n	80091ce <_printf_i+0x15a>
 8009292:	3501      	adds	r5, #1
 8009294:	68e3      	ldr	r3, [r4, #12]
 8009296:	9903      	ldr	r1, [sp, #12]
 8009298:	1a5b      	subs	r3, r3, r1
 800929a:	42ab      	cmp	r3, r5
 800929c:	dcf2      	bgt.n	8009284 <_printf_i+0x210>
 800929e:	e7eb      	b.n	8009278 <_printf_i+0x204>
 80092a0:	2500      	movs	r5, #0
 80092a2:	f104 0619 	add.w	r6, r4, #25
 80092a6:	e7f5      	b.n	8009294 <_printf_i+0x220>
 80092a8:	080096e9 	.word	0x080096e9
 80092ac:	080096fa 	.word	0x080096fa

080092b0 <__sflush_r>:
 80092b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b8:	0716      	lsls	r6, r2, #28
 80092ba:	4605      	mov	r5, r0
 80092bc:	460c      	mov	r4, r1
 80092be:	d454      	bmi.n	800936a <__sflush_r+0xba>
 80092c0:	684b      	ldr	r3, [r1, #4]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	dc02      	bgt.n	80092cc <__sflush_r+0x1c>
 80092c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	dd48      	ble.n	800935e <__sflush_r+0xae>
 80092cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092ce:	2e00      	cmp	r6, #0
 80092d0:	d045      	beq.n	800935e <__sflush_r+0xae>
 80092d2:	2300      	movs	r3, #0
 80092d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80092d8:	682f      	ldr	r7, [r5, #0]
 80092da:	6a21      	ldr	r1, [r4, #32]
 80092dc:	602b      	str	r3, [r5, #0]
 80092de:	d030      	beq.n	8009342 <__sflush_r+0x92>
 80092e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	0759      	lsls	r1, r3, #29
 80092e6:	d505      	bpl.n	80092f4 <__sflush_r+0x44>
 80092e8:	6863      	ldr	r3, [r4, #4]
 80092ea:	1ad2      	subs	r2, r2, r3
 80092ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80092ee:	b10b      	cbz	r3, 80092f4 <__sflush_r+0x44>
 80092f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80092f2:	1ad2      	subs	r2, r2, r3
 80092f4:	2300      	movs	r3, #0
 80092f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092f8:	6a21      	ldr	r1, [r4, #32]
 80092fa:	4628      	mov	r0, r5
 80092fc:	47b0      	blx	r6
 80092fe:	1c43      	adds	r3, r0, #1
 8009300:	89a3      	ldrh	r3, [r4, #12]
 8009302:	d106      	bne.n	8009312 <__sflush_r+0x62>
 8009304:	6829      	ldr	r1, [r5, #0]
 8009306:	291d      	cmp	r1, #29
 8009308:	d82b      	bhi.n	8009362 <__sflush_r+0xb2>
 800930a:	4a2a      	ldr	r2, [pc, #168]	@ (80093b4 <__sflush_r+0x104>)
 800930c:	40ca      	lsrs	r2, r1
 800930e:	07d6      	lsls	r6, r2, #31
 8009310:	d527      	bpl.n	8009362 <__sflush_r+0xb2>
 8009312:	2200      	movs	r2, #0
 8009314:	6062      	str	r2, [r4, #4]
 8009316:	04d9      	lsls	r1, r3, #19
 8009318:	6922      	ldr	r2, [r4, #16]
 800931a:	6022      	str	r2, [r4, #0]
 800931c:	d504      	bpl.n	8009328 <__sflush_r+0x78>
 800931e:	1c42      	adds	r2, r0, #1
 8009320:	d101      	bne.n	8009326 <__sflush_r+0x76>
 8009322:	682b      	ldr	r3, [r5, #0]
 8009324:	b903      	cbnz	r3, 8009328 <__sflush_r+0x78>
 8009326:	6560      	str	r0, [r4, #84]	@ 0x54
 8009328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800932a:	602f      	str	r7, [r5, #0]
 800932c:	b1b9      	cbz	r1, 800935e <__sflush_r+0xae>
 800932e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009332:	4299      	cmp	r1, r3
 8009334:	d002      	beq.n	800933c <__sflush_r+0x8c>
 8009336:	4628      	mov	r0, r5
 8009338:	f7ff fbec 	bl	8008b14 <_free_r>
 800933c:	2300      	movs	r3, #0
 800933e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009340:	e00d      	b.n	800935e <__sflush_r+0xae>
 8009342:	2301      	movs	r3, #1
 8009344:	4628      	mov	r0, r5
 8009346:	47b0      	blx	r6
 8009348:	4602      	mov	r2, r0
 800934a:	1c50      	adds	r0, r2, #1
 800934c:	d1c9      	bne.n	80092e2 <__sflush_r+0x32>
 800934e:	682b      	ldr	r3, [r5, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0c6      	beq.n	80092e2 <__sflush_r+0x32>
 8009354:	2b1d      	cmp	r3, #29
 8009356:	d001      	beq.n	800935c <__sflush_r+0xac>
 8009358:	2b16      	cmp	r3, #22
 800935a:	d11e      	bne.n	800939a <__sflush_r+0xea>
 800935c:	602f      	str	r7, [r5, #0]
 800935e:	2000      	movs	r0, #0
 8009360:	e022      	b.n	80093a8 <__sflush_r+0xf8>
 8009362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009366:	b21b      	sxth	r3, r3
 8009368:	e01b      	b.n	80093a2 <__sflush_r+0xf2>
 800936a:	690f      	ldr	r7, [r1, #16]
 800936c:	2f00      	cmp	r7, #0
 800936e:	d0f6      	beq.n	800935e <__sflush_r+0xae>
 8009370:	0793      	lsls	r3, r2, #30
 8009372:	680e      	ldr	r6, [r1, #0]
 8009374:	bf08      	it	eq
 8009376:	694b      	ldreq	r3, [r1, #20]
 8009378:	600f      	str	r7, [r1, #0]
 800937a:	bf18      	it	ne
 800937c:	2300      	movne	r3, #0
 800937e:	eba6 0807 	sub.w	r8, r6, r7
 8009382:	608b      	str	r3, [r1, #8]
 8009384:	f1b8 0f00 	cmp.w	r8, #0
 8009388:	dde9      	ble.n	800935e <__sflush_r+0xae>
 800938a:	6a21      	ldr	r1, [r4, #32]
 800938c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800938e:	4643      	mov	r3, r8
 8009390:	463a      	mov	r2, r7
 8009392:	4628      	mov	r0, r5
 8009394:	47b0      	blx	r6
 8009396:	2800      	cmp	r0, #0
 8009398:	dc08      	bgt.n	80093ac <__sflush_r+0xfc>
 800939a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800939e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	f04f 30ff 	mov.w	r0, #4294967295
 80093a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ac:	4407      	add	r7, r0
 80093ae:	eba8 0800 	sub.w	r8, r8, r0
 80093b2:	e7e7      	b.n	8009384 <__sflush_r+0xd4>
 80093b4:	20400001 	.word	0x20400001

080093b8 <_fflush_r>:
 80093b8:	b538      	push	{r3, r4, r5, lr}
 80093ba:	690b      	ldr	r3, [r1, #16]
 80093bc:	4605      	mov	r5, r0
 80093be:	460c      	mov	r4, r1
 80093c0:	b913      	cbnz	r3, 80093c8 <_fflush_r+0x10>
 80093c2:	2500      	movs	r5, #0
 80093c4:	4628      	mov	r0, r5
 80093c6:	bd38      	pop	{r3, r4, r5, pc}
 80093c8:	b118      	cbz	r0, 80093d2 <_fflush_r+0x1a>
 80093ca:	6a03      	ldr	r3, [r0, #32]
 80093cc:	b90b      	cbnz	r3, 80093d2 <_fflush_r+0x1a>
 80093ce:	f7ff f8e5 	bl	800859c <__sinit>
 80093d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d0f3      	beq.n	80093c2 <_fflush_r+0xa>
 80093da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80093dc:	07d0      	lsls	r0, r2, #31
 80093de:	d404      	bmi.n	80093ea <_fflush_r+0x32>
 80093e0:	0599      	lsls	r1, r3, #22
 80093e2:	d402      	bmi.n	80093ea <_fflush_r+0x32>
 80093e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093e6:	f7ff fb84 	bl	8008af2 <__retarget_lock_acquire_recursive>
 80093ea:	4628      	mov	r0, r5
 80093ec:	4621      	mov	r1, r4
 80093ee:	f7ff ff5f 	bl	80092b0 <__sflush_r>
 80093f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093f4:	07da      	lsls	r2, r3, #31
 80093f6:	4605      	mov	r5, r0
 80093f8:	d4e4      	bmi.n	80093c4 <_fflush_r+0xc>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	059b      	lsls	r3, r3, #22
 80093fe:	d4e1      	bmi.n	80093c4 <_fflush_r+0xc>
 8009400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009402:	f7ff fb77 	bl	8008af4 <__retarget_lock_release_recursive>
 8009406:	e7dd      	b.n	80093c4 <_fflush_r+0xc>

08009408 <__swhatbuf_r>:
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	460c      	mov	r4, r1
 800940c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009410:	2900      	cmp	r1, #0
 8009412:	b096      	sub	sp, #88	@ 0x58
 8009414:	4615      	mov	r5, r2
 8009416:	461e      	mov	r6, r3
 8009418:	da0d      	bge.n	8009436 <__swhatbuf_r+0x2e>
 800941a:	89a3      	ldrh	r3, [r4, #12]
 800941c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009420:	f04f 0100 	mov.w	r1, #0
 8009424:	bf14      	ite	ne
 8009426:	2340      	movne	r3, #64	@ 0x40
 8009428:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800942c:	2000      	movs	r0, #0
 800942e:	6031      	str	r1, [r6, #0]
 8009430:	602b      	str	r3, [r5, #0]
 8009432:	b016      	add	sp, #88	@ 0x58
 8009434:	bd70      	pop	{r4, r5, r6, pc}
 8009436:	466a      	mov	r2, sp
 8009438:	f000 f848 	bl	80094cc <_fstat_r>
 800943c:	2800      	cmp	r0, #0
 800943e:	dbec      	blt.n	800941a <__swhatbuf_r+0x12>
 8009440:	9901      	ldr	r1, [sp, #4]
 8009442:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009446:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800944a:	4259      	negs	r1, r3
 800944c:	4159      	adcs	r1, r3
 800944e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009452:	e7eb      	b.n	800942c <__swhatbuf_r+0x24>

08009454 <__smakebuf_r>:
 8009454:	898b      	ldrh	r3, [r1, #12]
 8009456:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009458:	079d      	lsls	r5, r3, #30
 800945a:	4606      	mov	r6, r0
 800945c:	460c      	mov	r4, r1
 800945e:	d507      	bpl.n	8009470 <__smakebuf_r+0x1c>
 8009460:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	6123      	str	r3, [r4, #16]
 8009468:	2301      	movs	r3, #1
 800946a:	6163      	str	r3, [r4, #20]
 800946c:	b003      	add	sp, #12
 800946e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009470:	ab01      	add	r3, sp, #4
 8009472:	466a      	mov	r2, sp
 8009474:	f7ff ffc8 	bl	8009408 <__swhatbuf_r>
 8009478:	9f00      	ldr	r7, [sp, #0]
 800947a:	4605      	mov	r5, r0
 800947c:	4639      	mov	r1, r7
 800947e:	4630      	mov	r0, r6
 8009480:	f7ff fbbc 	bl	8008bfc <_malloc_r>
 8009484:	b948      	cbnz	r0, 800949a <__smakebuf_r+0x46>
 8009486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800948a:	059a      	lsls	r2, r3, #22
 800948c:	d4ee      	bmi.n	800946c <__smakebuf_r+0x18>
 800948e:	f023 0303 	bic.w	r3, r3, #3
 8009492:	f043 0302 	orr.w	r3, r3, #2
 8009496:	81a3      	strh	r3, [r4, #12]
 8009498:	e7e2      	b.n	8009460 <__smakebuf_r+0xc>
 800949a:	89a3      	ldrh	r3, [r4, #12]
 800949c:	6020      	str	r0, [r4, #0]
 800949e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094a2:	81a3      	strh	r3, [r4, #12]
 80094a4:	9b01      	ldr	r3, [sp, #4]
 80094a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094aa:	b15b      	cbz	r3, 80094c4 <__smakebuf_r+0x70>
 80094ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b0:	4630      	mov	r0, r6
 80094b2:	f000 f81d 	bl	80094f0 <_isatty_r>
 80094b6:	b128      	cbz	r0, 80094c4 <__smakebuf_r+0x70>
 80094b8:	89a3      	ldrh	r3, [r4, #12]
 80094ba:	f023 0303 	bic.w	r3, r3, #3
 80094be:	f043 0301 	orr.w	r3, r3, #1
 80094c2:	81a3      	strh	r3, [r4, #12]
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	431d      	orrs	r5, r3
 80094c8:	81a5      	strh	r5, [r4, #12]
 80094ca:	e7cf      	b.n	800946c <__smakebuf_r+0x18>

080094cc <_fstat_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4d07      	ldr	r5, [pc, #28]	@ (80094ec <_fstat_r+0x20>)
 80094d0:	2300      	movs	r3, #0
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	602b      	str	r3, [r5, #0]
 80094da:	f7f7 fec7 	bl	800126c <_fstat>
 80094de:	1c43      	adds	r3, r0, #1
 80094e0:	d102      	bne.n	80094e8 <_fstat_r+0x1c>
 80094e2:	682b      	ldr	r3, [r5, #0]
 80094e4:	b103      	cbz	r3, 80094e8 <_fstat_r+0x1c>
 80094e6:	6023      	str	r3, [r4, #0]
 80094e8:	bd38      	pop	{r3, r4, r5, pc}
 80094ea:	bf00      	nop
 80094ec:	20009704 	.word	0x20009704

080094f0 <_isatty_r>:
 80094f0:	b538      	push	{r3, r4, r5, lr}
 80094f2:	4d06      	ldr	r5, [pc, #24]	@ (800950c <_isatty_r+0x1c>)
 80094f4:	2300      	movs	r3, #0
 80094f6:	4604      	mov	r4, r0
 80094f8:	4608      	mov	r0, r1
 80094fa:	602b      	str	r3, [r5, #0]
 80094fc:	f7f7 fe62 	bl	80011c4 <_isatty>
 8009500:	1c43      	adds	r3, r0, #1
 8009502:	d102      	bne.n	800950a <_isatty_r+0x1a>
 8009504:	682b      	ldr	r3, [r5, #0]
 8009506:	b103      	cbz	r3, 800950a <_isatty_r+0x1a>
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	bd38      	pop	{r3, r4, r5, pc}
 800950c:	20009704 	.word	0x20009704

08009510 <_sbrk_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4d06      	ldr	r5, [pc, #24]	@ (800952c <_sbrk_r+0x1c>)
 8009514:	2300      	movs	r3, #0
 8009516:	4604      	mov	r4, r0
 8009518:	4608      	mov	r0, r1
 800951a:	602b      	str	r3, [r5, #0]
 800951c:	f7f8 f83c 	bl	8001598 <_sbrk>
 8009520:	1c43      	adds	r3, r0, #1
 8009522:	d102      	bne.n	800952a <_sbrk_r+0x1a>
 8009524:	682b      	ldr	r3, [r5, #0]
 8009526:	b103      	cbz	r3, 800952a <_sbrk_r+0x1a>
 8009528:	6023      	str	r3, [r4, #0]
 800952a:	bd38      	pop	{r3, r4, r5, pc}
 800952c:	20009704 	.word	0x20009704

08009530 <_init>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	bf00      	nop
 8009534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009536:	bc08      	pop	{r3}
 8009538:	469e      	mov	lr, r3
 800953a:	4770      	bx	lr

0800953c <_fini>:
 800953c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953e:	bf00      	nop
 8009540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009542:	bc08      	pop	{r3}
 8009544:	469e      	mov	lr, r3
 8009546:	4770      	bx	lr
