# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 135 \
    name conv1_pooled_padded_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_15 \
    op interface \
    ports { conv1_pooled_padded_15_address0 { O 4 vector } conv1_pooled_padded_15_ce0 { O 1 bit } conv1_pooled_padded_15_we0 { O 1 bit } conv1_pooled_padded_15_d0 { O 10 vector } conv1_pooled_padded_15_q0 { I 10 vector } conv1_pooled_padded_15_address1 { O 4 vector } conv1_pooled_padded_15_ce1 { O 1 bit } conv1_pooled_padded_15_we1 { O 1 bit } conv1_pooled_padded_15_d1 { O 10 vector } conv1_pooled_padded_15_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 136 \
    name conv1_pooled_padded_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_14 \
    op interface \
    ports { conv1_pooled_padded_14_address0 { O 4 vector } conv1_pooled_padded_14_ce0 { O 1 bit } conv1_pooled_padded_14_we0 { O 1 bit } conv1_pooled_padded_14_d0 { O 10 vector } conv1_pooled_padded_14_q0 { I 10 vector } conv1_pooled_padded_14_address1 { O 4 vector } conv1_pooled_padded_14_ce1 { O 1 bit } conv1_pooled_padded_14_we1 { O 1 bit } conv1_pooled_padded_14_d1 { O 10 vector } conv1_pooled_padded_14_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 137 \
    name conv1_pooled_padded_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_13 \
    op interface \
    ports { conv1_pooled_padded_13_address0 { O 4 vector } conv1_pooled_padded_13_ce0 { O 1 bit } conv1_pooled_padded_13_we0 { O 1 bit } conv1_pooled_padded_13_d0 { O 10 vector } conv1_pooled_padded_13_q0 { I 10 vector } conv1_pooled_padded_13_address1 { O 4 vector } conv1_pooled_padded_13_ce1 { O 1 bit } conv1_pooled_padded_13_we1 { O 1 bit } conv1_pooled_padded_13_d1 { O 10 vector } conv1_pooled_padded_13_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 138 \
    name conv1_pooled_padded_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_12 \
    op interface \
    ports { conv1_pooled_padded_12_address0 { O 4 vector } conv1_pooled_padded_12_ce0 { O 1 bit } conv1_pooled_padded_12_we0 { O 1 bit } conv1_pooled_padded_12_d0 { O 10 vector } conv1_pooled_padded_12_q0 { I 10 vector } conv1_pooled_padded_12_address1 { O 4 vector } conv1_pooled_padded_12_ce1 { O 1 bit } conv1_pooled_padded_12_we1 { O 1 bit } conv1_pooled_padded_12_d1 { O 10 vector } conv1_pooled_padded_12_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 139 \
    name conv1_pooled_padded_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_11 \
    op interface \
    ports { conv1_pooled_padded_11_address0 { O 4 vector } conv1_pooled_padded_11_ce0 { O 1 bit } conv1_pooled_padded_11_we0 { O 1 bit } conv1_pooled_padded_11_d0 { O 10 vector } conv1_pooled_padded_11_q0 { I 10 vector } conv1_pooled_padded_11_address1 { O 4 vector } conv1_pooled_padded_11_ce1 { O 1 bit } conv1_pooled_padded_11_we1 { O 1 bit } conv1_pooled_padded_11_d1 { O 10 vector } conv1_pooled_padded_11_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 140 \
    name conv1_pooled_padded_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_10 \
    op interface \
    ports { conv1_pooled_padded_10_address0 { O 4 vector } conv1_pooled_padded_10_ce0 { O 1 bit } conv1_pooled_padded_10_we0 { O 1 bit } conv1_pooled_padded_10_d0 { O 10 vector } conv1_pooled_padded_10_q0 { I 10 vector } conv1_pooled_padded_10_address1 { O 4 vector } conv1_pooled_padded_10_ce1 { O 1 bit } conv1_pooled_padded_10_we1 { O 1 bit } conv1_pooled_padded_10_d1 { O 10 vector } conv1_pooled_padded_10_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 141 \
    name conv1_pooled_padded_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_9 \
    op interface \
    ports { conv1_pooled_padded_9_address0 { O 4 vector } conv1_pooled_padded_9_ce0 { O 1 bit } conv1_pooled_padded_9_we0 { O 1 bit } conv1_pooled_padded_9_d0 { O 10 vector } conv1_pooled_padded_9_q0 { I 10 vector } conv1_pooled_padded_9_address1 { O 4 vector } conv1_pooled_padded_9_ce1 { O 1 bit } conv1_pooled_padded_9_we1 { O 1 bit } conv1_pooled_padded_9_d1 { O 10 vector } conv1_pooled_padded_9_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 142 \
    name conv1_pooled_padded_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_8 \
    op interface \
    ports { conv1_pooled_padded_8_address0 { O 4 vector } conv1_pooled_padded_8_ce0 { O 1 bit } conv1_pooled_padded_8_we0 { O 1 bit } conv1_pooled_padded_8_d0 { O 10 vector } conv1_pooled_padded_8_q0 { I 10 vector } conv1_pooled_padded_8_address1 { O 4 vector } conv1_pooled_padded_8_ce1 { O 1 bit } conv1_pooled_padded_8_we1 { O 1 bit } conv1_pooled_padded_8_d1 { O 10 vector } conv1_pooled_padded_8_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 143 \
    name conv1_pooled_padded_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_7 \
    op interface \
    ports { conv1_pooled_padded_7_address0 { O 4 vector } conv1_pooled_padded_7_ce0 { O 1 bit } conv1_pooled_padded_7_we0 { O 1 bit } conv1_pooled_padded_7_d0 { O 10 vector } conv1_pooled_padded_7_q0 { I 10 vector } conv1_pooled_padded_7_address1 { O 4 vector } conv1_pooled_padded_7_ce1 { O 1 bit } conv1_pooled_padded_7_we1 { O 1 bit } conv1_pooled_padded_7_d1 { O 10 vector } conv1_pooled_padded_7_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 144 \
    name conv1_pooled_padded_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_6 \
    op interface \
    ports { conv1_pooled_padded_6_address0 { O 4 vector } conv1_pooled_padded_6_ce0 { O 1 bit } conv1_pooled_padded_6_we0 { O 1 bit } conv1_pooled_padded_6_d0 { O 10 vector } conv1_pooled_padded_6_q0 { I 10 vector } conv1_pooled_padded_6_address1 { O 4 vector } conv1_pooled_padded_6_ce1 { O 1 bit } conv1_pooled_padded_6_we1 { O 1 bit } conv1_pooled_padded_6_d1 { O 10 vector } conv1_pooled_padded_6_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 145 \
    name conv1_pooled_padded_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_5 \
    op interface \
    ports { conv1_pooled_padded_5_address0 { O 4 vector } conv1_pooled_padded_5_ce0 { O 1 bit } conv1_pooled_padded_5_we0 { O 1 bit } conv1_pooled_padded_5_d0 { O 10 vector } conv1_pooled_padded_5_q0 { I 10 vector } conv1_pooled_padded_5_address1 { O 4 vector } conv1_pooled_padded_5_ce1 { O 1 bit } conv1_pooled_padded_5_we1 { O 1 bit } conv1_pooled_padded_5_d1 { O 10 vector } conv1_pooled_padded_5_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 146 \
    name conv1_pooled_padded_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_4 \
    op interface \
    ports { conv1_pooled_padded_4_address0 { O 4 vector } conv1_pooled_padded_4_ce0 { O 1 bit } conv1_pooled_padded_4_we0 { O 1 bit } conv1_pooled_padded_4_d0 { O 10 vector } conv1_pooled_padded_4_q0 { I 10 vector } conv1_pooled_padded_4_address1 { O 4 vector } conv1_pooled_padded_4_ce1 { O 1 bit } conv1_pooled_padded_4_we1 { O 1 bit } conv1_pooled_padded_4_d1 { O 10 vector } conv1_pooled_padded_4_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 147 \
    name conv1_pooled_padded_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_3 \
    op interface \
    ports { conv1_pooled_padded_3_address0 { O 4 vector } conv1_pooled_padded_3_ce0 { O 1 bit } conv1_pooled_padded_3_we0 { O 1 bit } conv1_pooled_padded_3_d0 { O 10 vector } conv1_pooled_padded_3_q0 { I 10 vector } conv1_pooled_padded_3_address1 { O 4 vector } conv1_pooled_padded_3_ce1 { O 1 bit } conv1_pooled_padded_3_we1 { O 1 bit } conv1_pooled_padded_3_d1 { O 10 vector } conv1_pooled_padded_3_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 148 \
    name conv1_pooled_padded_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_2 \
    op interface \
    ports { conv1_pooled_padded_2_address0 { O 4 vector } conv1_pooled_padded_2_ce0 { O 1 bit } conv1_pooled_padded_2_we0 { O 1 bit } conv1_pooled_padded_2_d0 { O 10 vector } conv1_pooled_padded_2_q0 { I 10 vector } conv1_pooled_padded_2_address1 { O 4 vector } conv1_pooled_padded_2_ce1 { O 1 bit } conv1_pooled_padded_2_we1 { O 1 bit } conv1_pooled_padded_2_d1 { O 10 vector } conv1_pooled_padded_2_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 149 \
    name conv1_pooled_padded_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded_1 \
    op interface \
    ports { conv1_pooled_padded_1_address0 { O 4 vector } conv1_pooled_padded_1_ce0 { O 1 bit } conv1_pooled_padded_1_we0 { O 1 bit } conv1_pooled_padded_1_d0 { O 10 vector } conv1_pooled_padded_1_q0 { I 10 vector } conv1_pooled_padded_1_address1 { O 4 vector } conv1_pooled_padded_1_ce1 { O 1 bit } conv1_pooled_padded_1_we1 { O 1 bit } conv1_pooled_padded_1_d1 { O 10 vector } conv1_pooled_padded_1_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 150 \
    name conv1_pooled_padded \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename conv1_pooled_padded \
    op interface \
    ports { conv1_pooled_padded_address0 { O 4 vector } conv1_pooled_padded_ce0 { O 1 bit } conv1_pooled_padded_we0 { O 1 bit } conv1_pooled_padded_d0 { O 10 vector } conv1_pooled_padded_q0 { I 10 vector } conv1_pooled_padded_address1 { O 4 vector } conv1_pooled_padded_ce1 { O 1 bit } conv1_pooled_padded_we1 { O 1 bit } conv1_pooled_padded_d1 { O 10 vector } conv1_pooled_padded_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_padded'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 151 \
    name conv1_pooled_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_0 \
    op interface \
    ports { conv1_pooled_0_address0 { O 7 vector } conv1_pooled_0_ce0 { O 1 bit } conv1_pooled_0_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name conv1_pooled_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_1 \
    op interface \
    ports { conv1_pooled_1_address0 { O 7 vector } conv1_pooled_1_ce0 { O 1 bit } conv1_pooled_1_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 153 \
    name conv1_pooled_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_2 \
    op interface \
    ports { conv1_pooled_2_address0 { O 7 vector } conv1_pooled_2_ce0 { O 1 bit } conv1_pooled_2_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 154 \
    name conv1_pooled_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_3 \
    op interface \
    ports { conv1_pooled_3_address0 { O 7 vector } conv1_pooled_3_ce0 { O 1 bit } conv1_pooled_3_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 155 \
    name conv1_pooled_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_4 \
    op interface \
    ports { conv1_pooled_4_address0 { O 7 vector } conv1_pooled_4_ce0 { O 1 bit } conv1_pooled_4_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 156 \
    name conv1_pooled_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_5 \
    op interface \
    ports { conv1_pooled_5_address0 { O 7 vector } conv1_pooled_5_ce0 { O 1 bit } conv1_pooled_5_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name conv1_pooled_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_6 \
    op interface \
    ports { conv1_pooled_6_address0 { O 7 vector } conv1_pooled_6_ce0 { O 1 bit } conv1_pooled_6_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name conv1_pooled_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_pooled_7 \
    op interface \
    ports { conv1_pooled_7_address0 { O 7 vector } conv1_pooled_7_ce0 { O 1 bit } conv1_pooled_7_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_pooled_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName dut_flow_control_loop_pipe_sequential_init_U
set CompName dut_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix dut_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


