#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue May 26 00:37:18 2015
# Process ID: 1352
# Log file: O:/engs128/lab5/lab5.runs/impl_1/lab3top.vdi
# Journal file: O:/engs128/lab5/lab5.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab3top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/BlockROM_synth_1/BlockROM.dcp' for cell 'Receiver/MF_I/ROM'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/BlockROM_synth_1/BlockROM.dcp' for cell 'Receiver/MF_Q/ROM'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'Transmitter/PSF_I/PulseFilter'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'Transmitter/PSF_Q/PulseFilter'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp' for cell 'Transmitter/QPSK_Modulator/DDSModulator'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/dds_compiler_1_synth_1/dds_compiler_1.dcp' for cell 'Receiver/CarriageRecoveryLoop/SinCosLUT'
INFO: [Project 1-454] Reading design checkpoint 'O:/engs128/lab5/lab5.runs/MMCM_synth_1/MMCM.dcp' for cell 'SPIClkGenerator'
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/v2014.4/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/v2014.4/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM_board.xdc] for cell 'SPIClkGenerator/U0'
Finished Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM_board.xdc] for cell 'SPIClkGenerator/U0'
Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM.xdc] for cell 'SPIClkGenerator/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM.xdc:56]
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 934.512 ; gain = 481.148
Finished Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/MMCM/MMCM.xdc] for cell 'SPIClkGenerator/U0'
Parsing XDC File [O:/engs128/lab3/lab2.srcs/constrs_1/imports/Lab1/Basys3_Master.xdc]
Finished Parsing XDC File [O:/engs128/lab3/lab2.srcs/constrs_1/imports/Lab1/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/BlockROM_synth_1/BlockROM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/BlockROM_synth_1/BlockROM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/dds_compiler_1_synth_1/dds_compiler_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'O:/engs128/lab5/lab5.runs/MMCM_synth_1/MMCM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 60 instances

link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 934.527 ; gain = 742.402
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 940.500 ; gain = 2.063
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f32a66d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 940.500 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 53 cells.
Phase 2 Constant Propagation | Checksum: 17db126d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 940.500 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 729 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 176 unconnected cells.
Phase 3 Sweep | Checksum: 11a680661

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 940.500 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11a680661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 940.500 ; gain = 0.000
Implement Debug Cores | Checksum: 1777d7030
Logic Optimization | Checksum: 1777d7030

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 11a680661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 947.254 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11a680661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 947.254 ; gain = 6.754
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 947.254 ; gain = 12.727
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 947.254 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/engs128/lab5/lab5.runs/impl_1/lab3top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d6770366

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 947.254 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 947.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 947.254 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 9f1adcfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 947.254 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Receiver/startCurrentState_reg {FDRE}
WARNING: [Place 30-568] A LUT 'Receiver/IQToChar/deser_out_txData_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	Receiver/IQToChar/deser_out_txData_reg[0] {LDCE}
	Receiver/IQToChar/deser_out_txData_reg[1] {LDCE}
	Receiver/IQToChar/deser_out_txData_reg[2] {LDCE}
	Receiver/IQToChar/deser_out_txData_reg[3] {LDCE}
	Receiver/IQToChar/deser_out_txData_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'Receiver/MF_I/romRdAddr_reg[7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	Receiver/MF_I/romRdAddr_reg[0] {LDCE}
	Receiver/MF_I/romRdAddr_reg[1] {LDCE}
	Receiver/MF_I/romRdAddr_reg[2] {LDCE}
	Receiver/MF_I/romRdAddr_reg[3] {LDCE}
	Receiver/MF_I/romRdAddr_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'Receiver/MF_Q/romRdAddr_reg[7]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	Receiver/MF_Q/romRdAddr_reg[0] {LDCE}
	Receiver/MF_Q/romRdAddr_reg[1] {LDCE}
	Receiver/MF_Q/romRdAddr_reg[2] {LDCE}
	Receiver/MF_Q/romRdAddr_reg[3] {LDCE}
	Receiver/MF_Q/romRdAddr_reg[4] {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 9f1adcfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 9f1adcfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: dee125b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10edd9ef1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1d30cb585

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2.1.2.1 Place Init Design | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2.1 Placer Initialization Core | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 2 Placer Initialization | Checksum: 1bb8404df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: d58d135a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: d58d135a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1634f6f73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 190322df6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 190322df6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: db07cfe9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 116736bef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 4.6 Small Shape Detail Placement | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 4 Detail Placement | Checksum: 129fef26a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16211ffda

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16211ffda

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.296. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 5.2.2 Post Placement Optimization | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 5.2 Post Commit Optimization | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 5.5 Placer Reporting | Checksum: 1c51959ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: e1a1c9f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098
Phase 5 Post Placement Optimization and Clean-Up | Checksum: e1a1c9f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098
Ending Placer Task | Checksum: 23a8f27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 965.352 ; gain = 18.098
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 965.352 ; gain = 18.098
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 965.352 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 965.352 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 965.352 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 965.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef6c2c11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.375 ; gain = 63.023

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef6c2c11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 1031.328 ; gain = 65.977

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ef6c2c11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 1038.074 ; gain = 72.723
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f16d69db

Time (s): cpu = 00:01:01 ; elapsed = 00:00:58 . Memory (MB): peak = 1050.309 ; gain = 84.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.2    | TNS=0      | WHS=-0.355 | THS=-229   |

Phase 2 Router Initialization | Checksum: 1fdca6818

Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1268c67fe

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14f91ce0e

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 115e7155d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 98363b48

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 8aa59fda

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125
Phase 4 Rip-up And Reroute | Checksum: 8aa59fda

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 11dc0bc5c

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.6    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 11dc0bc5c

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 11dc0bc5c

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: a0351041

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.6    | TNS=0      | WHS=0.0266 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 13176790c

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.665311 %
  Global Horizontal Routing Utilization  = 0.732691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 6ba8c404

Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 6ba8c404

Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 638a3ba4

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1050.477 ; gain = 85.125

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.6    | TNS=0      | WHS=0.0266 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 638a3ba4

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1050.477 ; gain = 85.125
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1050.477 ; gain = 85.125
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.477 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/engs128/lab5/lab5.runs/impl_1/lab3top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.445 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.547 ; gain = 15.102
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/ph_accum0. Pin Receiver/CarriageRecoveryLoop/ph_accum0/CEA2 is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/ph_accum_reg. Pin Receiver/CarriageRecoveryLoop/ph_accum_reg/CEP is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/x2_ploop_reg. Pin Receiver/CarriageRecoveryLoop/x2_ploop_reg/CEA2 is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/x2_ploop_reg. Pin Receiver/CarriageRecoveryLoop/x2_ploop_reg/CEC is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/yI_reg. Pin Receiver/CarriageRecoveryLoop/yI_reg/CEP is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPBU-1) Clock leaf drivers - Invalid connection used for DSP48E1. Unroutable DSP connection found on Receiver/CarriageRecoveryLoop/yQ_reg. Pin Receiver/CarriageRecoveryLoop/yQ_reg/CEP is driven by BUFG/BUFH/BUFR modemRx_in_sampleClk_BUFG_inst. This can lead to an unroutable situation.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP Receiver/CarriageRecoveryLoop/ph_accum0 input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP Receiver/CarriageRecoveryLoop/x2_ploop_reg input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP Transmitter/QPSK_Modulator/qpskSignal1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP Transmitter/QPSK_Modulator/qpskSignal_reg input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/ph_accum0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/ph_accum_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/x2_ploop_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/yI1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/yI_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/yQ2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Receiver/CarriageRecoveryLoop/yQ_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Transmitter/QPSK_Modulator/qpskSignal1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP Transmitter/QPSK_Modulator/qpskSignal_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Receiver/IQToChar/in2 is a gated clock net sourced by a combinational pin Receiver/IQToChar/deser_out_txData_reg[7]_i_1/O, cell Receiver/IQToChar/deser_out_txData_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Receiver/MF_I/n_0_romRdAddr_reg[7]_i_2 is a gated clock net sourced by a combinational pin Receiver/MF_I/romRdAddr_reg[7]_i_2/O, cell Receiver/MF_I/romRdAddr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Receiver/MF_Q/n_0_romRdAddr_reg[7]_i_2__0 is a gated clock net sourced by a combinational pin Receiver/MF_Q/romRdAddr_reg[7]_i_2__0/O, cell Receiver/MF_Q/romRdAddr_reg[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Transmitter/PSF_I/modemRx_in_sampleClk is a gated clock net sourced by a combinational pin Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O, cell Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Receiver/IQToChar/deser_out_txData_reg[7]_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    Receiver/IQToChar/deser_out_txData_reg[0] {LDCE}
    Receiver/IQToChar/deser_out_txData_reg[1] {LDCE}
    Receiver/IQToChar/deser_out_txData_reg[2] {LDCE}
    Receiver/IQToChar/deser_out_txData_reg[3] {LDCE}
    Receiver/IQToChar/deser_out_txData_reg[4] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Receiver/MF_I/romRdAddr_reg[7]_i_2 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    Receiver/MF_I/romRdAddr_reg[0] {LDCE}
    Receiver/MF_I/romRdAddr_reg[1] {LDCE}
    Receiver/MF_I/romRdAddr_reg[2] {LDCE}
    Receiver/MF_I/romRdAddr_reg[3] {LDCE}
    Receiver/MF_I/romRdAddr_reg[4] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Receiver/MF_Q/romRdAddr_reg[7]_i_2__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    Receiver/MF_Q/romRdAddr_reg[0] {LDCE}
    Receiver/MF_Q/romRdAddr_reg[1] {LDCE}
    Receiver/MF_Q/romRdAddr_reg[2] {LDCE}
    Receiver/MF_Q/romRdAddr_reg[3] {LDCE}
    Receiver/MF_Q/romRdAddr_reg[4] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    Receiver/startCurrentState_reg {FDRE}

INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Drc 23-20] Rule violation (REQP-28) enum_USE_MULT_NONE_connects_CEM_GND - Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [Drc 23-20] Rule violation (REQP-28) enum_USE_MULT_NONE_connects_CEM_GND - Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [Drc 23-20] Rule violation (REQP-30) enum_MREG_0_connects_CEM_GND - Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Drc 23-20] Rule violation (REQP-30) enum_MREG_0_connects_CEM_GND - Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 30 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab3top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1383.605 ; gain = 315.059
INFO: [Common 17-206] Exiting Vivado at Tue May 26 00:41:23 2015...
