{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 16:21:07 2011 " "Info: Processing started: Fri Dec 09 16:21:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pprocessor -c pprocessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pprocessor -c pprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button-beh " "Info: Found design unit 1: button-beh" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 button " "Info: Found entity 1: button" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-beh " "Info: Found design unit 1: PC-beh" {  } { { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-beh " "Info: Found design unit 1: ir-beh" {  } { { "ir.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/ir.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pprocessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pprocessor " "Info: Found entity 1: pprocessor" {  } { { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-beh " "Info: Found design unit 1: data-beh" {  } { { "data.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/data.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data " "Info: Found entity 1: data" {  } { { "data.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/data.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Info: Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller.vhd " "Warning: Can't analyze file -- file controller.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_comb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_comb-beh " "Info: Found design unit 1: controller_comb-beh" {  } { { "controller_comb.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/controller_comb.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller_comb " "Info: Found entity 1: controller_comb" {  } { { "controller_comb.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/controller_comb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_state.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller_state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controller_state " "Info: Found entity 1: controller_state" {  } { { "controller_state.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller_state.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions-beh " "Info: Found design unit 1: instructions-beh" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Info: Found entity 1: instructions" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operands.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file operands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operands-beh " "Info: Found design unit 1: operands-beh" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 operands " "Info: Found entity 1: operands" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants-beh " "Info: Found design unit 1: constants-beh" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 constants " "Info: Found entity 1: constants" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task_dec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file task_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 task_dec-beh " "Info: Found design unit 1: task_dec-beh" {  } { { "task_dec.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/task_dec.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 task_dec " "Info: Found entity 1: task_dec" {  } { { "task_dec.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/task_dec.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Info: Found design unit 1: alu-beh" {  } { { "alu.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/alu.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-beh " "Info: Found design unit 1: adder-beh" {  } { { "adder.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/adder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdmx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instrdmx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrdmx-beh " "Info: Found design unit 1: instrdmx-beh" {  } { { "instrdmx.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instrdmx.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instrdmx " "Info: Found entity 1: instrdmx" {  } { { "instrdmx.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instrdmx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pprocessor " "Info: Elaborating entity \"pprocessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "dec_7seg.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:inst19 " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:inst19\"" {  } { { "pprocessor.bdf" "inst19" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -760 968 1144 -600 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrdmx instrdmx:inst25 " "Info: Elaborating entity \"instrdmx\" for hierarchy \"instrdmx:inst25\"" {  } { { "pprocessor.bdf" "inst25" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -280 -168 0 -152 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "pprocessor.bdf" "inst2" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 160 160 360 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_comb controller:inst2\|controller_comb:inst1 " "Info: Elaborating entity \"controller_comb\" for hierarchy \"controller:inst2\|controller_comb:inst1\"" {  } { { "controller.bdf" "inst1" { Schematic "C:/Users/ac/Desktop/pprocessor/controller.bdf" { { -16 304 448 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_state controller:inst2\|controller_state:inst " "Info: Elaborating entity \"controller_state\" for hierarchy \"controller:inst2\|controller_state:inst\"" {  } { { "controller.bdf" "inst" { Schematic "C:/Users/ac/Desktop/pprocessor/controller.bdf" { { 336 304 432 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Info: Found design unit 1: clk_div-Behavior" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst8 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst8\"" {  } { { "pprocessor.bdf" "inst8" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 368 -360 -176 528 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst1 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst1\"" {  } { { "pprocessor.bdf" "inst1" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 8 320 448 104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld ir.vhd(13) " "Warning (10492): VHDL Process Statement warning at ir.vhd(13): signal \"ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/ir.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:inst5 " "Info: Elaborating entity \"instructions\" for hierarchy \"instructions:inst5\"" {  } { { "pprocessor.bdf" "inst5" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -176 248 416 -48 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst26 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst26\"" {  } { { "pprocessor.bdf" "inst26" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -112 -136 -16 -32 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst26 " "Info: Elaborated megafunction instantiation \"21mux:inst26\"" {  } { { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -112 -136 -16 -32 "inst26" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operands operands:inst12 " "Info: Elaborating entity \"operands\" for hierarchy \"operands:inst12\"" {  } { { "pprocessor.bdf" "inst12" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 48 -168 -24 144 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oprnd operands.vhd(12) " "Warning (10631): VHDL Process Statement warning at operands.vhd(12): inferring latch(es) for signal or variable \"oprnd\", which holds its previous value in one or more paths through the process" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[0\] operands.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[0\]\" at operands.vhd(12)" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[1\] operands.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[1\]\" at operands.vhd(12)" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[2\] operands.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[2\]\" at operands.vhd(12)" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[3\] operands.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[3\]\" at operands.vhd(12)" {  } { { "operands.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/operands.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "pprocessor.bdf" "inst" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 0 136 280 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:inst28 " "Info: Elaborating entity \"button\" for hierarchy \"button:inst28\"" {  } { { "pprocessor.bdf" "inst28" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 152 -424 -328 224 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o button.vhd(12) " "Warning (10631): VHDL Process Statement warning at button.vhd(12): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n button.vhd(12) " "Warning (10631): VHDL Process Statement warning at button.vhd(12): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n button.vhd(12) " "Info (10041): Inferred latch for \"n\" at button.vhd(12)" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o button.vhd(12) " "Info (10041): Inferred latch for \"o\" at button.vhd(12)" {  } { { "button.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/button.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst4 " "Info: Elaborating entity \"registers\" for hierarchy \"registers:inst4\"" {  } { { "pprocessor.bdf" "inst4" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 160 712 880 320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs16b registers.vhd(20) " "Warning (10492): VHDL Process Statement warning at registers.vhd(20): signal \"regs16b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr1 registers.vhd(20) " "Warning (10492): VHDL Process Statement warning at registers.vhd(20): signal \"addr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs16b registers.vhd(21) " "Warning (10492): VHDL Process Statement warning at registers.vhd(21): signal \"regs16b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr2 registers.vhd(21) " "Warning (10492): VHDL Process Statement warning at registers.vhd(21): signal \"addr2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1data registers.vhd(17) " "Warning (10631): VHDL Process Statement warning at registers.vhd(17): inferring latch(es) for signal or variable \"r1data\", which holds its previous value in one or more paths through the process" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2data registers.vhd(17) " "Warning (10631): VHDL Process Statement warning at registers.vhd(17): inferring latch(es) for signal or variable \"r2data\", which holds its previous value in one or more paths through the process" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:inst3 " "Info: Elaborating entity \"data\" for hierarchy \"data:inst3\"" {  } { { "pprocessor.bdf" "inst3" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 16 704 864 144 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constants constants:inst20 " "Info: Elaborating entity \"constants\" for hierarchy \"constants:inst20\"" {  } { { "pprocessor.bdf" "inst20" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -24 496 632 48 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oprnd constants.vhd(12) " "Warning (10631): VHDL Process Statement warning at constants.vhd(12): inferring latch(es) for signal or variable \"oprnd\", which holds its previous value in one or more paths through the process" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[0\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[0\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[1\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[1\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[2\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[2\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[3\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[3\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[4\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[4\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[5\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[5\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[6\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[6\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oprnd\[7\] constants.vhd(12) " "Info (10041): Inferred latch for \"oprnd\[7\]\" at constants.vhd(12)" {  } { { "constants.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/constants.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst7 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst7\"" {  } { { "pprocessor.bdf" "inst7" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 368 728 848 464 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_dec task_dec:inst23 " "Info: Elaborating entity \"task_dec\" for hierarchy \"task_dec:inst23\"" {  } { { "pprocessor.bdf" "inst23" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 520 976 1104 616 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registers:inst4\|regs16b\" " "Warning: Converted tri-state node feeding \"registers:inst4\|regs16b\" into a selector" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[0\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[0\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[1\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[1\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[2\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[2\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[3\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[3\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[4\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[4\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[5\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[5\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[6\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[6\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r2data\[7\] " "Warning: Converted tri-state buffer \"registers:inst4\|r2data\[7\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[0\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[0\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[1\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[1\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[2\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[2\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[3\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[3\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[4\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[4\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[5\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[5\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[6\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[6\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registers:inst4\|r1data\[7\] " "Warning: Converted tri-state buffer \"registers:inst4\|r1data\[7\]\" feeding internal logic into a wire" {  } { { "registers.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/registers.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[5\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[5\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[4\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[4\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[3\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[3\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[2\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[2\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[1\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[1\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[0\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[0\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[6\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[6\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[7\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[7\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[8\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[8\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[9\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[9\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[10\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[10\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[11\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[11\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[12\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[12\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[13\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[13\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[14\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[14\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "instructions:inst5\|rdata\[15\] " "Warning: Converted tri-state buffer \"instructions:inst5\|rdata\[15\]\" feeding internal logic into a wire" {  } { { "instructions.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 19 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "instructions:inst5\|regs16b~21 " "Info: Inferred altsyncram megafunction from the following design logic: \"instructions:inst5\|regs16b~21\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "instructions.vhd" "regs16b~21" { Text "C:/Users/ac/Desktop/pprocessor/instructions.vhd" 15 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "data:inst3\|regs16b~13 " "Info: Inferred altsyncram megafunction from the following design logic: \"data:inst3\|regs16b~13\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "data.vhd" "regs16b~13" { Text "C:/Users/ac/Desktop/pprocessor/data.vhd" 15 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions:inst5\|altsyncram:regs16b_rtl_0 " "Info: Elaborated megafunction instantiation \"instructions:inst5\|altsyncram:regs16b_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions:inst5\|altsyncram:regs16b_rtl_0 " "Info: Instantiated megafunction \"instructions:inst5\|altsyncram:regs16b_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2og1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2og1 " "Info: Found entity 1: altsyncram_2og1" {  } { { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data:inst3\|altsyncram:regs16b_rtl_1 " "Info: Elaborated megafunction instantiation \"data:inst3\|altsyncram:regs16b_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:inst3\|altsyncram:regs16b_rtl_1 " "Info: Instantiated megafunction \"data:inst3\|altsyncram:regs16b_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4lg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4lg1 " "Info: Found entity 1: altsyncram_4lg1" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_4lg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[5\]~en " "Info: Register \"instructions:inst5\|rdata\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[4\]~en " "Info: Register \"instructions:inst5\|rdata\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[3\]~en " "Info: Register \"instructions:inst5\|rdata\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[2\]~en " "Info: Register \"instructions:inst5\|rdata\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[1\]~en " "Info: Register \"instructions:inst5\|rdata\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[0\]~en " "Info: Register \"instructions:inst5\|rdata\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[6\]~en " "Info: Register \"instructions:inst5\|rdata\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[7\]~en " "Info: Register \"instructions:inst5\|rdata\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[8\]~en " "Info: Register \"instructions:inst5\|rdata\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[9\]~en " "Info: Register \"instructions:inst5\|rdata\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[10\]~en " "Info: Register \"instructions:inst5\|rdata\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[11\]~en " "Info: Register \"instructions:inst5\|rdata\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[12\]~en " "Info: Register \"instructions:inst5\|rdata\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[13\]~en " "Info: Register \"instructions:inst5\|rdata\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[14\]~en " "Info: Register \"instructions:inst5\|rdata\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructions:inst5\|rdata\[15\]~en " "Info: Register \"instructions:inst5\|rdata\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Info: Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "583 " "Info: Implemented 583 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 16:21:13 2011 " "Info: Processing ended: Fri Dec 09 16:21:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
