###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:32:53 2016
#  Design:            vin_spc
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Setup Check with Pin CapSel_reg[3]/CP 
Endpoint:   CapSel_reg[3]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[19]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.733
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.204
- Arrival Time                  0.449
= Slack Time                  129.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |  -0.000 |  129.755 | 
     | out_reg[19]/CP  |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.760 | 
     | out_reg[19]/Q   |   ^   | out[19] | DFCX1_HV | 0.445 |   0.449 |  130.204 | 
     | CapSel_reg[3]/D |   ^   | out[19] | DFCX6_HV | 0.000 |   0.449 |  130.204 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -4.755 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.752 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.279 | 
     | CapSel_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.283 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.732
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.206
- Arrival Time                  0.442
= Slack Time                  129.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.764 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  129.769 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.437 |   0.441 |  130.206 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX6_HV | 0.000 |   0.442 |  130.206 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.764 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.761 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.270 | 
     | GD_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.274 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.731
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.206
- Arrival Time                  0.438
= Slack Time                  129.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  129.769 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  129.773 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.433 |   0.437 |  130.206 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX6_HV | 0.000 |   0.438 |  130.206 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.769 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.765 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.266 | 
     | GS_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.269 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin EnHF_reg/CP 
Endpoint:   EnHF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[30]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.730
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.209
- Arrival Time                  0.433
= Slack Time                  129.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.776 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.003 |  129.779 | 
     | out_reg[30]/Q  |   ^   | out[30] | DFCX1_HV | 0.429 |   0.433 |  130.208 | 
     | EnHF_reg/D     |   ^   | out[30] | DFCX6_HV | 0.000 |   0.433 |  130.209 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.776 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.772 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.259 | 
     | EnHF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.263 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.730
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.208
- Arrival Time                  0.431
= Slack Time                  129.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.776 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  129.781 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.427 |   0.431 |  130.208 | 
     | NS_reg/D      |   ^   | out[5] | DFCX6_HV | 0.000 |   0.431 |  130.208 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -4.776 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.773 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.258 | 
     | NS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.261 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.729
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.208
- Arrival Time                  0.429
= Slack Time                  129.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  129.780 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  129.785 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.424 |   0.429 |  130.208 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX6_HV | 0.000 |   0.429 |  130.208 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.780 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.776 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.255 | 
     | GD_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.258 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.210
- Arrival Time                  0.423
= Slack Time                  129.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  129.787 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  129.792 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.418 |   0.423 |  130.210 | 
     | FS_reg/D      |   ^   | out[1] | DFCX6_HV | 0.000 |   0.423 |  130.210 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -4.787 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.783 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.248 | 
     | FS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.251 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin CapSel_reg[0]/CP 
Endpoint:   CapSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[16]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.210
- Arrival Time                  0.422
= Slack Time                  129.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  129.788 | 
     | out_reg[16]/CP  |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.792 | 
     | out_reg[16]/Q   |   ^   | out[16] | DFCX1_HV | 0.418 |   0.422 |  130.210 | 
     | CapSel_reg[0]/D |   ^   | out[16] | DFCX6_HV | 0.000 |   0.422 |  130.210 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -4.788 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.785 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.247 | 
     | CapSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.038 |    1.250 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.210
- Arrival Time                  0.421
= Slack Time                  129.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.790 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  129.794 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.416 |   0.420 |  130.210 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX6_HV | 0.000 |   0.421 |  130.210 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.790 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.786 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.245 | 
     | GD_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.248 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin EnRdegHF_reg[1]/CP 
Endpoint:   EnRdegHF_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[23]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.211
- Arrival Time                  0.420
= Slack Time                  129.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  129.791 | 
     | out_reg[23]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.795 | 
     | out_reg[23]/Q     |   ^   | out[23] | DFCX1_HV | 0.416 |   0.420 |  130.211 | 
     | EnRdegHF_reg[1]/D |   ^   | out[23] | DFCX6_HV | 0.000 |   0.420 |  130.211 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -4.791 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.788 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.244 | 
     | EnRdegHF_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.039 |    1.248 | 
     +-----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin EnRdegHF_reg[0]/CP 
Endpoint:   EnRdegHF_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[22]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.212
- Arrival Time                  0.420
= Slack Time                  129.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  129.792 | 
     | out_reg[22]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.796 | 
     | out_reg[22]/Q     |   ^   | out[22] | DFCX1_HV | 0.415 |   0.420 |  130.211 | 
     | EnRdegHF_reg[0]/D |   ^   | out[22] | DFCX6_HV | 0.000 |   0.420 |  130.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -4.792 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.788 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.243 | 
     | EnRdegHF_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.039 |    1.248 | 
     +-----------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.037
- Setup                         0.727
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.210
- Arrival Time                  0.418
= Slack Time                  129.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.792 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.796 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.414 |   0.418 |  130.210 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX6_HV | 0.000 |   0.418 |  130.210 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.792 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.788 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.243 | 
     | GS_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.037 |    1.245 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin EnLF_reg/CP 
Endpoint:   EnLF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[32]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.211
- Arrival Time                  0.417
= Slack Time                  129.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.794 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |  129.796 | 
     | out_reg[32]/Q  |   ^   | out[32] | DFCX1_HV | 0.415 |   0.417 |  130.211 | 
     | EnLF_reg/D     |   ^   | out[32] | DFCX6_HV | 0.000 |   0.417 |  130.211 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.794 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.790 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.241 | 
     | EnLF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.245 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin EnRdeg_reg/CP 
Endpoint:   EnRdeg_reg/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[24]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.727
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.212
- Arrival Time                  0.415
= Slack Time                  129.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.797 | 
     | out_reg[24]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.801 | 
     | out_reg[24]/Q  |   ^   | out[24] | DFCX1_HV | 0.411 |   0.415 |  130.212 | 
     | EnRdeg_reg/D   |   ^   | out[24] | DFCX6_HV | 0.000 |   0.415 |  130.212 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |               |       |       |           |       |  Time   |   Time   | 
     |---------------+-------+-------+-----------+-------+---------+----------| 
     | Clk           |   v   | Clk   |           |       | 125.000 |   -4.797 | 
     | g135/A        |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.793 | 
     | g135/Q        |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.238 | 
     | EnRdeg_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.242 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.727
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.211
- Arrival Time                  0.413
= Slack Time                  129.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.798 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  129.802 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.409 |   0.413 |  130.211 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX6_HV | 0.000 |   0.413 |  130.211 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.798 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.794 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.237 | 
     | GS_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.240 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin CapSel_reg[1]/CP 
Endpoint:   CapSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[17]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.727
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.212
- Arrival Time                  0.414
= Slack Time                  129.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |  -0.000 |  129.798 | 
     | out_reg[17]/CP  |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.802 | 
     | out_reg[17]/Q   |   ^   | out[17] | DFCX1_HV | 0.410 |   0.414 |  130.212 | 
     | CapSel_reg[1]/D |   ^   | out[17] | DFCX6_HV | 0.000 |   0.414 |  130.212 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -4.798 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.794 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.237 | 
     | CapSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.241 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin DN_reg[0]/CP 
Endpoint:   DN_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[28]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.727
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.212
- Arrival Time                  0.413
= Slack Time                  129.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.800 | 
     | out_reg[28]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.804 | 
     | out_reg[28]/Q  |   ^   | out[28] | DFCX1_HV | 0.408 |   0.412 |  130.212 | 
     | DN_reg[0]/D    |   ^   | out[28] | DFCX6_HV | 0.000 |   0.413 |  130.212 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.800 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.796 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.235 | 
     | DN_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.239 | 
     +-----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.037
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.211
- Arrival Time                  0.409
= Slack Time                  129.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  129.802 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  129.805 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.406 |   0.409 |  130.210 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX6_HV | 0.000 |   0.409 |  130.211 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.802 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.798 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.233 | 
     | F_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.002 | 131.037 |    1.235 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.036
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.210
- Arrival Time                  0.408
= Slack Time                  129.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.802 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  129.804 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.405 |   0.408 |  130.209 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX6_HV | 0.000 |   0.408 |  130.210 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.802 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.798 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.233 | 
     | F_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.001 | 131.036 |    1.234 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin DN_reg[1]/CP 
Endpoint:   DN_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[29]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.409
= Slack Time                  129.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.804 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.807 | 
     | out_reg[29]/Q  |   ^   | out[29] | DFCX1_HV | 0.405 |   0.409 |  130.213 | 
     | DN_reg[1]/D    |   ^   | out[29] | DFCX6_HV | 0.000 |   0.409 |  130.213 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.804 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.800 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.231 | 
     | DN_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.235 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.037
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.211
- Arrival Time                  0.407
= Slack Time                  129.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.804 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  129.808 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.404 |   0.407 |  130.211 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX6_HV | 0.000 |   0.407 |  130.211 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -4.804 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.801 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.230 | 
     | IQ_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.037 |    1.233 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.212
- Arrival Time                  0.407
= Slack Time                  129.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.805 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.809 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.403 |   0.407 |  130.212 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX6_HV | 0.000 |   0.407 |  130.212 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.805 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.801 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.230 | 
     | F_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.233 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin DP_reg[0]/CP 
Endpoint:   DP_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[25]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.407
= Slack Time                  129.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  129.806 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.810 | 
     | out_reg[25]/Q  |   ^   | out[25] | DFCX1_HV | 0.403 |   0.407 |  130.213 | 
     | DP_reg[0]/D    |   ^   | out[25] | DFCX6_HV | 0.000 |   0.407 |  130.213 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.806 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.802 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.229 | 
     | DP_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.233 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CapSel_reg[2]/CP 
Endpoint:   CapSel_reg[2]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[18]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.406
= Slack Time                  129.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |  -0.000 |  129.806 | 
     | out_reg[18]/CP  |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  129.811 | 
     | out_reg[18]/Q   |   ^   | out[18] | DFCX1_HV | 0.402 |   0.406 |  130.213 | 
     | CapSel_reg[2]/D |   ^   | out[18] | DFCX6_HV | 0.000 |   0.406 |  130.213 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -4.807 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.803 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.228 | 
     | CapSel_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.232 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.405
= Slack Time                  129.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  129.807 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  129.811 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.402 |   0.405 |  130.213 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX6_HV | 0.000 |   0.405 |  130.213 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.807 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.804 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.227 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.038 |    1.231 | 
     +----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin DP_reg[2]/CP 
Endpoint:   DP_reg[2]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[27]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.406
= Slack Time                  129.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  129.808 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.812 | 
     | out_reg[27]/Q  |   ^   | out[27] | DFCX1_HV | 0.401 |   0.406 |  130.213 | 
     | DP_reg[2]/D    |   ^   | out[27] | DFCX6_HV | 0.000 |   0.406 |  130.213 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.808 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.804 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.227 | 
     | DP_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.231 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin DP_reg[1]/CP 
Endpoint:   DP_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[26]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.214
- Arrival Time                  0.405
= Slack Time                  129.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  129.808 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.812 | 
     | out_reg[26]/Q  |   ^   | out[26] | DFCX1_HV | 0.401 |   0.405 |  130.213 | 
     | DP_reg[1]/D    |   ^   | out[26] | DFCX6_HV | 0.000 |   0.405 |  130.214 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.808 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.805 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.227 | 
     | DP_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.231 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin CcompSel_reg[1]/CP 
Endpoint:   CcompSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[21]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.214
- Arrival Time                  0.406
= Slack Time                  129.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  129.808 | 
     | out_reg[21]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.813 | 
     | out_reg[21]/Q     |   ^   | out[21] | DFCX1_HV | 0.401 |   0.406 |  130.214 | 
     | CcompSel_reg[1]/D |   ^   | out[21] | DFCX6_HV | 0.000 |   0.406 |  130.214 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -4.808 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.805 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.227 | 
     | CcompSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.039 |    1.231 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.725
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.213
- Arrival Time                  0.399
= Slack Time                  129.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  129.814 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  129.818 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.395 |   0.399 |  130.213 | 
     | CE_reg/D      |   ^   | out[6] | DFCX6_HV | 0.000 |   0.399 |  130.213 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -4.814 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.810 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.221 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.224 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin EnMF_reg/CP 
Endpoint:   EnMF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[31]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.725
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.214
- Arrival Time                  0.399
= Slack Time                  129.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  129.815 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  129.818 | 
     | out_reg[31]/Q  |   ^   | out[31] | DFCX1_HV | 0.397 |   0.399 |  130.214 | 
     | EnMF_reg/D     |   ^   | out[31] | DFCX6_HV | 0.000 |   0.399 |  130.214 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -4.815 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.811 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.220 | 
     | EnMF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.039 |    1.224 | 
     +----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CcompSel_reg[0]/CP 
Endpoint:   CcompSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[20]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.039
- Setup                         0.724
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.215
- Arrival Time                  0.396
= Slack Time                  129.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  129.819 | 
     | out_reg[20]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  129.824 | 
     | out_reg[20]/Q     |   ^   | out[20] | DFCX1_HV | 0.392 |   0.396 |  130.215 | 
     | CcompSel_reg[0]/D |   ^   | out[20] | DFCX6_HV | 0.000 |   0.396 |  130.215 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -4.819 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.816 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.215 | 
     | CcompSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.039 |    1.220 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.037
- Setup                         0.724
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.214
- Arrival Time                  0.393
= Slack Time                  129.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.821 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  129.825 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.389 |   0.393 |  130.214 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX6_HV | 0.000 |   0.393 |  130.214 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -4.821 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.817 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.214 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.037 |    1.216 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.038
- Setup                         0.721
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.216
- Arrival Time                  0.376
= Slack Time                  129.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  129.841 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  129.845 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.371 |   0.376 |  130.216 | 
     | RE_reg/D      |   ^   | out[0] | DFCX6_HV | 0.000 |   0.376 |  130.216 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -4.841 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -4.837 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.031 | 131.035 |    1.194 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.038 |    1.197 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin count_reg[5]/CP 
Endpoint:   count_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.251
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.653
- Arrival Time                  2.293
= Slack Time                  247.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.361 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.363 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.419 |   0.421 |  247.782 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.421 |  247.782 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.852 |   1.274 |  248.635 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.274 |  248.635 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.168 |   1.442 |  248.803 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.442 |  248.803 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.605 |   2.048 |  249.408 | 
     | g131/B          |   ^   | n_5      | XOR2X1_HV  | 0.000 |   2.048 |  249.409 | 
     | g131/Q          |   ^   | n_8      | XOR2X1_HV  | 0.245 |   2.293 |  249.653 | 
     | count_reg[5]/D  |   ^   | n_8      | DFPX3_HV   | 0.000 |   2.293 |  249.653 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.361 | 
     | count_reg[5]/CP |   ^   | Clk   | DFPX3_HV | 0.004 |   0.004 | -247.357 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.218
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.686
- Arrival Time                  2.237
= Slack Time                  247.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.449 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.451 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.419 |   0.421 |  247.871 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.421 |  247.871 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.852 |   1.274 |  248.723 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.274 |  248.723 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.168 |   1.442 |  248.891 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.442 |  248.892 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.605 |   2.048 |  249.497 | 
     | g136/B1         |   ^   | n_5      | AO21X3_HV  | 0.000 |   2.048 |  249.497 | 
     | g136/Q          |   ^   | n_7      | AO21X3_HV  | 0.189 |   2.237 |  249.686 | 
     | count_reg[4]/D  |   ^   | n_7      | DFCX1_HV   | 0.000 |   2.237 |  249.686 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.449 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -247.445 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.242
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  1.678
= Slack Time                  247.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.981 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.984 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.419 |   0.421 |  248.403 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.421 |  248.403 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.852 |   1.274 |  249.255 | 
     | g143/A          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.274 |  249.255 | 
     | g143/Q          |   v   | n_2      | NAND2XL_HV | 0.219 |   1.493 |  249.474 | 
     | g140/A          |   v   | n_2      | XNOR2X2_HV | 0.000 |   1.493 |  249.474 | 
     | g140/Q          |   ^   | n_6      | XNOR2X2_HV | 0.185 |   1.678 |  249.660 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1_HV   | 0.000 |   1.678 |  249.660 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.981 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -247.980 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.001
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  1.506
= Slack Time                  248.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |  -0.000 |  248.150 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |  248.152 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV  | 0.419 |   0.421 |  248.571 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV | 0.000 |   0.421 |  248.571 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV | 0.852 |   1.274 |  249.424 | 
     | g142/B          |   ^   | n_47     | XOR2X1_HV | 0.000 |   1.274 |  249.424 | 
     | g142/Q          |   ^   | n_3      | XOR2X1_HV | 0.232 |   1.506 |  249.656 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   1.506 |  249.656 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.150 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -248.149 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.002
- Setup                         0.233
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.612
= Slack Time                  249.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  249.057 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  249.060 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV   | 0.449 |   0.452 |  249.509 | 
     | g141/B          |   ^   | count[1] | XNOR2X2_HV | 0.000 |   0.452 |  249.509 | 
     | g141/Q          |   ^   | n_4      | XNOR2X2_HV | 0.160 |   0.612 |  249.669 | 
     | count_reg[1]/D  |   ^   | n_4      | DFCX1_HV   | 0.000 |   0.612 |  249.669 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.057 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.055 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.002
- Setup                         0.229
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.674
- Arrival Time                  0.556
= Slack Time                  249.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  249.118 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.002 |  249.120 | 
     | count_reg[0]/QN |   ^   | n_0   | DFPX3_HV | 0.554 |   0.556 |  249.674 | 
     | count_reg[0]/D  |   ^   | n_0   | DFPX3_HV | 0.000 |   0.556 |  249.674 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.118 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.002 | -249.115 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin out_reg[18]/CP 
Endpoint:   out_reg[18]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[19]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.250
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.655
- Arrival Time                  0.449
= Slack Time                  249.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  249.206 | 
     | out_reg[19]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.210 | 
     | out_reg[19]/Q  |   ^   | out[19] | DFCX1_HV | 0.445 |   0.449 |  249.655 | 
     | out_reg[18]/D  |   ^   | out[19] | DFCX1_HV | 0.000 |   0.449 |  249.655 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.206 | 
     | out_reg[18]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.201 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.248
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.442
= Slack Time                  249.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.215 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.220 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.437 |   0.441 |  249.657 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1_HV | 0.000 |   0.442 |  249.657 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.215 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.210 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.438
= Slack Time                  249.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.219 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  249.223 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.433 |   0.437 |  249.657 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1_HV | 0.000 |   0.438 |  249.657 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.219 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.215 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin out_reg[29]/CP 
Endpoint:   out_reg[29]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[30]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.433
= Slack Time                  249.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.224 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.003 |  249.228 | 
     | out_reg[30]/Q  |   ^   | out[30] | DFCX1_HV | 0.429 |   0.433 |  249.657 | 
     | out_reg[29]/D  |   ^   | out[30] | DFCX1_HV | 0.000 |   0.433 |  249.657 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.224 | 
     | out_reg[29]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.221 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.246
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.659
- Arrival Time                  0.431
= Slack Time                  249.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.227 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  249.232 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.427 |   0.431 |  249.659 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1_HV | 0.000 |   0.431 |  249.659 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.227 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.223 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.659
- Arrival Time                  0.429
= Slack Time                  249.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.231 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.235 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.424 |   0.429 |  249.659 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1_HV | 0.000 |   0.429 |  249.659 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.231 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.226 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[16]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.422
= Slack Time                  249.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.238 | 
     | out_reg[16]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.242 | 
     | out_reg[16]/Q  |   ^   | out[16] | DFCX1_HV | 0.418 |   0.422 |  249.660 | 
     | out_reg[15]/D  |   ^   | out[16] | DFCX1_HV | 0.000 |   0.422 |  249.660 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.238 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.234 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.423
= Slack Time                  249.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.238 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.243 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.418 |   0.423 |  249.660 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1_HV | 0.000 |   0.423 |  249.661 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.238 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.233 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin out_reg[22]/CP 
Endpoint:   out_reg[22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[23]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.420
= Slack Time                  249.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.240 | 
     | out_reg[23]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.244 | 
     | out_reg[23]/Q  |   ^   | out[23] | DFCX1_HV | 0.416 |   0.420 |  249.660 | 
     | out_reg[22]/D  |   ^   | out[23] | DFCX1_HV | 0.000 |   0.420 |  249.660 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.240 | 
     | out_reg[22]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.236 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.421
= Slack Time                  249.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.240 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.245 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.416 |   0.420 |  249.661 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1_HV | 0.000 |   0.421 |  249.661 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.240 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.236 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[21]/CP 
Endpoint:   out_reg[21]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[22]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.420
= Slack Time                  249.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.241 | 
     | out_reg[22]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.245 | 
     | out_reg[22]/Q  |   ^   | out[22] | DFCX1_HV | 0.415 |   0.420 |  249.660 | 
     | out_reg[21]/D  |   ^   | out[22] | DFCX1_HV | 0.000 |   0.420 |  249.661 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.241 | 
     | out_reg[21]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.236 | 
     +------------------------------------------------------------------------+ 

