#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001573362fac0 .scope module, "tt_um_jk2102_tb" "tt_um_jk2102_tb" 2 3;
 .timescale -6 -9;
L_0000015733622100 .functor BUFZ 1, L_00000157336dea10, C4<0>, C4<0>, C4<0>;
L_0000015733621d10 .functor BUFZ 1, L_00000157336df410, C4<0>, C4<0>, C4<0>;
v0000015733692080_0 .net *"_ivl_12", 5 0, L_00000157336de830;  1 drivers
v0000015733692ee0_0 .net *"_ivl_14", 0 0, L_00000157336de970;  1 drivers
v00000157336928a0_0 .net *"_ivl_21", 5 0, L_00000157336dfc30;  1 drivers
v0000015733692b20_0 .net *"_ivl_23", 0 0, L_00000157336defb0;  1 drivers
v0000015733692f80_0 .net *"_ivl_3", 0 0, L_0000015733622100;  1 drivers
v0000015733693e80_0 .net *"_ivl_7", 0 0, L_0000015733621d10;  1 drivers
L_0000015733694a20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157336929e0_0 .net/2u *"_ivl_8", 5 0, L_0000015733694a20;  1 drivers
v00000157336921c0_0 .var "clk_tb", 0 0;
v0000015733693700_0 .var "ena_tb", 0 0;
v0000015733693de0_0 .var "rst_n_tb", 0 0;
v0000015733692d00_0 .var "scl_out_tb", 0 0;
v0000015733692bc0_0 .net "sda_in_tb", 0 0, L_00000157336dea10;  1 drivers
v0000015733692760_0 .net "sda_oe_tb", 0 0, L_00000157336df410;  1 drivers
v0000015733692a80_0 .var "sda_out_tb", 0 0;
v0000015733692800_0 .var "ui_in_tb", 7 0;
v0000015733693660_0 .net "uio_oe_tb", 7 0, L_00000157336dfeb0;  1 drivers
v0000015733693c00_0 .net "uio_out_tb", 7 0, L_00000157336de5b0;  1 drivers
v0000015733692c60_0 .net "uo_out_tb", 7 0, L_00000157336df0f0;  1 drivers
L_00000157336de1f0 .concat [ 1 1 6 0], v0000015733692d00_0, v0000015733692a80_0, L_0000015733694a20;
L_00000157336de5b0 .concat8 [ 1 1 6 0], L_00000157336de970, L_0000015733622100, L_00000157336de830;
L_00000157336de830 .part L_00000157336dfe10, 2, 6;
L_00000157336dea10 .part L_00000157336dfe10, 1, 1;
L_00000157336de970 .part L_00000157336dfe10, 0, 1;
L_00000157336dfeb0 .concat8 [ 1 1 6 0], L_00000157336defb0, L_0000015733621d10, L_00000157336dfc30;
L_00000157336dfc30 .part L_00000157336dec90, 2, 6;
L_00000157336df410 .part L_00000157336dec90, 1, 1;
L_00000157336defb0 .part L_00000157336dec90, 0, 1;
S_00000157335f5cf0 .scope module, "dut" "tt_um_jk2102" 2 20, 3 4 0, S_000001573362fac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000015733622560 .functor AND 1, v0000015733693700_0, L_0000015733622480, C4<1>, C4<1>;
L_0000015733621b50 .functor AND 1, L_0000015733622560, L_00000157336de150, C4<1>, C4<1>;
L_0000015733621c30 .functor AND 1, v0000015733693700_0, L_0000015733622480, C4<1>, C4<1>;
L_0000015733694048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001573368f960_0 .net/2u *"_ivl_0", 0 0, L_0000015733694048;  1 drivers
v000001573368fa00_0 .net *"_ivl_14", 0 0, L_0000015733622560;  1 drivers
v000001573368ece0_0 .net *"_ivl_17", 0 0, L_00000157336de150;  1 drivers
L_00000157336945a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001573368faa0_0 .net/2u *"_ivl_26", 0 0, L_00000157336945a0;  1 drivers
L_00000157336945e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001573368e920_0 .net/2u *"_ivl_28", 0 0, L_00000157336945e8;  1 drivers
L_0000015733694630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001573368ea60_0 .net/2u *"_ivl_30", 0 0, L_0000015733694630;  1 drivers
L_0000015733694678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000157336918d0_0 .net/2u *"_ivl_32", 0 0, L_0000015733694678;  1 drivers
L_00000157336946c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733691a10_0 .net/2u *"_ivl_34", 0 0, L_00000157336946c0;  1 drivers
L_0000015733694708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000157336910b0_0 .net/2u *"_ivl_36", 0 0, L_0000015733694708;  1 drivers
L_0000015733694750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733690cf0_0 .net/2u *"_ivl_38", 0 0, L_0000015733694750;  1 drivers
L_0000015733694120 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000157336916f0_0 .net/2u *"_ivl_4", 2 0, L_0000015733694120;  1 drivers
L_0000015733694798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733691830_0 .net/2u *"_ivl_42", 0 0, L_0000015733694798;  1 drivers
L_00000157336947e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733691290_0 .net/2u *"_ivl_44", 0 0, L_00000157336947e0;  1 drivers
L_0000015733694828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733691d30_0 .net/2u *"_ivl_46", 0 0, L_0000015733694828;  1 drivers
L_0000015733694870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000157336906b0_0 .net/2u *"_ivl_48", 0 0, L_0000015733694870;  1 drivers
L_00000157336948b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000157336911f0_0 .net/2u *"_ivl_50", 0 0, L_00000157336948b8;  1 drivers
L_0000015733694900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733690890_0 .net/2u *"_ivl_52", 0 0, L_0000015733694900;  1 drivers
v00000157336909d0_0 .net *"_ivl_55", 0 0, L_00000157336df910;  1 drivers
L_0000015733694948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015733690430_0 .net/2u *"_ivl_56", 0 0, L_0000015733694948;  1 drivers
L_0000015733694990 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v0000015733691470_0 .net/2u *"_ivl_60", 6 0, L_0000015733694990;  1 drivers
v0000015733690070_0 .net *"_ivl_62", 7 0, L_00000157336dfd70;  1 drivers
L_00000157336949d8 .functor BUFT 1, C4<1000000>, C4<0>, C4<0>, C4<0>;
v0000015733691e70_0 .net/2u *"_ivl_64", 6 0, L_00000157336949d8;  1 drivers
v0000015733691c90_0 .net *"_ivl_66", 7 0, L_00000157336de6f0;  1 drivers
v00000157336915b0_0 .net *"_ivl_7", 3 0, L_0000015733693ac0;  1 drivers
v0000015733690e30_0 .net "clk", 0 0, v00000157336921c0_0;  1 drivers
v0000015733691330_0 .net "clk_div", 4 0, L_00000157336229c0;  1 drivers
v0000015733690ed0_0 .net "count", 7 0, L_0000015733621bc0;  1 drivers
v0000015733691dd0_0 .net "count_done", 7 0, L_0000015733621f40;  1 drivers
v0000015733691bf0_0 .net "div_clk", 0 0, L_0000015733692da0;  1 drivers
v0000015733691510_0 .net "done", 0 0, v000001573366bdf0_0;  1 drivers
v00000157336902f0_0 .net "ena", 0 0, v0000015733693700_0;  1 drivers
v00000157336913d0_0 .net "period", 13 0, L_0000015733693ca0;  1 drivers
v0000015733690610_0 .net "pulse_out", 0 0, v000001573366cb10_0;  1 drivers
v0000015733690750_0 .net "reg_data_addr", 7 0, v000001573366d0b0_0;  1 drivers
v0000015733691f10_0 .net "reg_data_in", 7 0, L_00000157336926c0;  1 drivers
v00000157336901b0_0 .net "reg_data_out", 7 0, v000001573366ced0_0;  1 drivers
v0000015733690110_0 .net "reg_write", 0 0, v000001573366c610_0;  1 drivers
v00000157336907f0_0 .net "rst_n", 0 0, v0000015733693de0_0;  1 drivers
v0000015733690250_0 .net "rstn_int", 0 0, L_00000157336938e0;  1 drivers
v0000015733691650_0 .net "run_ppt", 0 0, L_0000015733622480;  1 drivers
v0000015733690a70_0 .net "scl", 0 0, L_00000157336df4b0;  1 drivers
v0000015733690bb0_0 .net "sda", 0 0, L_00000157336df370;  1 drivers
v0000015733690390_0 .net "sda_out", 0 0, v000001573366c250_0;  1 drivers
v00000157336904d0_0 .net "ui_in", 7 0, v0000015733692800_0;  1 drivers
v0000015733691ab0_0 .net "uio_in", 7 0, L_00000157336de1f0;  1 drivers
v0000015733691b50_0 .net "uio_oe", 7 0, L_00000157336dec90;  1 drivers
v0000015733691970_0 .net "uio_out", 7 0, L_00000157336dfe10;  1 drivers
v0000015733690570_0 .net "uo_out", 7 0, L_00000157336df0f0;  alias, 1 drivers
v0000015733690930_0 .net "width", 13 0, L_0000015733693480;  1 drivers
L_00000157336938e0 .functor MUXZ 1, L_0000015733694048, v0000015733693de0_0, v0000015733693700_0, C4<>;
L_0000015733693ac0 .part v0000015733692800_0, 0, 4;
L_0000015733693f20 .concat [ 4 3 0 0], L_0000015733693ac0, L_0000015733694120;
L_00000157336935c0 .part v000001573366d0b0_0, 0, 4;
L_00000157336dfaf0 .part v0000015733692800_0, 4, 1;
L_00000157336de150 .reduce/nor v000001573366bdf0_0;
L_00000157336df4b0 .part L_00000157336de1f0, 0, 1;
L_00000157336df370 .part L_00000157336de1f0, 1, 1;
LS_00000157336dfe10_0_0 .concat [ 1 1 1 1], L_0000015733694750, v000001573366c250_0, L_0000015733694708, L_00000157336946c0;
LS_00000157336dfe10_0_4 .concat [ 1 1 1 1], L_0000015733694678, L_0000015733694630, L_00000157336945e8, L_00000157336945a0;
L_00000157336dfe10 .concat [ 4 4 0 0], LS_00000157336dfe10_0_0, LS_00000157336dfe10_0_4;
L_00000157336df910 .reduce/nor v000001573366c250_0;
LS_00000157336dec90_0_0 .concat [ 1 1 1 1], L_0000015733694948, L_00000157336df910, L_0000015733694900, L_00000157336948b8;
LS_00000157336dec90_0_4 .concat [ 1 1 1 1], L_0000015733694870, L_0000015733694828, L_00000157336947e0, L_0000015733694798;
L_00000157336dec90 .concat [ 4 4 0 0], LS_00000157336dec90_0_0, LS_00000157336dec90_0_4;
L_00000157336dfd70 .concat [ 7 1 0 0], L_0000015733694990, L_0000015733692da0;
L_00000157336de6f0 .concat [ 7 1 0 0], L_00000157336949d8, L_0000015733692da0;
L_00000157336df0f0 .functor MUXZ 8, L_00000157336de6f0, L_00000157336dfd70, v000001573366cb10_0, C4<>;
S_00000157335f5e80 .scope module, "clk_div_inst" "clock_divider" 3 32, 4 3 0, S_00000157335f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
L_0000015733694090 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v000001573361e350_0 .net/2u *"_ivl_0", 4 0, L_0000015733694090;  1 drivers
v000001573361e7b0_0 .net *"_ivl_2", 0 0, L_0000015733693160;  1 drivers
L_00000157336940d8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v000001573361e8f0_0 .net/2u *"_ivl_4", 4 0, L_00000157336940d8;  1 drivers
v000001573361eb70_0 .net *"_ivl_6", 4 0, L_0000015733692260;  1 drivers
v000001573361ec10_0 .net "clk", 0 0, v00000157336921c0_0;  alias, 1 drivers
v000001573361dbd0_0 .net "clk_out", 0 0, L_0000015733692da0;  alias, 1 drivers
v000001573361f070_0 .var "counter", 25 0;
v000001573361ddb0_0 .net "rst_n", 0 0, L_00000157336938e0;  alias, 1 drivers
v000001573361e170_0 .net "sel", 4 0, L_00000157336229c0;  alias, 1 drivers
v000001573361f250_0 .var "sel_r", 4 0;
E_000001573362b4e0/0 .event negedge, v000001573361ddb0_0;
E_000001573362b4e0/1 .event posedge, v000001573361ec10_0;
E_000001573362b4e0 .event/or E_000001573362b4e0/0, E_000001573362b4e0/1;
L_0000015733693160 .cmp/gt 5, L_0000015733694090, v000001573361f250_0;
L_0000015733692260 .functor MUXZ 5, L_00000157336940d8, v000001573361f250_0, L_0000015733693160, C4<>;
L_0000015733692da0 .part/v v000001573361f070_0, L_0000015733692260, 1;
S_00000157335c0570 .scope module, "i2c_slave_inst" "i2c_slave" 3 40, 5 3 0, S_00000157335f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 7 "slv_addr_in";
    .port_info 5 /INPUT 8 "reg_data_in";
    .port_info 6 /OUTPUT 8 "reg_data_out";
    .port_info 7 /OUTPUT 8 "reg_data_addr";
    .port_info 8 /OUTPUT 1 "reg_write";
P_00000157335c0700 .param/l "ACK_ADDR" 1 5 22, C4<011>;
P_00000157335c0738 .param/l "ACK_DATA" 1 5 25, C4<110>;
P_00000157335c0770 .param/l "ADDR" 1 5 21, C4<010>;
P_00000157335c07a8 .param/l "IDLE" 1 5 19, C4<000>;
P_00000157335c07e0 .param/l "READ" 1 5 23, C4<100>;
P_00000157335c0818 .param/l "STOPorSTART" 1 5 26, C4<111>;
P_00000157335c0850 .param/l "WRITE" 1 5 24, C4<101>;
v000001573361f2f0_0 .var "bit_count", 2 0;
v000001573361f390_0 .var "data_in", 7 0;
v000001573366c570_0 .var "data_out", 7 0;
v000001573366d6f0_0 .var "reg_addr_or_data", 0 0;
v000001573366d0b0_0 .var "reg_data_addr", 7 0;
v000001573366c390_0 .net "reg_data_in", 7 0, L_00000157336926c0;  alias, 1 drivers
v000001573366ced0_0 .var "reg_data_out", 7 0;
v000001573366c610_0 .var "reg_write", 0 0;
v000001573366ca70_0 .net "rstn", 0 0, L_00000157336938e0;  alias, 1 drivers
v000001573366c110_0 .net "scl", 0 0, L_00000157336df4b0;  alias, 1 drivers
v000001573366d5b0_0 .net "sda", 0 0, L_00000157336df370;  alias, 1 drivers
v000001573366c250_0 .var "sda_out", 0 0;
v000001573366bcb0_0 .var "slave_address", 6 0;
v000001573366ccf0_0 .net "slv_addr_in", 6 0, L_0000015733693f20;  1 drivers
v000001573366cd90_0 .var "start_pattern", 0 0;
v000001573366bc10_0 .var "state", 2 0;
v000001573366bb70_0 .var "stop_pattern", 0 0;
E_000001573362ac60/0 .event negedge, v000001573361ddb0_0;
E_000001573362ac60/1 .event posedge, v000001573366c110_0;
E_000001573362ac60 .event/or E_000001573362ac60/0, E_000001573362ac60/1;
E_000001573362b520 .event negedge, v000001573361ddb0_0, v000001573366c110_0;
E_000001573362b2e0/0 .event negedge, v000001573361ddb0_0;
E_000001573362b2e0/1 .event posedge, v000001573366d5b0_0;
E_000001573362b2e0 .event/or E_000001573362b2e0/0, E_000001573362b2e0/1;
E_000001573362ad20 .event negedge, v000001573361ddb0_0, v000001573366d5b0_0;
S_00000157335c8d60 .scope module, "pulse_counter_inst" "pulse_counter" 3 87, 6 2 0, S_00000157335f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 8 "load_count";
    .port_info 5 /OUTPUT 8 "count";
    .port_info 6 /OUTPUT 1 "done";
L_0000015733621f40 .functor BUFZ 8, v000001573366cf70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001573366be90_0 .net "clk", 0 0, L_0000015733692da0;  alias, 1 drivers
v000001573366cbb0_0 .net "count", 7 0, L_0000015733621f40;  alias, 1 drivers
v000001573366bdf0_0 .var "done", 0 0;
v000001573366ce30_0 .net "in_pulse", 0 0, v000001573366cb10_0;  alias, 1 drivers
v000001573366c930_0 .net "load_count", 7 0, L_0000015733621bc0;  alias, 1 drivers
v000001573366c9d0_0 .var "prev_pulse", 0 0;
v000001573366cf70_0 .var "pulse_count", 7 0;
v000001573366d790_0 .net "rst_n", 0 0, L_00000157336938e0;  alias, 1 drivers
v000001573366c7f0_0 .net "run", 0 0, L_0000015733621c30;  1 drivers
E_000001573362c3e0/0 .event negedge, v000001573361ddb0_0;
E_000001573362c3e0/1 .event posedge, v000001573361dbd0_0;
E_000001573362c3e0 .event/or E_000001573362c3e0/0, E_000001573362c3e0/1;
S_00000157335c8ef0 .scope module, "pulse_gen_inst" "pulse_generator" 3 77, 7 3 0, S_00000157335f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 14 "pulse_period";
    .port_info 4 /INPUT 14 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
v000001573366bfd0_0 .net "clk", 0 0, L_0000015733692da0;  alias, 1 drivers
v000001573366b8f0_0 .var "counter", 13 0;
v000001573366cb10_0 .var "pulse_active", 0 0;
v000001573366c1b0_0 .net "pulse_out", 0 0, v000001573366cb10_0;  alias, 1 drivers
v000001573366d650_0 .net "pulse_period", 13 0, L_0000015733693ca0;  alias, 1 drivers
v000001573366bd50_0 .var "pulse_period_r", 13 0;
v000001573366d010_0 .net "pulse_width", 13 0, L_0000015733693480;  alias, 1 drivers
v000001573366b990_0 .var "pulse_width_r", 13 0;
v000001573366ba30_0 .net "rst_n", 0 0, L_00000157336938e0;  alias, 1 drivers
v000001573366cc50_0 .net "run", 0 0, L_0000015733621b50;  1 drivers
S_00000157335cd300 .scope module, "register_map_inst" "register_map" 3 55, 8 3 0, S_00000157335f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /INPUT 1 "run_on_reset";
    .port_info 7 /OUTPUT 5 "clk_div";
    .port_info 8 /OUTPUT 14 "period";
    .port_info 9 /OUTPUT 14 "width";
    .port_info 10 /OUTPUT 8 "count";
    .port_info 11 /OUTPUT 1 "run_ppt";
    .port_info 12 /INPUT 8 "count_done";
    .port_info 13 /INPUT 1 "done";
L_00000157336229c0 .functor BUFZ 5, v000001573366c890_0, C4<00000>, C4<00000>, C4<00000>;
L_0000015733621bc0 .functor BUFZ 8, v000001573366d150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015733622480 .functor BUFZ 1, v000001573366c2f0_0, C4<0>, C4<0>, C4<0>;
v000001573366c890_0 .var "CLK_DIV", 4 0;
v000001573366d470_0 .var "COUNT_DONE_L", 7 0;
v000001573366d150_0 .var "COUNT_L", 7 0;
v000001573366d1f0_0 .var "DONE", 0 0;
v000001573366c070_0 .var "PERIOD_H", 5 0;
v000001573366d290_0 .var "PERIOD_L", 7 0;
v000001573366c2f0_0 .var "RUN", 0 0;
v000001573366d330_0 .var "WIDTH_H", 5 0;
v000001573366c6b0_0 .var "WIDTH_L", 7 0;
L_0000015733694168 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001573366d3d0_0 .net/2u *"_ivl_0", 3 0, L_0000015733694168;  1 drivers
v000001573366d510_0 .net *"_ivl_10", 0 0, L_0000015733692120;  1 drivers
L_0000015733694240 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001573366bad0_0 .net/2u *"_ivl_12", 3 0, L_0000015733694240;  1 drivers
v000001573366bf30_0 .net *"_ivl_14", 0 0, L_0000015733692e40;  1 drivers
L_0000015733694288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001573366c430_0 .net/2u *"_ivl_16", 1 0, L_0000015733694288;  1 drivers
v000001573366c4d0_0 .net *"_ivl_18", 7 0, L_0000015733693020;  1 drivers
v000001573366c750_0 .net *"_ivl_2", 0 0, L_00000157336937a0;  1 drivers
L_00000157336942d0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001573368e060_0 .net/2u *"_ivl_20", 3 0, L_00000157336942d0;  1 drivers
v000001573368fe60_0 .net *"_ivl_22", 0 0, L_00000157336930c0;  1 drivers
L_0000015733694318 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001573368f8c0_0 .net/2u *"_ivl_24", 3 0, L_0000015733694318;  1 drivers
v000001573368f1e0_0 .net *"_ivl_26", 0 0, L_0000015733692300;  1 drivers
L_0000015733694360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001573368eb00_0 .net/2u *"_ivl_28", 1 0, L_0000015733694360;  1 drivers
v000001573368f140_0 .net *"_ivl_30", 7 0, L_0000015733693200;  1 drivers
L_00000157336943a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001573368fbe0_0 .net/2u *"_ivl_32", 3 0, L_00000157336943a8;  1 drivers
v000001573368f3c0_0 .net *"_ivl_34", 0 0, L_0000015733692440;  1 drivers
L_00000157336943f0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001573368ed80_0 .net/2u *"_ivl_36", 3 0, L_00000157336943f0;  1 drivers
v000001573368fd20_0 .net *"_ivl_38", 0 0, L_00000157336923a0;  1 drivers
L_00000157336941b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001573368f460_0 .net/2u *"_ivl_4", 2 0, L_00000157336941b0;  1 drivers
L_0000015733694438 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001573368fb40_0 .net/2u *"_ivl_40", 6 0, L_0000015733694438;  1 drivers
v000001573368e380_0 .net *"_ivl_42", 7 0, L_00000157336924e0;  1 drivers
L_0000015733694480 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001573368fc80_0 .net/2u *"_ivl_44", 3 0, L_0000015733694480;  1 drivers
v000001573368ff00_0 .net *"_ivl_46", 0 0, L_0000015733693980;  1 drivers
L_00000157336944c8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001573368eec0_0 .net/2u *"_ivl_48", 3 0, L_00000157336944c8;  1 drivers
v000001573368e420_0 .net *"_ivl_50", 0 0, L_0000015733692940;  1 drivers
L_0000015733694510 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001573368e240_0 .net/2u *"_ivl_52", 6 0, L_0000015733694510;  1 drivers
v000001573368f000_0 .net *"_ivl_54", 7 0, L_0000015733693d40;  1 drivers
L_0000015733694558 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001573368f780_0 .net/2u *"_ivl_56", 7 0, L_0000015733694558;  1 drivers
v000001573368f500_0 .net *"_ivl_58", 7 0, L_00000157336932a0;  1 drivers
v000001573368e880_0 .net *"_ivl_6", 7 0, L_0000015733693840;  1 drivers
v000001573368e100_0 .net *"_ivl_60", 7 0, L_0000015733693a20;  1 drivers
v000001573368fdc0_0 .net *"_ivl_62", 7 0, L_0000015733692580;  1 drivers
v000001573368ee20_0 .net *"_ivl_64", 7 0, L_0000015733693520;  1 drivers
v000001573368f280_0 .net *"_ivl_66", 7 0, L_0000015733692620;  1 drivers
v000001573368e1a0_0 .net *"_ivl_68", 7 0, L_00000157336933e0;  1 drivers
v000001573368e4c0_0 .net *"_ivl_70", 7 0, L_0000015733693b60;  1 drivers
v000001573368e9c0_0 .net *"_ivl_72", 7 0, L_0000015733693340;  1 drivers
L_00000157336941f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001573368ef60_0 .net/2u *"_ivl_8", 3 0, L_00000157336941f8;  1 drivers
v000001573368e2e0_0 .net "address", 3 0, L_00000157336935c0;  1 drivers
v000001573368f0a0_0 .net "clk", 0 0, L_00000157336df4b0;  alias, 1 drivers
v000001573368eba0_0 .net "clk_div", 4 0, L_00000157336229c0;  alias, 1 drivers
v000001573368e560_0 .net "count", 7 0, L_0000015733621bc0;  alias, 1 drivers
v000001573368f6e0_0 .net "count_done", 7 0, L_0000015733621f40;  alias, 1 drivers
v000001573368e6a0_0 .net "data_in", 7 0, v000001573366ced0_0;  alias, 1 drivers
v000001573368e600_0 .net "data_out", 7 0, L_00000157336926c0;  alias, 1 drivers
v000001573368f320_0 .net "done", 0 0, v000001573366bdf0_0;  alias, 1 drivers
v000001573368f820_0 .net "period", 13 0, L_0000015733693ca0;  alias, 1 drivers
v000001573368e7e0_0 .net "rstn", 0 0, L_00000157336938e0;  alias, 1 drivers
v000001573368e740_0 .net "run_on_reset", 0 0, L_00000157336dfaf0;  1 drivers
v000001573368f5a0_0 .net "run_ppt", 0 0, L_0000015733622480;  alias, 1 drivers
v000001573368f640_0 .net "width", 13 0, L_0000015733693480;  alias, 1 drivers
v000001573368ec40_0 .net "write_enable", 0 0, v000001573366c610_0;  alias, 1 drivers
L_00000157336937a0 .cmp/eq 4, L_00000157336935c0, L_0000015733694168;
L_0000015733693840 .concat [ 5 3 0 0], v000001573366c890_0, L_00000157336941b0;
L_0000015733692120 .cmp/eq 4, L_00000157336935c0, L_00000157336941f8;
L_0000015733692e40 .cmp/eq 4, L_00000157336935c0, L_0000015733694240;
L_0000015733693020 .concat [ 6 2 0 0], v000001573366c070_0, L_0000015733694288;
L_00000157336930c0 .cmp/eq 4, L_00000157336935c0, L_00000157336942d0;
L_0000015733692300 .cmp/eq 4, L_00000157336935c0, L_0000015733694318;
L_0000015733693200 .concat [ 6 2 0 0], v000001573366d330_0, L_0000015733694360;
L_0000015733692440 .cmp/eq 4, L_00000157336935c0, L_00000157336943a8;
L_00000157336923a0 .cmp/eq 4, L_00000157336935c0, L_00000157336943f0;
L_00000157336924e0 .concat [ 1 7 0 0], v000001573366c2f0_0, L_0000015733694438;
L_0000015733693980 .cmp/eq 4, L_00000157336935c0, L_0000015733694480;
L_0000015733692940 .cmp/eq 4, L_00000157336935c0, L_00000157336944c8;
L_0000015733693d40 .concat [ 1 7 0 0], v000001573366d1f0_0, L_0000015733694510;
L_00000157336932a0 .functor MUXZ 8, L_0000015733694558, L_0000015733693d40, L_0000015733692940, C4<>;
L_0000015733693a20 .functor MUXZ 8, L_00000157336932a0, v000001573366d470_0, L_0000015733693980, C4<>;
L_0000015733692580 .functor MUXZ 8, L_0000015733693a20, L_00000157336924e0, L_00000157336923a0, C4<>;
L_0000015733693520 .functor MUXZ 8, L_0000015733692580, v000001573366d150_0, L_0000015733692440, C4<>;
L_0000015733692620 .functor MUXZ 8, L_0000015733693520, L_0000015733693200, L_0000015733692300, C4<>;
L_00000157336933e0 .functor MUXZ 8, L_0000015733692620, v000001573366c6b0_0, L_00000157336930c0, C4<>;
L_0000015733693b60 .functor MUXZ 8, L_00000157336933e0, L_0000015733693020, L_0000015733692e40, C4<>;
L_0000015733693340 .functor MUXZ 8, L_0000015733693b60, v000001573366d290_0, L_0000015733692120, C4<>;
L_00000157336926c0 .functor MUXZ 8, L_0000015733693340, L_0000015733693840, L_00000157336937a0, C4<>;
L_0000015733693ca0 .concat [ 8 6 0 0], v000001573366d290_0, v000001573366c070_0;
L_0000015733693480 .concat [ 8 6 0 0], v000001573366c6b0_0, v000001573366d330_0;
S_00000157335bd6f0 .scope task, "read_register" "read_register" 2 159, 2 159 0, S_000001573362fac0;
 .timescale -6 -9;
v0000015733690b10_0 .var "addr_i", 7 0;
v0000015733690c50_0 .var "reg_addr_i", 7 0;
TD_tt_um_jk2102_tb.read_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %load/vec4 v0000015733690b10_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %load/vec4 v0000015733690c50_0;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %delay 25000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %load/vec4 v0000015733690b10_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %end;
S_00000157335824d0 .scope task, "send_byte" "send_byte" 2 98, 2 98 0, S_000001573362fac0;
 .timescale -6 -9;
v0000015733690d90_0 .var "data", 7 0;
v0000015733690f70_0 .var/i "i", 31 0;
TD_tt_um_jk2102_tb.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000015733690f70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000015733690f70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %load/vec4 v0000015733690d90_0;
    %load/vec4 v0000015733690f70_0;
    %part/s 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %load/vec4 v0000015733690f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000015733690f70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %end;
S_0000015733582660 .scope task, "write_register" "write_register" 2 120, 2 120 0, S_000001573362fac0;
 .timescale -6 -9;
v0000015733691010_0 .var "addr_i", 7 0;
v0000015733691150_0 .var "reg_addr_i", 7 0;
v0000015733691790_0 .var "reg_data_i", 7 0;
TD_tt_um_jk2102_tb.write_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %load/vec4 v0000015733691010_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %load/vec4 v0000015733691150_0;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %load/vec4 v0000015733691790_0;
    %store/vec4 v0000015733690d90_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_00000157335824d0;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %delay 25000, 0;
    %end;
    .scope S_00000157335f5e80;
T_3 ;
    %wait E_000001573362b4e0;
    %load/vec4 v000001573361ddb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001573361f070_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001573361f250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001573361f070_0;
    %addi 1, 0, 26;
    %assign/vec4 v000001573361f070_0, 0;
    %load/vec4 v000001573361e170_0;
    %assign/vec4 v000001573361f250_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000157335c0570;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001573361f2f0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_00000157335c0570;
T_5 ;
    %wait E_000001573362ad20;
    %load/vec4 v000001573366ca70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366cd90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001573366c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366cd90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366cd90_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000157335c0570;
T_6 ;
    %wait E_000001573362b2e0;
    %load/vec4 v000001573366ca70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366bb70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001573366c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366bb70_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366bb70_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000157335c0570;
T_7 ;
    %wait E_000001573362b520;
    %load/vec4 v000001573366ca70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001573366ccf0_0;
    %assign/vec4 v000001573366bcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001573366c570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001573366d0b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001573366ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366d6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001573366bc10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001573366c390_0;
    %assign/vec4 v000001573366c570_0, 0;
T_7.2 ;
    %load/vec4 v000001573366bc10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001573366d6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001573361f390_0;
    %assign/vec4 v000001573366d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c610_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001573361f390_0;
    %assign/vec4 v000001573366ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c610_0, 0;
T_7.7 ;
    %load/vec4 v000001573366d6f0_0;
    %nor/r;
    %assign/vec4 v000001573366d6f0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c610_0, 0;
T_7.5 ;
    %load/vec4 v000001573366bc10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366d6f0_0, 0;
T_7.8 ;
    %load/vec4 v000001573366bc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573361f2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v000001573361f390_0;
    %parti/s 7, 1, 2;
    %load/vec4 v000001573366bcb0_0;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000001573361f2f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.22 ;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v000001573361f390_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %load/vec4 v000001573366c570_0;
    %load/vec4 v000001573361f2f0_0;
    %part/u 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573361f2f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
T_7.28 ;
T_7.26 ;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v000001573366c570_0;
    %load/vec4 v000001573361f2f0_0;
    %part/u 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v000001573361f2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v000001573361f2f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.32 ;
T_7.30 ;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v000001573361f2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v000001573361f2f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.36 ;
T_7.34 ;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.40 ;
T_7.38 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366c250_0, 0;
    %load/vec4 v000001573366cd90_0;
    %load/vec4 v000001573366bb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v000001573366bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v000001573366cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573361f2f0_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001573366bc10_0, 0;
T_7.46 ;
T_7.44 ;
T_7.42 ;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000157335c0570;
T_8 ;
    %wait E_000001573362ac60;
    %load/vec4 v000001573366ca70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001573361f390_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001573366bc10_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001573366bc10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001573366d5b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001573361f2f0_0;
    %assign/vec4/off/d v000001573361f390_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000157335cd300;
T_9 ;
    %wait E_000001573362ac60;
    %load/vec4 v000001573368e7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001573366c890_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001573366d290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001573366c070_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001573366c6b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001573366d330_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001573366d150_0, 0;
    %load/vec4 v000001573368e740_0;
    %assign/vec4 v000001573366c2f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001573366d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366d1f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001573368ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001573368e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000001573368e6a0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000001573366c890_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000001573368e6a0_0;
    %assign/vec4 v000001573366d290_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000001573368e6a0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001573366c070_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000001573368e6a0_0;
    %assign/vec4 v000001573366c6b0_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000001573368e6a0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001573366d330_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001573368e6a0_0;
    %assign/vec4 v000001573366d150_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001573368e6a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001573366c2f0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001573368f6e0_0;
    %assign/vec4 v000001573366d470_0, 0;
    %load/vec4 v000001573368f320_0;
    %assign/vec4 v000001573366d1f0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000157335c8ef0;
T_10 ;
    %wait E_000001573362c3e0;
    %load/vec4 v000001573366ba30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001573366b8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366cb10_0, 0;
    %pushi/vec4 128, 0, 14;
    %assign/vec4 v000001573366bd50_0, 0;
    %pushi/vec4 1, 0, 14;
    %assign/vec4 v000001573366b990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001573366cc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001573366b8f0_0;
    %load/vec4 v000001573366b990_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000001573366b8f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001573366b8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366cb10_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001573366b8f0_0;
    %load/vec4 v000001573366bd50_0;
    %cmp/u;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v000001573366b8f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001573366b8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366cb10_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001573366b8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366cb10_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001573366b8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366cb10_0, 0;
    %load/vec4 v000001573366d650_0;
    %assign/vec4 v000001573366bd50_0, 0;
    %load/vec4 v000001573366d010_0;
    %assign/vec4 v000001573366b990_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000157335c8d60;
T_11 ;
    %wait E_000001573362c3e0;
    %load/vec4 v000001573366d790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001573366cf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366bdf0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001573366c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001573366cf70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001573366bdf0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001573366ce30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v000001573366c9d0_0;
    %nor/r;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v000001573366cf70_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001573366cf70_0, 0;
T_11.6 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001573366c930_0;
    %assign/vec4 v000001573366cf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001573366bdf0_0, 0;
T_11.3 ;
    %load/vec4 v000001573366ce30_0;
    %assign/vec4 v000001573366c9d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001573362fac0;
T_12 ;
    %delay 15259, 0;
    %load/vec4 v00000157336921c0_0;
    %inv;
    %store/vec4 v00000157336921c0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001573362fac0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001573362fac0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157336921c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733693de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733693700_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000015733692800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733692d00_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733693de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015733693700_0, 0, 1;
    %delay 1280523264, 16;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733691010_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000015733691150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015733691790_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000015733582660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733691010_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000015733691150_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000015733691790_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000015733582660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733691010_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000015733691150_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000015733691790_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000015733582660;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733691010_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000015733691150_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000015733691790_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000015733582660;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733691010_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000015733691150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000015733691790_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_0000015733582660;
    %join;
    %delay 2820130816, 4;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733690b10_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000015733690c50_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_00000157335bd6f0;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733690b10_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000015733690c50_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_00000157335bd6f0;
    %join;
    %delay 2755359744, 11;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000015733690b10_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000015733690c50_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_00000157335bd6f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733693700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015733693de0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/register_map.v";
