#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf66f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfb2400 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xf65270 .functor NOT 1, L_0xfdc9c0, C4<0>, C4<0>, C4<0>;
L_0xf7e790 .functor XOR 8, L_0xfdc550, L_0xfdc710, C4<00000000>, C4<00000000>;
L_0xfb3820 .functor XOR 8, L_0xf7e790, L_0xfdc850, C4<00000000>, C4<00000000>;
v0xfda130_0 .net *"_ivl_10", 7 0, L_0xfdc850;  1 drivers
v0xfda230_0 .net *"_ivl_12", 7 0, L_0xfb3820;  1 drivers
v0xfda310_0 .net *"_ivl_2", 7 0, L_0xfdc4b0;  1 drivers
v0xfda3d0_0 .net *"_ivl_4", 7 0, L_0xfdc550;  1 drivers
v0xfda4b0_0 .net *"_ivl_6", 7 0, L_0xfdc710;  1 drivers
v0xfda5e0_0 .net *"_ivl_8", 7 0, L_0xf7e790;  1 drivers
v0xfda6c0_0 .net "areset", 0 0, L_0xf65680;  1 drivers
v0xfda760_0 .var "clk", 0 0;
v0xfda800_0 .net "predict_history_dut", 6 0, v0xfd94c0_0;  1 drivers
v0xfda950_0 .net "predict_history_ref", 6 0, L_0xfdc320;  1 drivers
v0xfda9f0_0 .net "predict_pc", 6 0, L_0xfdb5b0;  1 drivers
v0xfdaa90_0 .net "predict_taken_dut", 0 0, v0xfd9700_0;  1 drivers
v0xfdab30_0 .net "predict_taken_ref", 0 0, L_0xfdc160;  1 drivers
v0xfdabd0_0 .net "predict_valid", 0 0, v0xfd68a0_0;  1 drivers
v0xfdac70_0 .var/2u "stats1", 223 0;
v0xfdad10_0 .var/2u "strobe", 0 0;
v0xfdadd0_0 .net "tb_match", 0 0, L_0xfdc9c0;  1 drivers
v0xfdaf80_0 .net "tb_mismatch", 0 0, L_0xf65270;  1 drivers
v0xfdb020_0 .net "train_history", 6 0, L_0xfdbb60;  1 drivers
v0xfdb0e0_0 .net "train_mispredicted", 0 0, L_0xfdba00;  1 drivers
v0xfdb180_0 .net "train_pc", 6 0, L_0xfdbcf0;  1 drivers
v0xfdb240_0 .net "train_taken", 0 0, L_0xfdb7e0;  1 drivers
v0xfdb2e0_0 .net "train_valid", 0 0, v0xfd7220_0;  1 drivers
v0xfdb380_0 .net "wavedrom_enable", 0 0, v0xfd72f0_0;  1 drivers
v0xfdb420_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xfd7390_0;  1 drivers
v0xfdb4c0_0 .net "wavedrom_title", 511 0, v0xfd7470_0;  1 drivers
L_0xfdc4b0 .concat [ 7 1 0 0], L_0xfdc320, L_0xfdc160;
L_0xfdc550 .concat [ 7 1 0 0], L_0xfdc320, L_0xfdc160;
L_0xfdc710 .concat [ 7 1 0 0], v0xfd94c0_0, v0xfd9700_0;
L_0xfdc850 .concat [ 7 1 0 0], L_0xfdc320, L_0xfdc160;
L_0xfdc9c0 .cmp/eeq 8, L_0xfdc4b0, L_0xfb3820;
S_0xf645f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xfb2400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xfb0cf0 .param/l "LNT" 0 3 22, C4<01>;
P_0xfb0d30 .param/l "LT" 0 3 22, C4<10>;
P_0xfb0d70 .param/l "SNT" 0 3 22, C4<00>;
P_0xfb0db0 .param/l "ST" 0 3 22, C4<11>;
P_0xfb0df0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xf65b60 .functor XOR 7, v0xfd4a40_0, L_0xfdb5b0, C4<0000000>, C4<0000000>;
L_0xf8fa20 .functor XOR 7, L_0xfdbb60, L_0xfdbcf0, C4<0000000>, C4<0000000>;
v0xfa2350_0 .net *"_ivl_11", 0 0, L_0xfdc070;  1 drivers
L_0x7efd76ed21c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfa2620_0 .net *"_ivl_12", 0 0, L_0x7efd76ed21c8;  1 drivers
L_0x7efd76ed2210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf652e0_0 .net *"_ivl_16", 6 0, L_0x7efd76ed2210;  1 drivers
v0xf65520_0 .net *"_ivl_4", 1 0, L_0xfdbe80;  1 drivers
v0xf656f0_0 .net *"_ivl_6", 8 0, L_0xfdbf80;  1 drivers
L_0x7efd76ed2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf65c50_0 .net *"_ivl_9", 1 0, L_0x7efd76ed2180;  1 drivers
v0xfd4720_0 .net "areset", 0 0, L_0xf65680;  alias, 1 drivers
v0xfd47e0_0 .net "clk", 0 0, v0xfda760_0;  1 drivers
v0xfd48a0 .array "pht", 0 127, 1 0;
v0xfd4960_0 .net "predict_history", 6 0, L_0xfdc320;  alias, 1 drivers
v0xfd4a40_0 .var "predict_history_r", 6 0;
v0xfd4b20_0 .net "predict_index", 6 0, L_0xf65b60;  1 drivers
v0xfd4c00_0 .net "predict_pc", 6 0, L_0xfdb5b0;  alias, 1 drivers
v0xfd4ce0_0 .net "predict_taken", 0 0, L_0xfdc160;  alias, 1 drivers
v0xfd4da0_0 .net "predict_valid", 0 0, v0xfd68a0_0;  alias, 1 drivers
v0xfd4e60_0 .net "train_history", 6 0, L_0xfdbb60;  alias, 1 drivers
v0xfd4f40_0 .net "train_index", 6 0, L_0xf8fa20;  1 drivers
v0xfd5020_0 .net "train_mispredicted", 0 0, L_0xfdba00;  alias, 1 drivers
v0xfd50e0_0 .net "train_pc", 6 0, L_0xfdbcf0;  alias, 1 drivers
v0xfd51c0_0 .net "train_taken", 0 0, L_0xfdb7e0;  alias, 1 drivers
v0xfd5280_0 .net "train_valid", 0 0, v0xfd7220_0;  alias, 1 drivers
E_0xf75410 .event posedge, v0xfd4720_0, v0xfd47e0_0;
L_0xfdbe80 .array/port v0xfd48a0, L_0xfdbf80;
L_0xfdbf80 .concat [ 7 2 0 0], L_0xf65b60, L_0x7efd76ed2180;
L_0xfdc070 .part L_0xfdbe80, 1, 1;
L_0xfdc160 .functor MUXZ 1, L_0x7efd76ed21c8, L_0xfdc070, v0xfd68a0_0, C4<>;
L_0xfdc320 .functor MUXZ 7, L_0x7efd76ed2210, v0xfd4a40_0, v0xfd68a0_0, C4<>;
S_0xf6a9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xf645f0;
 .timescale -12 -12;
v0xfa1f30_0 .var/i "i", 31 0;
S_0xfd54a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xfb2400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xfd5650 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xf65680 .functor BUFZ 1, v0xfd6970_0, C4<0>, C4<0>, C4<0>;
L_0x7efd76ed20a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfd6130_0 .net *"_ivl_10", 0 0, L_0x7efd76ed20a8;  1 drivers
L_0x7efd76ed20f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfd6210_0 .net *"_ivl_14", 6 0, L_0x7efd76ed20f0;  1 drivers
L_0x7efd76ed2138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfd62f0_0 .net *"_ivl_18", 6 0, L_0x7efd76ed2138;  1 drivers
L_0x7efd76ed2018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfd63b0_0 .net *"_ivl_2", 6 0, L_0x7efd76ed2018;  1 drivers
L_0x7efd76ed2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfd6490_0 .net *"_ivl_6", 0 0, L_0x7efd76ed2060;  1 drivers
v0xfd65c0_0 .net "areset", 0 0, L_0xf65680;  alias, 1 drivers
v0xfd6660_0 .net "clk", 0 0, v0xfda760_0;  alias, 1 drivers
v0xfd6730_0 .net "predict_pc", 6 0, L_0xfdb5b0;  alias, 1 drivers
v0xfd6800_0 .var "predict_pc_r", 6 0;
v0xfd68a0_0 .var "predict_valid", 0 0;
v0xfd6970_0 .var "reset", 0 0;
v0xfd6a10_0 .net "tb_match", 0 0, L_0xfdc9c0;  alias, 1 drivers
v0xfd6ad0_0 .net "train_history", 6 0, L_0xfdbb60;  alias, 1 drivers
v0xfd6bc0_0 .var "train_history_r", 6 0;
v0xfd6c80_0 .net "train_mispredicted", 0 0, L_0xfdba00;  alias, 1 drivers
v0xfd6d50_0 .var "train_mispredicted_r", 0 0;
v0xfd6df0_0 .net "train_pc", 6 0, L_0xfdbcf0;  alias, 1 drivers
v0xfd6ff0_0 .var "train_pc_r", 6 0;
v0xfd70b0_0 .net "train_taken", 0 0, L_0xfdb7e0;  alias, 1 drivers
v0xfd7180_0 .var "train_taken_r", 0 0;
v0xfd7220_0 .var "train_valid", 0 0;
v0xfd72f0_0 .var "wavedrom_enable", 0 0;
v0xfd7390_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xfd7470_0 .var "wavedrom_title", 511 0;
E_0xf748b0/0 .event negedge, v0xfd47e0_0;
E_0xf748b0/1 .event posedge, v0xfd47e0_0;
E_0xf748b0 .event/or E_0xf748b0/0, E_0xf748b0/1;
L_0xfdb5b0 .functor MUXZ 7, L_0x7efd76ed2018, v0xfd6800_0, v0xfd68a0_0, C4<>;
L_0xfdb7e0 .functor MUXZ 1, L_0x7efd76ed2060, v0xfd7180_0, v0xfd7220_0, C4<>;
L_0xfdba00 .functor MUXZ 1, L_0x7efd76ed20a8, v0xfd6d50_0, v0xfd7220_0, C4<>;
L_0xfdbb60 .functor MUXZ 7, L_0x7efd76ed20f0, v0xfd6bc0_0, v0xfd7220_0, C4<>;
L_0xfdbcf0 .functor MUXZ 7, L_0x7efd76ed2138, v0xfd6ff0_0, v0xfd7220_0, C4<>;
S_0xfd5710 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xfd54a0;
 .timescale -12 -12;
v0xfd5970_0 .var/2u "arfail", 0 0;
v0xfd5a50_0 .var "async", 0 0;
v0xfd5b10_0 .var/2u "datafail", 0 0;
v0xfd5bb0_0 .var/2u "srfail", 0 0;
E_0xf74660 .event posedge, v0xfd47e0_0;
E_0xf579f0 .event negedge, v0xfd47e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf74660;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf74660;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf579f0;
    %load/vec4 v0xfd6a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfd5b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %wait E_0xf74660;
    %load/vec4 v0xfd6a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfd5970_0, 0, 1;
    %wait E_0xf74660;
    %load/vec4 v0xfd6a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfd5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %load/vec4 v0xfd5bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xfd5970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xfd5a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xfd5b10_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xfd5a50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfd5c70 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xfd54a0;
 .timescale -12 -12;
v0xfd5e70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd5f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xfd54a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfd76f0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xfb2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xfd8140_0 .net "areset", 0 0, L_0xf65680;  alias, 1 drivers
v0xfd8250_0 .net "clk", 0 0, v0xfda760_0;  alias, 1 drivers
v0xfd8360_0 .var "ghr", 6 0;
v0xfd8400 .array "pht", 0 127, 1 0;
v0xfd94c0_0 .var "predict_history", 6 0;
v0xfd95f0_0 .net "predict_pc", 6 0, L_0xfdb5b0;  alias, 1 drivers
v0xfd9700_0 .var "predict_taken", 0 0;
v0xfd97c0_0 .net "predict_valid", 0 0, v0xfd68a0_0;  alias, 1 drivers
v0xfd98b0_0 .net "train_history", 6 0, L_0xfdbb60;  alias, 1 drivers
v0xfd9970_0 .net "train_mispredicted", 0 0, L_0xfdba00;  alias, 1 drivers
v0xfd9a60_0 .net "train_pc", 6 0, L_0xfdbcf0;  alias, 1 drivers
v0xfd9b70_0 .net "train_taken", 0 0, L_0xfdb7e0;  alias, 1 drivers
v0xfd9c60_0 .net "train_valid", 0 0, v0xfd7220_0;  alias, 1 drivers
v0xfd8400_0 .array/port v0xfd8400, 0;
E_0xfba280/0 .event anyedge, v0xfd4da0_0, v0xfd4c00_0, v0xfd8360_0, v0xfd8400_0;
v0xfd8400_1 .array/port v0xfd8400, 1;
v0xfd8400_2 .array/port v0xfd8400, 2;
v0xfd8400_3 .array/port v0xfd8400, 3;
v0xfd8400_4 .array/port v0xfd8400, 4;
E_0xfba280/1 .event anyedge, v0xfd8400_1, v0xfd8400_2, v0xfd8400_3, v0xfd8400_4;
v0xfd8400_5 .array/port v0xfd8400, 5;
v0xfd8400_6 .array/port v0xfd8400, 6;
v0xfd8400_7 .array/port v0xfd8400, 7;
v0xfd8400_8 .array/port v0xfd8400, 8;
E_0xfba280/2 .event anyedge, v0xfd8400_5, v0xfd8400_6, v0xfd8400_7, v0xfd8400_8;
v0xfd8400_9 .array/port v0xfd8400, 9;
v0xfd8400_10 .array/port v0xfd8400, 10;
v0xfd8400_11 .array/port v0xfd8400, 11;
v0xfd8400_12 .array/port v0xfd8400, 12;
E_0xfba280/3 .event anyedge, v0xfd8400_9, v0xfd8400_10, v0xfd8400_11, v0xfd8400_12;
v0xfd8400_13 .array/port v0xfd8400, 13;
v0xfd8400_14 .array/port v0xfd8400, 14;
v0xfd8400_15 .array/port v0xfd8400, 15;
v0xfd8400_16 .array/port v0xfd8400, 16;
E_0xfba280/4 .event anyedge, v0xfd8400_13, v0xfd8400_14, v0xfd8400_15, v0xfd8400_16;
v0xfd8400_17 .array/port v0xfd8400, 17;
v0xfd8400_18 .array/port v0xfd8400, 18;
v0xfd8400_19 .array/port v0xfd8400, 19;
v0xfd8400_20 .array/port v0xfd8400, 20;
E_0xfba280/5 .event anyedge, v0xfd8400_17, v0xfd8400_18, v0xfd8400_19, v0xfd8400_20;
v0xfd8400_21 .array/port v0xfd8400, 21;
v0xfd8400_22 .array/port v0xfd8400, 22;
v0xfd8400_23 .array/port v0xfd8400, 23;
v0xfd8400_24 .array/port v0xfd8400, 24;
E_0xfba280/6 .event anyedge, v0xfd8400_21, v0xfd8400_22, v0xfd8400_23, v0xfd8400_24;
v0xfd8400_25 .array/port v0xfd8400, 25;
v0xfd8400_26 .array/port v0xfd8400, 26;
v0xfd8400_27 .array/port v0xfd8400, 27;
v0xfd8400_28 .array/port v0xfd8400, 28;
E_0xfba280/7 .event anyedge, v0xfd8400_25, v0xfd8400_26, v0xfd8400_27, v0xfd8400_28;
v0xfd8400_29 .array/port v0xfd8400, 29;
v0xfd8400_30 .array/port v0xfd8400, 30;
v0xfd8400_31 .array/port v0xfd8400, 31;
v0xfd8400_32 .array/port v0xfd8400, 32;
E_0xfba280/8 .event anyedge, v0xfd8400_29, v0xfd8400_30, v0xfd8400_31, v0xfd8400_32;
v0xfd8400_33 .array/port v0xfd8400, 33;
v0xfd8400_34 .array/port v0xfd8400, 34;
v0xfd8400_35 .array/port v0xfd8400, 35;
v0xfd8400_36 .array/port v0xfd8400, 36;
E_0xfba280/9 .event anyedge, v0xfd8400_33, v0xfd8400_34, v0xfd8400_35, v0xfd8400_36;
v0xfd8400_37 .array/port v0xfd8400, 37;
v0xfd8400_38 .array/port v0xfd8400, 38;
v0xfd8400_39 .array/port v0xfd8400, 39;
v0xfd8400_40 .array/port v0xfd8400, 40;
E_0xfba280/10 .event anyedge, v0xfd8400_37, v0xfd8400_38, v0xfd8400_39, v0xfd8400_40;
v0xfd8400_41 .array/port v0xfd8400, 41;
v0xfd8400_42 .array/port v0xfd8400, 42;
v0xfd8400_43 .array/port v0xfd8400, 43;
v0xfd8400_44 .array/port v0xfd8400, 44;
E_0xfba280/11 .event anyedge, v0xfd8400_41, v0xfd8400_42, v0xfd8400_43, v0xfd8400_44;
v0xfd8400_45 .array/port v0xfd8400, 45;
v0xfd8400_46 .array/port v0xfd8400, 46;
v0xfd8400_47 .array/port v0xfd8400, 47;
v0xfd8400_48 .array/port v0xfd8400, 48;
E_0xfba280/12 .event anyedge, v0xfd8400_45, v0xfd8400_46, v0xfd8400_47, v0xfd8400_48;
v0xfd8400_49 .array/port v0xfd8400, 49;
v0xfd8400_50 .array/port v0xfd8400, 50;
v0xfd8400_51 .array/port v0xfd8400, 51;
v0xfd8400_52 .array/port v0xfd8400, 52;
E_0xfba280/13 .event anyedge, v0xfd8400_49, v0xfd8400_50, v0xfd8400_51, v0xfd8400_52;
v0xfd8400_53 .array/port v0xfd8400, 53;
v0xfd8400_54 .array/port v0xfd8400, 54;
v0xfd8400_55 .array/port v0xfd8400, 55;
v0xfd8400_56 .array/port v0xfd8400, 56;
E_0xfba280/14 .event anyedge, v0xfd8400_53, v0xfd8400_54, v0xfd8400_55, v0xfd8400_56;
v0xfd8400_57 .array/port v0xfd8400, 57;
v0xfd8400_58 .array/port v0xfd8400, 58;
v0xfd8400_59 .array/port v0xfd8400, 59;
v0xfd8400_60 .array/port v0xfd8400, 60;
E_0xfba280/15 .event anyedge, v0xfd8400_57, v0xfd8400_58, v0xfd8400_59, v0xfd8400_60;
v0xfd8400_61 .array/port v0xfd8400, 61;
v0xfd8400_62 .array/port v0xfd8400, 62;
v0xfd8400_63 .array/port v0xfd8400, 63;
v0xfd8400_64 .array/port v0xfd8400, 64;
E_0xfba280/16 .event anyedge, v0xfd8400_61, v0xfd8400_62, v0xfd8400_63, v0xfd8400_64;
v0xfd8400_65 .array/port v0xfd8400, 65;
v0xfd8400_66 .array/port v0xfd8400, 66;
v0xfd8400_67 .array/port v0xfd8400, 67;
v0xfd8400_68 .array/port v0xfd8400, 68;
E_0xfba280/17 .event anyedge, v0xfd8400_65, v0xfd8400_66, v0xfd8400_67, v0xfd8400_68;
v0xfd8400_69 .array/port v0xfd8400, 69;
v0xfd8400_70 .array/port v0xfd8400, 70;
v0xfd8400_71 .array/port v0xfd8400, 71;
v0xfd8400_72 .array/port v0xfd8400, 72;
E_0xfba280/18 .event anyedge, v0xfd8400_69, v0xfd8400_70, v0xfd8400_71, v0xfd8400_72;
v0xfd8400_73 .array/port v0xfd8400, 73;
v0xfd8400_74 .array/port v0xfd8400, 74;
v0xfd8400_75 .array/port v0xfd8400, 75;
v0xfd8400_76 .array/port v0xfd8400, 76;
E_0xfba280/19 .event anyedge, v0xfd8400_73, v0xfd8400_74, v0xfd8400_75, v0xfd8400_76;
v0xfd8400_77 .array/port v0xfd8400, 77;
v0xfd8400_78 .array/port v0xfd8400, 78;
v0xfd8400_79 .array/port v0xfd8400, 79;
v0xfd8400_80 .array/port v0xfd8400, 80;
E_0xfba280/20 .event anyedge, v0xfd8400_77, v0xfd8400_78, v0xfd8400_79, v0xfd8400_80;
v0xfd8400_81 .array/port v0xfd8400, 81;
v0xfd8400_82 .array/port v0xfd8400, 82;
v0xfd8400_83 .array/port v0xfd8400, 83;
v0xfd8400_84 .array/port v0xfd8400, 84;
E_0xfba280/21 .event anyedge, v0xfd8400_81, v0xfd8400_82, v0xfd8400_83, v0xfd8400_84;
v0xfd8400_85 .array/port v0xfd8400, 85;
v0xfd8400_86 .array/port v0xfd8400, 86;
v0xfd8400_87 .array/port v0xfd8400, 87;
v0xfd8400_88 .array/port v0xfd8400, 88;
E_0xfba280/22 .event anyedge, v0xfd8400_85, v0xfd8400_86, v0xfd8400_87, v0xfd8400_88;
v0xfd8400_89 .array/port v0xfd8400, 89;
v0xfd8400_90 .array/port v0xfd8400, 90;
v0xfd8400_91 .array/port v0xfd8400, 91;
v0xfd8400_92 .array/port v0xfd8400, 92;
E_0xfba280/23 .event anyedge, v0xfd8400_89, v0xfd8400_90, v0xfd8400_91, v0xfd8400_92;
v0xfd8400_93 .array/port v0xfd8400, 93;
v0xfd8400_94 .array/port v0xfd8400, 94;
v0xfd8400_95 .array/port v0xfd8400, 95;
v0xfd8400_96 .array/port v0xfd8400, 96;
E_0xfba280/24 .event anyedge, v0xfd8400_93, v0xfd8400_94, v0xfd8400_95, v0xfd8400_96;
v0xfd8400_97 .array/port v0xfd8400, 97;
v0xfd8400_98 .array/port v0xfd8400, 98;
v0xfd8400_99 .array/port v0xfd8400, 99;
v0xfd8400_100 .array/port v0xfd8400, 100;
E_0xfba280/25 .event anyedge, v0xfd8400_97, v0xfd8400_98, v0xfd8400_99, v0xfd8400_100;
v0xfd8400_101 .array/port v0xfd8400, 101;
v0xfd8400_102 .array/port v0xfd8400, 102;
v0xfd8400_103 .array/port v0xfd8400, 103;
v0xfd8400_104 .array/port v0xfd8400, 104;
E_0xfba280/26 .event anyedge, v0xfd8400_101, v0xfd8400_102, v0xfd8400_103, v0xfd8400_104;
v0xfd8400_105 .array/port v0xfd8400, 105;
v0xfd8400_106 .array/port v0xfd8400, 106;
v0xfd8400_107 .array/port v0xfd8400, 107;
v0xfd8400_108 .array/port v0xfd8400, 108;
E_0xfba280/27 .event anyedge, v0xfd8400_105, v0xfd8400_106, v0xfd8400_107, v0xfd8400_108;
v0xfd8400_109 .array/port v0xfd8400, 109;
v0xfd8400_110 .array/port v0xfd8400, 110;
v0xfd8400_111 .array/port v0xfd8400, 111;
v0xfd8400_112 .array/port v0xfd8400, 112;
E_0xfba280/28 .event anyedge, v0xfd8400_109, v0xfd8400_110, v0xfd8400_111, v0xfd8400_112;
v0xfd8400_113 .array/port v0xfd8400, 113;
v0xfd8400_114 .array/port v0xfd8400, 114;
v0xfd8400_115 .array/port v0xfd8400, 115;
v0xfd8400_116 .array/port v0xfd8400, 116;
E_0xfba280/29 .event anyedge, v0xfd8400_113, v0xfd8400_114, v0xfd8400_115, v0xfd8400_116;
v0xfd8400_117 .array/port v0xfd8400, 117;
v0xfd8400_118 .array/port v0xfd8400, 118;
v0xfd8400_119 .array/port v0xfd8400, 119;
v0xfd8400_120 .array/port v0xfd8400, 120;
E_0xfba280/30 .event anyedge, v0xfd8400_117, v0xfd8400_118, v0xfd8400_119, v0xfd8400_120;
v0xfd8400_121 .array/port v0xfd8400, 121;
v0xfd8400_122 .array/port v0xfd8400, 122;
v0xfd8400_123 .array/port v0xfd8400, 123;
v0xfd8400_124 .array/port v0xfd8400, 124;
E_0xfba280/31 .event anyedge, v0xfd8400_121, v0xfd8400_122, v0xfd8400_123, v0xfd8400_124;
v0xfd8400_125 .array/port v0xfd8400, 125;
v0xfd8400_126 .array/port v0xfd8400, 126;
v0xfd8400_127 .array/port v0xfd8400, 127;
E_0xfba280/32 .event anyedge, v0xfd8400_125, v0xfd8400_126, v0xfd8400_127;
E_0xfba280 .event/or E_0xfba280/0, E_0xfba280/1, E_0xfba280/2, E_0xfba280/3, E_0xfba280/4, E_0xfba280/5, E_0xfba280/6, E_0xfba280/7, E_0xfba280/8, E_0xfba280/9, E_0xfba280/10, E_0xfba280/11, E_0xfba280/12, E_0xfba280/13, E_0xfba280/14, E_0xfba280/15, E_0xfba280/16, E_0xfba280/17, E_0xfba280/18, E_0xfba280/19, E_0xfba280/20, E_0xfba280/21, E_0xfba280/22, E_0xfba280/23, E_0xfba280/24, E_0xfba280/25, E_0xfba280/26, E_0xfba280/27, E_0xfba280/28, E_0xfba280/29, E_0xfba280/30, E_0xfba280/31, E_0xfba280/32;
S_0xfd7e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 37, 4 37 0, S_0xfd76f0;
 .timescale 0 0;
v0xfd8040_0 .var/2s "i", 31 0;
S_0xfd9f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xfb2400;
 .timescale -12 -12;
E_0xfba570 .event anyedge, v0xfdad10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfdad10_0;
    %nor/r;
    %assign/vec4 v0xfdad10_0, 0;
    %wait E_0xfba570;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfd54a0;
T_4 ;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd68a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6d50_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xfd6ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd68a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xfd6800_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd5a50_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfd5710;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd5f50;
    %join;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd68a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfd6800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd68a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfd6ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6d50_0, 0;
    %wait E_0xf579f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf74660;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf74660;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd5f50;
    %join;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfd6800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd68a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfd6ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd6d50_0, 0;
    %wait E_0xf579f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd6970_0, 0;
    %wait E_0xf74660;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf74660;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %wait E_0xf74660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfd7220_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf74660;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd5f50;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf748b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xfd7220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7180_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xfd6ff0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xfd6800_0, 0;
    %assign/vec4 v0xfd68a0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xfd6bc0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xfd6d50_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf645f0;
T_5 ;
    %wait E_0xf75410;
    %load/vec4 v0xfd4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xf6a9b0;
    %jmp t_0;
    .scope S_0xf6a9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfa1f30_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xfa1f30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xfa1f30_0;
    %store/vec4a v0xfd48a0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xfa1f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfa1f30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xf645f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xfd4a40_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xfd4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xfd4a40_0;
    %load/vec4 v0xfd4ce0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xfd4a40_0, 0;
T_5.5 ;
    %load/vec4 v0xfd5280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd48a0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xfd51c0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd48a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd48a0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd48a0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xfd51c0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd48a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xfd4f40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd48a0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xfd5020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xfd4e60_0;
    %load/vec4 v0xfd51c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xfd4a40_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfd76f0;
T_6 ;
    %wait E_0xfba280;
    %load/vec4 v0xfd97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xfd95f0_0;
    %load/vec4 v0xfd8360_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd8400, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xfd9700_0, 0, 1;
    %load/vec4 v0xfd8360_0;
    %store/vec4 v0xfd94c0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd9700_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xfd94c0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xfd76f0;
T_7 ;
    %wait E_0xf75410;
    %load/vec4 v0xfd8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfd8360_0, 0;
    %fork t_3, S_0xfd7e40;
    %jmp t_2;
    .scope S_0xfd7e40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd8040_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xfd8040_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0xfd8040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd8400, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd8040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfd8040_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xfd76f0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xfd9c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xfd9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd8400, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd8400, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd8400, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd8400, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfd8400, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xfd9a60_0;
    %load/vec4 v0xfd98b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd8400, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0xfd9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xfd98b0_0;
    %assign/vec4 v0xfd8360_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xfd8360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xfd9b70_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xfd8360_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xfb2400;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfda760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdad10_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xfb2400;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xfda760_0;
    %inv;
    %store/vec4 v0xfda760_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xfb2400;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd6660_0, v0xfdaf80_0, v0xfda760_0, v0xfda6c0_0, v0xfdabd0_0, v0xfda9f0_0, v0xfdb2e0_0, v0xfdb240_0, v0xfdb0e0_0, v0xfdb020_0, v0xfdb180_0, v0xfdab30_0, v0xfdaa90_0, v0xfda950_0, v0xfda800_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xfb2400;
T_11 ;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xfb2400;
T_12 ;
    %wait E_0xf748b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdac70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
    %load/vec4 v0xfdadd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdac70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xfdab30_0;
    %load/vec4 v0xfdab30_0;
    %load/vec4 v0xfdaa90_0;
    %xor;
    %load/vec4 v0xfdab30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xfda950_0;
    %load/vec4 v0xfda950_0;
    %load/vec4 v0xfda800_0;
    %xor;
    %load/vec4 v0xfda950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xfdac70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdac70_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response14/top_module.sv";
