

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Fri Jul  7 16:05:13 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        dummysam
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+------------+-------------+-----+
    |          Modules         | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |           |            |             |     |
    |          & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF     |     LUT     | URAM|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+------------+-------------+-----+
    |+ crc24a                  |     -|  2.01|        -|       -|         -|        -|     -|        no|     -|  264 (15%)|  11932 (2%)|  30013 (13%)|    -|
    | + crc24a_Pipeline_loop0  |     -|  2.01|        -|       -|         -|        -|     -|        no|     -|   120 (6%)|   9946 (2%)|   10610 (4%)|    -|
    |  o loop0                 |     -|  7.30|        -|       -|        68|        1|     -|       yes|     -|          -|           -|            -|    -|
    | + crc24a_Pipeline_loop2  |     -|  4.45|        -|       -|         -|        -|     -|        no|     -|          -|   161 (~0%)|    397 (~0%)|    -|
    |  o loop2                 |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|          -|           -|            -|    -|
    | + crc24a_Pipeline_loop3  |     -|  2.21|        -|       -|         -|        -|     -|        no|     -|    72 (4%)|   902 (~0%)|    8801 (3%)|    -|
    |  o loop3                 |     -|  7.30|        -|       -|         3|        1|     -|       yes|     -|          -|           -|            -|    -|
    | + crc24a_Pipeline_loop5  |     -|  4.45|        -|       -|         -|        -|     -|        no|     -|          -|   175 (~0%)|    442 (~0%)|    -|
    |  o loop5                 |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|          -|           -|            -|    -|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| input_r   | both          | 8     | 1     | 1     | 1      | 1     | 1      |
| output_r  | both          | 8     |       |       | 1      |       | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input    | in        | stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& |
| output   | out       | stream<ap_uint<8>, 0>&                     |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------+-----+--------+-------------+-----+--------+---------+
| + crc24a                     | 264 |        |             |     |        |         |
|   p_fu_5217_p2               | -   |        | p           | add | fabric | 0       |
|   sub_ln30_fu_5226_p2        | -   |        | sub_ln30    | sub | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U214  | 3   |        | mul_ln30    | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U215  | 3   |        | mul_ln30_1  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U216  | 3   |        | mul_ln30_2  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U217  | 3   |        | mul_ln30_3  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U218  | 3   |        | mul_ln30_4  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U219  | 3   |        | mul_ln30_5  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U220  | 3   |        | mul_ln30_6  | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U221  | 3   |        | mul_ln30_7  | mul | auto   | 0       |
|   add_ln30_fu_5685_p2        | -   |        | add_ln30    | add | fabric | 0       |
|   add_ln30_16_fu_5690_p2     | -   |        | add_ln30_16 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U222  | 3   |        | mul_ln30_8  | mul | auto   | 0       |
|   add_ln30_1_fu_5759_p2      | -   |        | add_ln30_1  | add | fabric | 0       |
|   add_ln30_17_fu_5764_p2     | -   |        | add_ln30_17 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U223  | 3   |        | mul_ln30_9  | mul | auto   | 0       |
|   add_ln30_2_fu_5833_p2      | -   |        | add_ln30_2  | add | fabric | 0       |
|   add_ln30_18_fu_5838_p2     | -   |        | add_ln30_18 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U224  | 3   |        | mul_ln30_10 | mul | auto   | 0       |
|   add_ln30_3_fu_5907_p2      | -   |        | add_ln30_3  | add | fabric | 0       |
|   add_ln30_19_fu_5912_p2     | -   |        | add_ln30_19 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U225  | 3   |        | mul_ln30_11 | mul | auto   | 0       |
|   add_ln30_4_fu_5981_p2      | -   |        | add_ln30_4  | add | fabric | 0       |
|   add_ln30_20_fu_5986_p2     | -   |        | add_ln30_20 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U226  | 3   |        | mul_ln30_12 | mul | auto   | 0       |
|   add_ln30_5_fu_6055_p2      | -   |        | add_ln30_5  | add | fabric | 0       |
|   add_ln30_21_fu_6060_p2     | -   |        | add_ln30_21 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U227  | 3   |        | mul_ln30_13 | mul | auto   | 0       |
|   add_ln30_6_fu_6129_p2      | -   |        | add_ln30_6  | add | fabric | 0       |
|   add_ln30_22_fu_6134_p2     | -   |        | add_ln30_22 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U228  | 3   |        | mul_ln30_14 | mul | auto   | 0       |
|   add_ln30_7_fu_6203_p2      | -   |        | add_ln30_7  | add | fabric | 0       |
|   add_ln30_23_fu_6208_p2     | -   |        | add_ln30_23 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U229  | 3   |        | mul_ln30_15 | mul | auto   | 0       |
|   add_ln30_8_fu_6277_p2      | -   |        | add_ln30_8  | add | fabric | 0       |
|   add_ln30_24_fu_6282_p2     | -   |        | add_ln30_24 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U230  | 3   |        | mul_ln30_16 | mul | auto   | 0       |
|   add_ln30_9_fu_6351_p2      | -   |        | add_ln30_9  | add | fabric | 0       |
|   add_ln30_25_fu_6356_p2     | -   |        | add_ln30_25 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U231  | 3   |        | mul_ln30_17 | mul | auto   | 0       |
|   add_ln30_10_fu_6425_p2     | -   |        | add_ln30_10 | add | fabric | 0       |
|   add_ln30_26_fu_6430_p2     | -   |        | add_ln30_26 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U232  | 3   |        | mul_ln30_18 | mul | auto   | 0       |
|   add_ln30_11_fu_6499_p2     | -   |        | add_ln30_11 | add | fabric | 0       |
|   add_ln30_27_fu_6504_p2     | -   |        | add_ln30_27 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U233  | 3   |        | mul_ln30_19 | mul | auto   | 0       |
|   add_ln30_12_fu_6573_p2     | -   |        | add_ln30_12 | add | fabric | 0       |
|   add_ln30_28_fu_6578_p2     | -   |        | add_ln30_28 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U234  | 3   |        | mul_ln30_20 | mul | auto   | 0       |
|   add_ln30_13_fu_6647_p2     | -   |        | add_ln30_13 | add | fabric | 0       |
|   add_ln30_29_fu_6652_p2     | -   |        | add_ln30_29 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U235  | 3   |        | mul_ln30_21 | mul | auto   | 0       |
|   add_ln30_14_fu_6721_p2     | -   |        | add_ln30_14 | add | fabric | 0       |
|   add_ln30_30_fu_6726_p2     | -   |        | add_ln30_30 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U236  | 3   |        | mul_ln30_22 | mul | auto   | 0       |
|   add_ln30_15_fu_6795_p2     | -   |        | add_ln30_15 | add | fabric | 0       |
|   add_ln30_31_fu_6800_p2     | -   |        | add_ln30_31 | add | fabric | 0       |
|   mul_32ns_34ns_65_1_1_U237  | 3   |        | mul_ln30_23 | mul | auto   | 0       |
|  + crc24a_Pipeline_loop0     | 120 |        |             |     |        |         |
|    sub_ln21_fu_2238_p2       | -   |        | sub_ln21    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U2  | 15  |        | mul_ln21    | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U3  | 15  |        | mul_ln21_1  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U4  | 15  |        | mul_ln21_2  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U5  | 15  |        | mul_ln21_3  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U6  | 15  |        | mul_ln21_4  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U7  | 15  |        | mul_ln21_5  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U8  | 15  |        | mul_ln21_6  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U9  | 15  |        | mul_ln21_7  | mul | auto   | 0       |
|    add_ln24_fu_2216_p2       | -   |        | add_ln24    | add | fabric | 0       |
|  + crc24a_Pipeline_loop2     | 0   |        |             |     |        |         |
|    add_ln37_fu_884_p2        | -   |        | add_ln37    | add | fabric | 0       |
|    add_ln39_fu_893_p2        | -   |        | add_ln39    | add | fabric | 0       |
|    add_ln37_1_fu_942_p2      | -   |        | add_ln37_1  | add | fabric | 0       |
|  + crc24a_Pipeline_loop3     | 72  |        |             |     |        |         |
|    add_ln43_fu_10876_p2      | -   |        | add_ln43    | add | fabric | 0       |
|    add_ln1019_fu_10885_p2    | -   |        | add_ln1019  | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U101 | 3   |        | mul_ln49    | mul | auto   | 0       |
|    add_ln48_fu_11059_p2      | -   |        | add_ln48    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U102 | 3   |        | mul_ln49_1  | mul | auto   | 0       |
|    add_ln48_1_fu_11114_p2    | -   |        | add_ln48_1  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U103 | 3   |        | mul_ln49_2  | mul | auto   | 0       |
|    add_ln48_2_fu_11169_p2    | -   |        | add_ln48_2  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U104 | 3   |        | mul_ln49_3  | mul | auto   | 0       |
|    add_ln48_3_fu_11224_p2    | -   |        | add_ln48_3  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U105 | 3   |        | mul_ln49_4  | mul | auto   | 0       |
|    add_ln48_4_fu_11279_p2    | -   |        | add_ln48_4  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U106 | 3   |        | mul_ln49_5  | mul | auto   | 0       |
|    add_ln48_5_fu_11334_p2    | -   |        | add_ln48_5  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U107 | 3   |        | mul_ln49_6  | mul | auto   | 0       |
|    add_ln48_6_fu_11389_p2    | -   |        | add_ln48_6  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U108 | 3   |        | mul_ln49_7  | mul | auto   | 0       |
|    add_ln48_7_fu_11444_p2    | -   |        | add_ln48_7  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U109 | 3   |        | mul_ln49_8  | mul | auto   | 0       |
|    add_ln48_8_fu_11499_p2    | -   |        | add_ln48_8  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U110 | 3   |        | mul_ln49_9  | mul | auto   | 0       |
|    add_ln48_9_fu_11554_p2    | -   |        | add_ln48_9  | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U111 | 3   |        | mul_ln49_10 | mul | auto   | 0       |
|    add_ln48_10_fu_11609_p2   | -   |        | add_ln48_10 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U112 | 3   |        | mul_ln49_11 | mul | auto   | 0       |
|    add_ln48_11_fu_11664_p2   | -   |        | add_ln48_11 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U113 | 3   |        | mul_ln49_12 | mul | auto   | 0       |
|    add_ln48_12_fu_11719_p2   | -   |        | add_ln48_12 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U114 | 3   |        | mul_ln49_13 | mul | auto   | 0       |
|    add_ln48_13_fu_11774_p2   | -   |        | add_ln48_13 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U115 | 3   |        | mul_ln49_14 | mul | auto   | 0       |
|    add_ln48_14_fu_11829_p2   | -   |        | add_ln48_14 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U116 | 3   |        | mul_ln49_15 | mul | auto   | 0       |
|    add_ln48_15_fu_11884_p2   | -   |        | add_ln48_15 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U117 | 3   |        | mul_ln49_16 | mul | auto   | 0       |
|    add_ln48_16_fu_11939_p2   | -   |        | add_ln48_16 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U118 | 3   |        | mul_ln49_17 | mul | auto   | 0       |
|    add_ln48_17_fu_11994_p2   | -   |        | add_ln48_17 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U119 | 3   |        | mul_ln49_18 | mul | auto   | 0       |
|    add_ln48_18_fu_12049_p2   | -   |        | add_ln48_18 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U120 | 3   |        | mul_ln49_19 | mul | auto   | 0       |
|    add_ln48_19_fu_12104_p2   | -   |        | add_ln48_19 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U121 | 3   |        | mul_ln49_20 | mul | auto   | 0       |
|    add_ln48_20_fu_12159_p2   | -   |        | add_ln48_20 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U122 | 3   |        | mul_ln49_21 | mul | auto   | 0       |
|    add_ln48_21_fu_12214_p2   | -   |        | add_ln48_21 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U123 | 3   |        | mul_ln49_22 | mul | auto   | 0       |
|    add_ln48_22_fu_12269_p2   | -   |        | add_ln48_22 | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U124 | 3   |        | mul_ln49_23 | mul | auto   | 0       |
|    add_ln43_1_fu_12324_p2    | -   |        | add_ln43_1  | add | fabric | 0       |
|  + crc24a_Pipeline_loop5     | 0   |        |             |     |        |         |
|    add_ln56_fu_573_p2        | -   |        | add_ln56    | add | fabric | 0       |
|    add_ln59_fu_586_p2        | -   |        | add_ln59    | add | fabric | 0       |
|    add_ln12_fu_775_p2        | -   |        | add_ln12    | add | fabric | 0       |
+------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + crc24a      | 0    | 0    |        |           |         |      |         |
|   crc_V_U     | -    | -    |        | crc_V     | ram_s2p | auto | 1       |
|   crc_V_1_U   | -    | -    |        | crc_V_1   | ram_s2p | auto | 1       |
|   crc_V_2_U   | -    | -    |        | crc_V_2   | ram_s2p | auto | 1       |
|   crc_V_3_U   | -    | -    |        | crc_V_3   | ram_s2p | auto | 1       |
|   crc_V_4_U   | -    | -    |        | crc_V_4   | ram_s2p | auto | 1       |
|   crc_V_5_U   | -    | -    |        | crc_V_5   | ram_s2p | auto | 1       |
|   crc_V_6_U   | -    | -    |        | crc_V_6   | ram_s2p | auto | 1       |
|   crc_V_7_U   | -    | -    |        | crc_V_7   | ram_s2p | auto | 1       |
|   crc_V_8_U   | -    | -    |        | crc_V_8   | ram_s2p | auto | 1       |
|   crc_V_9_U   | -    | -    |        | crc_V_9   | ram_s2p | auto | 1       |
|   crc_V_10_U  | -    | -    |        | crc_V_10  | ram_s2p | auto | 1       |
|   crc_V_11_U  | -    | -    |        | crc_V_11  | ram_s2p | auto | 1       |
|   crc_V_12_U  | -    | -    |        | crc_V_12  | ram_s2p | auto | 1       |
|   crc_V_13_U  | -    | -    |        | crc_V_13  | ram_s2p | auto | 1       |
|   crc_V_14_U  | -    | -    |        | crc_V_14  | ram_s2p | auto | 1       |
|   crc_V_15_U  | -    | -    |        | crc_V_15  | ram_s2p | auto | 1       |
|   crc_V_16_U  | -    | -    |        | crc_V_16  | ram_s2p | auto | 1       |
|   crc_V_17_U  | -    | -    |        | crc_V_17  | ram_s2p | auto | 1       |
|   crc_V_18_U  | -    | -    |        | crc_V_18  | ram_s2p | auto | 1       |
|   crc_V_19_U  | -    | -    |        | crc_V_19  | ram_s2p | auto | 1       |
|   crc_V_20_U  | -    | -    |        | crc_V_20  | ram_s2p | auto | 1       |
|   crc_V_21_U  | -    | -    |        | crc_V_21  | ram_s2p | auto | 1       |
|   crc_V_22_U  | -    | -    |        | crc_V_22  | ram_s2p | auto | 1       |
|   crc_V_23_U  | -    | -    |        | crc_V_23  | ram_s2p | auto | 1       |
|   crc_V_24_U  | -    | -    |        | crc_V_24  | ram_s2p | auto | 1       |
|   oput_V_U    | -    | -    |        | oput_V    | ram_t2p | auto | 1       |
|   oput_V_1_U  | -    | -    |        | oput_V_1  | ram_t2p | auto | 1       |
|   oput_V_2_U  | -    | -    |        | oput_V_2  | ram_t2p | auto | 1       |
|   oput_V_3_U  | -    | -    |        | oput_V_3  | ram_t2p | auto | 1       |
|   temp_V_U    | -    | -    |        | temp_V    | ram_1p  | auto | 1       |
|   temp_V_1_U  | -    | -    |        | temp_V_1  | ram_1p  | auto | 1       |
|   temp_V_2_U  | -    | -    |        | temp_V_2  | ram_1p  | auto | 1       |
|   temp_V_3_U  | -    | -    |        | temp_V_3  | ram_1p  | auto | 1       |
|   temp_V_4_U  | -    | -    |        | temp_V_4  | ram_1p  | auto | 1       |
|   temp_V_5_U  | -    | -    |        | temp_V_5  | ram_1p  | auto | 1       |
|   temp_V_6_U  | -    | -    |        | temp_V_6  | ram_1p  | auto | 1       |
|   temp_V_7_U  | -    | -    |        | temp_V_7  | ram_1p  | auto | 1       |
|   temp_V_8_U  | -    | -    |        | temp_V_8  | ram_1p  | auto | 1       |
|   temp_V_9_U  | -    | -    |        | temp_V_9  | ram_1p  | auto | 1       |
|   temp_V_10_U | -    | -    |        | temp_V_10 | ram_1p  | auto | 1       |
|   temp_V_11_U | -    | -    |        | temp_V_11 | ram_1p  | auto | 1       |
|   temp_V_12_U | -    | -    |        | temp_V_12 | ram_1p  | auto | 1       |
|   temp_V_13_U | -    | -    |        | temp_V_13 | ram_1p  | auto | 1       |
|   temp_V_14_U | -    | -    |        | temp_V_14 | ram_1p  | auto | 1       |
|   temp_V_15_U | -    | -    |        | temp_V_15 | ram_1p  | auto | 1       |
|   temp_V_16_U | -    | -    |        | temp_V_16 | ram_1p  | auto | 1       |
|   temp_V_17_U | -    | -    |        | temp_V_17 | ram_1p  | auto | 1       |
|   temp_V_18_U | -    | -    |        | temp_V_18 | ram_1p  | auto | 1       |
|   temp_V_19_U | -    | -    |        | temp_V_19 | ram_1p  | auto | 1       |
|   temp_V_20_U | -    | -    |        | temp_V_20 | ram_1p  | auto | 1       |
|   temp_V_21_U | -    | -    |        | temp_V_21 | ram_1p  | auto | 1       |
|   temp_V_22_U | -    | -    |        | temp_V_22 | ram_1p  | auto | 1       |
|   temp_V_23_U | -    | -    |        | temp_V_23 | ram_1p  | auto | 1       |
|   temp_V_24_U | -    | -    |        | temp_V_24 | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------+---------------------------+
| Type      | Options                                           | Location                  |
+-----------+---------------------------------------------------+---------------------------+
| interface | mode=axis register_mode=both port=input register  | s.cpp:6 in crc24a, input  |
| interface | mode=axis register_mode=both port=output register | s.cpp:7 in crc24a, output |
| pipeline  |                                                   | s.cpp:17 in crc24a        |
| unroll    |                                                   | s.cpp:20 in crc24a        |
| unroll    |                                                   | s.cpp:29 in crc24a        |
| pipeline  |                                                   | s.cpp:44 in crc24a        |
| unroll    |                                                   | s.cpp:47 in crc24a        |
| pipeline  |                                                   | s.cpp:57 in crc24a        |
+-----------+---------------------------------------------------+---------------------------+

* Inferred Pragmas
+-------------------+-----------------+-------------------------------------------+-------------------------+
| Source Pragma     | Inferred Pragma | Options                                   | Location                |
+-------------------+-----------------+-------------------------------------------+-------------------------+
| pipeline s.cpp:17 | array_partition | dim=1 type=cyclic factor=25 variable=crc  | variable crc in crc24a  |
| pipeline s.cpp:17 | array_partition | dim=1 type=cyclic factor=4 variable=oput  | variable oput in crc24a |
| pipeline s.cpp:44 | array_partition | dim=1 type=cyclic factor=25 variable=temp | variable temp in crc24a |
+-------------------+-----------------+-------------------------------------------+-------------------------+


