begin block
  name Merge_1_1_32_32_I60_J136_R3_C2_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X216Y897:SLICE_X218Y899
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 33
    type input clock local
    maxdelay 0.000
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[0]/C SLICE_X216Y898 SLICE_X216Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[10]/C SLICE_X217Y898 SLICE_X217Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[11]/C SLICE_X217Y898 SLICE_X217Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[12]/C SLICE_X216Y898 SLICE_X216Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[13]/C SLICE_X216Y898 SLICE_X216Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[14]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[15]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[16]/C SLICE_X217Y898 SLICE_X217Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[17]/C SLICE_X217Y898 SLICE_X217Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[18]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[19]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[1]/C SLICE_X216Y898 SLICE_X216Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[20]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[21]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[22]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[23]/C SLICE_X217Y899 SLICE_X217Y899/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[24]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[25]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[26]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[27]/C SLICE_X216Y899 SLICE_X216Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[28]/C SLICE_X218Y898 SLICE_X218Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[29]/C SLICE_X218Y898 SLICE_X218Y898/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[2]/C SLICE_X218Y899 SLICE_X218Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[30]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[31]/C SLICE_X217Y899 SLICE_X217Y899/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[3]/C SLICE_X218Y899 SLICE_X218Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[4]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[5]/C SLICE_X217Y899 SLICE_X217Y899/CLK2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[6]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[7]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[8]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[9]/C SLICE_X216Y898 SLICE_X216Y898/CLK1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/full_reg_reg/C SLICE_X216Y899 SLICE_X216Y899/CLK1
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.217
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[0]/D SLICE_X216Y898 SLICE_X216Y898/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][0]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/B2
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[10]/D SLICE_X217Y898 SLICE_X217Y898/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][10]_INST_0/I1 SLICE_X217Y898 SLICE_X217Y898/D1
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.127
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[11]/D SLICE_X217Y898 SLICE_X217Y898/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][11]_INST_0/I1 SLICE_X217Y898 SLICE_X217Y898/D5
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[12]/D SLICE_X216Y898 SLICE_X216Y898/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][12]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/D1
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.127
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[13]/D SLICE_X216Y898 SLICE_X216Y898/FX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][13]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/D5
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.147
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[14]/D SLICE_X216Y899 SLICE_X216Y899/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][14]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/D2
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.127
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[15]/D SLICE_X216Y899 SLICE_X216Y899/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][15]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/D5
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[16]/D SLICE_X217Y898 SLICE_X217Y898/FX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][16]_INST_0/I1 SLICE_X217Y898 SLICE_X217Y898/C1
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.180
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[17]/D SLICE_X217Y898 SLICE_X217Y898/F_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][17]_INST_0/I1 SLICE_X217Y898 SLICE_X217Y898/C3
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.113
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[18]/D SLICE_X216Y898 SLICE_X216Y898/AX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][18]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/C3
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.213
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[19]/D SLICE_X216Y898 SLICE_X216Y898/A_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][19]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/C2
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.178
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[1]/D SLICE_X216Y898 SLICE_X216Y898/F_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][1]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/B1
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.151
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[20]/D SLICE_X216Y899 SLICE_X216Y899/FX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][20]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/H2
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.151
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[21]/D SLICE_X216Y899 SLICE_X216Y899/F_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][21]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/H4
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.067
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[22]/D SLICE_X217Y899 SLICE_X217Y899/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][22]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/H5
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.168
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[23]/D SLICE_X217Y899 SLICE_X217Y899/AX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][23]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/H3
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[24]/D SLICE_X217Y899 SLICE_X217Y899/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][24]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/D1
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.127
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[25]/D SLICE_X217Y899 SLICE_X217Y899/FX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][25]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/D5
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.067
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[26]/D SLICE_X216Y899 SLICE_X216Y899/GX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][26]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/C5
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.180
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[27]/D SLICE_X216Y899 SLICE_X216Y899/G_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][27]_INST_0/I1 SLICE_X216Y899 SLICE_X216Y899/C3
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.063
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[28]/D SLICE_X218Y898 SLICE_X218Y898/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][28]_INST_0/I1 SLICE_X218Y898 SLICE_X218Y898/D5
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.148
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[29]/D SLICE_X218Y898 SLICE_X218Y898/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][29]_INST_0/I1 SLICE_X218Y898 SLICE_X218Y898/D4
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.099
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[2]/D SLICE_X218Y899 SLICE_X218Y899/EX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][2]_INST_0/I1 SLICE_X218Y899 SLICE_X218Y899/D4
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.062
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[30]/D SLICE_X217Y899 SLICE_X217Y899/F_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][30]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/C5
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.213
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[31]/D SLICE_X217Y899 SLICE_X217Y899/A_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][31]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/C2
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.166
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[3]/D SLICE_X218Y899 SLICE_X218Y899/E_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][3]_INST_0/I1 SLICE_X218Y899 SLICE_X218Y899/D3
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.100
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[4]/D SLICE_X217Y899 SLICE_X217Y899/GX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][4]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/B4
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.246
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[5]/D SLICE_X217Y899 SLICE_X217Y899/G_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][5]_INST_0/I1 SLICE_X217Y899 SLICE_X217Y899/B1
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.100
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[6]/D SLICE_X216Y898 SLICE_X216Y898/BX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][6]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/A4
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.209
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[7]/D SLICE_X216Y898 SLICE_X216Y898/B_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][7]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/A2
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.068
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[8]/D SLICE_X216Y898 SLICE_X216Y898/CX
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][8]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/H5
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.168
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[9]/D SLICE_X216Y898 SLICE_X216Y898/C_I
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][9]_INST_0/I1 SLICE_X216Y898 SLICE_X216Y898/H3
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.595
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg[31]_i_1/I0 SLICE_X216Y899 SLICE_X216Y899/A3
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/full_reg_i_1/I2 SLICE_X216Y899 SLICE_X216Y899/B3
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.656
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/validArray[0]_INST_0/I0 SLICE_X216Y899 SLICE_X216Y899/B1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg[31]_i_1/I1 SLICE_X216Y899 SLICE_X216Y899/A1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/full_reg_i_1/I1 SLICE_X216Y899 SLICE_X216Y899/B1
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 33
    type input signal
    maxdelay 0.000
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[0]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[10]/CLR SLICE_X217Y898 SLICE_X217Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[11]/CLR SLICE_X217Y898 SLICE_X217Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[12]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[13]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[14]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[15]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[16]/CLR SLICE_X217Y898 SLICE_X217Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[17]/CLR SLICE_X217Y898 SLICE_X217Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[18]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[19]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[1]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[20]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[21]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[22]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[23]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[24]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[25]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[26]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[27]/CLR SLICE_X216Y899 SLICE_X216Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[28]/CLR SLICE_X218Y898 SLICE_X218Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[29]/CLR SLICE_X218Y898 SLICE_X218Y898/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[2]/CLR SLICE_X218Y899 SLICE_X218Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[30]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[31]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[3]/CLR SLICE_X218Y899 SLICE_X218Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[4]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[5]/CLR SLICE_X217Y899 SLICE_X217Y899/SRST2
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[6]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[7]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[8]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/data_reg_reg[9]/CLR SLICE_X216Y898 SLICE_X216Y898/SRST1
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/full_reg_reg/CLR SLICE_X216Y899 SLICE_X216Y899/SRST1
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 0.506
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][0]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 0.389
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][10]_INST_0/O SLICE_X217Y898 SLICE_X217Y898/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 0.489
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][11]_INST_0/O SLICE_X217Y898 SLICE_X217Y898/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 0.421
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][12]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 0.517
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][13]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 0.450
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][14]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 0.489
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][15]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 0.389
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][16]_INST_0/O SLICE_X217Y898 SLICE_X217Y898/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 0.456
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][17]_INST_0/O SLICE_X217Y898 SLICE_X217Y898/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 0.361
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][18]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 0.605
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][19]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 0.453
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][1]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 0.451
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][20]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 0.500
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][21]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 0.607
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][22]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 0.658
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][23]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 0.536
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][24]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 0.603
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][25]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 0.311
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][26]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 0.509
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][27]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 0.512
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][28]_INST_0/O SLICE_X218Y898 SLICE_X218Y898/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 0.562
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][29]_INST_0/O SLICE_X218Y898 SLICE_X218Y898/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 0.449
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][2]_INST_0/O SLICE_X218Y899 SLICE_X218Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 0.640
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][30]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 0.706
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][31]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.542
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][3]_INST_0/O SLICE_X218Y899 SLICE_X218Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 0.545
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][4]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 0.580
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][5]_INST_0/O SLICE_X217Y899 SLICE_X217Y899/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 0.335
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][6]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 0.608
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][7]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 0.401
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][8]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 0.474
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/dataOutArray[0][9]_INST_0/O SLICE_X216Y898 SLICE_X216Y898/HMUX
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.248
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/readyArray[0]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/A_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.311
    begin connections
      pin Merge_1_1_32_32_I60_J136_R3_C2_cell/merge_sub/tehb1/validArray[0]_INST_0/O SLICE_X216Y899 SLICE_X216Y899/BMUX
    end connections
  end output

end block
