\doxysection{stm32f410tx.\+h}
\hypertarget{stm32f410tx_8h_source}{}\label{stm32f410tx_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410tx.h@{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410tx.h}}
\mbox{\hyperlink{stm32f410tx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F410Tx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00034}00034\ \textcolor{preprocessor}{\#define\ \_\_STM32F410Tx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00036}00036\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00037}00037\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00038}00038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00047}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{00047}}\ \textcolor{preprocessor}{\#define\ \_\_CM4\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00048}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{00048}}\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00049}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{00049}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00050}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{00050}}\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00051}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{00051}}\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00065}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{00065}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00066}00066\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00067}00067\ \textcolor{comment}{\ \ /******\ \ Cortex-\/M4\ Processor\ Exceptions\ Numbers\ ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00068}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00068}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00069}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{00069}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}\ \ \ \ \ \ \ =\ -\/12,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00070}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{00070}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/11,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00071}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{00071}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/10,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00072}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00072}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00073}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{00073}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ -\/4,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00074}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00074}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00075}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00075}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00076}00076\ \textcolor{comment}{\ \ /******\ \ STM32\ specific\ Interrupt\ Numbers\ **********************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00077}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00077}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00078}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{00078}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00079}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{00079}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00080}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{00080}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00081}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00081}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00082}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{00082}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00083}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{00083}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00084}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{00084}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00085}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{00085}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00086}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{00086}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00087}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{00087}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00088}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{00088}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00089}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{00089}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00090}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{00090}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00091}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{00091}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00092}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{00092}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00093}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{00093}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00094}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{00094}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00095}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{00095}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00096}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{00096}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00097}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{00097}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00098}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{00098}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\_UP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00099}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{00099}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}\ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00100}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00100}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00101}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{00101}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00102}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{00102}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 32,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00103}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{00103}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 33,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00104}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{00104}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 34,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00105}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00105}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 35,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00106}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00106}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 37,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00107}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00107}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 38,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00108}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{00108}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 40,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00109}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{00109}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 41,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00110}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{00110}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 47,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00111}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{00111}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 50,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00112}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{00112}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 54,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00113}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{00113}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 56,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00114}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{00114}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 57,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00115}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{00115}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 58,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00116}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{00116}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 59,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00117}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{00117}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 60,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00118}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{00118}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 68,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00119}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{00119}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 69,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00120}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{00120}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 70,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00121}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{00121}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 80,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00122}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{00122}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 81,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00123}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501}{00123}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501}{FMPI2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 95,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00124}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0}{00124}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0}{FMPI2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 96,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00125}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{00125}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 97\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00126}00126\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00132}00132\ \textcolor{preprocessor}{\#include\ "{}core\_cm4.h"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M4\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00133}00133\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00134}00134\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00144}00144\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00145}00145\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00146}00146\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00147}00147\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00148}00148\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00149}00149\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SMPR1;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00150}00150\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SMPR2;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00151}00151\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JOFR1;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00152}00152\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JOFR2;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00153}00153\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JOFR3;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00154}00154\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JOFR4;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00155}00155\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ HTR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00156}00156\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ LTR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00157}00157\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SQR1;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00158}00158\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SQR2;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00159}00159\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SQR3;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00160}00160\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JSQR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00161}00161\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JDR1;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00162}00162\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JDR2;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00163}00163\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JDR3;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00164}00164\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ JDR4;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00165}00165\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00166}00166\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00168}00168\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00169}00169\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00170}00170\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CSR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00171}00171\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00172}00172\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CDR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00174}00174\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00180}00180\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00181}00181\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00182}00182\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00183}00183\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ \ IDR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00184}00184\ \ \ uint8\_t\ \ \ \ \ \ \ RESERVED0;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00185}00185\ \ \ uint16\_t\ \ \ \ \ \ RESERVED1;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00186}00186\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00187}00187\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00193}00193\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00194}00194\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00195}00195\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00196}00196\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SWTRIGR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00197}00197\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12R1;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00198}00198\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12L1;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00199}00199\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR8R1;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00200}00200\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12R2;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00201}00201\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12L2;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00202}00202\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR8R2;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00203}00203\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12RD;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00204}00204\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR12LD;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00205}00205\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DHR8RD;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00206}00206\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DOR1;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00207}00207\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DOR2;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00208}00208\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00209}00209\ \}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00215}00215\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00216}00216\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00217}00217\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IDCODE;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00218}00218\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00219}00219\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB1FZ;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00220}00220\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB2FZ;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00221}00221\ \}\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00228}00228\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00229}00229\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00230}00230\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00231}00231\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ NDTR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00232}00232\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PAR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00233}00233\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ M0AR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00234}00234\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ M1AR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00235}00235\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ FCR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00236}00236\ \}\ \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00238}00238\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00239}00239\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00240}00240\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ LISR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00241}00241\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ HISR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00242}00242\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ LIFCR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00243}00243\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ HIFCR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00244}00244\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00250}00250\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00251}00251\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00252}00252\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IMR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00253}00253\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EMR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00254}00254\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RTSR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00255}00255\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ FTSR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00256}00256\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SWIER;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00257}00257\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00258}00258\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00264}00264\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00265}00265\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00266}00266\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ACR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00267}00267\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ KEYR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00268}00268\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OPTKEYR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00269}00269\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00270}00270\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00271}00271\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OPTCR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00272}00272\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OPTCR1;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00273}00273\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00279}00279\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00280}00280\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00281}00281\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MODER;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00282}00282\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OTYPER;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00283}00283\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OSPEEDR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00284}00284\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PUPDR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00285}00285\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IDR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00286}00286\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ODR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00287}00287\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BSRR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00288}00288\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ LCKR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00289}00289\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AFR[2];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00290}00290\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00296}00296\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00297}00297\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00298}00298\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MEMRMP;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00299}00299\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PMC;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00300}00300\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EXTICR[4];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00301}00301\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{core__ca_8h_af7f66fda711fd46e157dbb6c1af88e04}{RESERVED}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00302}00302\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CFGR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00303}00303\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CMPCR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00304}00304\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CFGR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00305}00305\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00306}00306\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00311}00311\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00312}00312\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00313}00313\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00314}00314\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00315}00315\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OAR1;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00316}00316\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OAR2;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00317}00317\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00318}00318\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00319}00319\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00320}00320\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00321}00321\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TRISE;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00322}00322\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ FLTR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00323}00323\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00328}00328\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00329}00329\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00330}00330\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00331}00331\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00332}00332\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00333}00333\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OAR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00334}00334\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OAR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00335}00335\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TIMINGR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00336}00336\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TIMEOUTR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00337}00337\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ISR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00338}00338\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ICR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00339}00339\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PECR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00340}00340\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RXDR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00341}00341\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TXDR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00342}00342\ \}\ \mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00347}00347\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00348}00348\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00349}00349\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00350}00350\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ KR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00351}00351\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00352}00352\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RLR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00353}00353\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00354}00354\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00356}00356\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00361}00361\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00362}00362\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00363}00363\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00364}00364\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CSR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00365}00365\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00371}00371\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00372}00372\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00373}00373\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00374}00374\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PLLCFGR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00375}00375\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CFGR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00376}00376\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CIR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00377}00377\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AHB1RSTR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00378}00378\ \ \ uint32\_t\ \ \ \ \ \ RESERVED0[3];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00379}00379\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB1RSTR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00380}00380\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB2RSTR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00381}00381\ \ \ uint32\_t\ \ \ \ \ \ RESERVED1[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00382}00382\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AHB1ENR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00383}00383\ \ \ uint32\_t\ \ \ \ \ \ RESERVED2[3];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00384}00384\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB1ENR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00385}00385\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB2ENR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00386}00386\ \ \ uint32\_t\ \ \ \ \ \ RESERVED3[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00387}00387\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AHB1LPENR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00388}00388\ \ \ uint32\_t\ \ \ \ \ \ RESERVED4[3];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00389}00389\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB1LPENR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00390}00390\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ APB2LPENR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00391}00391\ \ \ uint32\_t\ \ \ \ \ \ RESERVED5[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00392}00392\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BDCR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00393}00393\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CSR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00394}00394\ \ \ uint32\_t\ \ \ \ \ \ RESERVED6[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00395}00395\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SSCGR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00396}00396\ \ \ uint32\_t\ \ \ \ \ \ RESERVED7[2];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00397}00397\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DCKCFGR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00398}00398\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CKGATENR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00399}00399\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DCKCFGR2;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00400}00400\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00406}00406\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00407}00407\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00408}00408\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00409}00409\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00410}00410\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00411}00411\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ISR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00412}00412\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PRER;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00413}00413\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ WUTR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00414}00414\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CALIBR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00415}00415\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ALRMAR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00416}00416\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ALRMBR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00417}00417\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ WPR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00418}00418\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SSR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00419}00419\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SHIFTR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00420}00420\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TSTR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00421}00421\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TSDR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00422}00422\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TSSSR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00423}00423\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CALR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00424}00424\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TAFCR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00425}00425\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ALRMASSR;}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00426}00426\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ALRMBSSR;}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00427}00427\ \ \ uint32\_t\ RESERVED7;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00428}00428\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP0R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00429}00429\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP1R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00430}00430\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP2R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00431}00431\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP3R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00432}00432\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP4R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00433}00433\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP5R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00434}00434\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP6R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00435}00435\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP7R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00436}00436\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP8R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00437}00437\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP9R;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00438}00438\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP10R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00439}00439\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP11R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00440}00440\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP12R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00441}00441\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP13R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00442}00442\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP14R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00443}00443\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP15R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00444}00444\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP16R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00445}00445\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP17R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00446}00446\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP18R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00447}00447\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BKP19R;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00448}00448\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00449}00449\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00454}00454\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00455}00455\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00456}00456\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00457}00457\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00458}00458\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00459}00459\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00460}00460\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CRCPR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00461}00461\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RXCRCR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00462}00462\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TXCRCR;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00463}00463\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ I2SCFGR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00464}00464\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ I2SPR;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00465}00465\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00472}00472\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00473}00473\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00474}00474\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00475}00475\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00476}00476\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SMCR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00477}00477\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DIER;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00478}00478\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00479}00479\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EGR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00480}00480\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCMR1;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00481}00481\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCMR2;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00482}00482\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCER;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00483}00483\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CNT;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00484}00484\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PSC;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00485}00485\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ARR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00486}00486\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RCR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00487}00487\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00488}00488\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00489}00489\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR3;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00490}00490\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CCR4;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00491}00491\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BDTR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00492}00492\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DCR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00493}00493\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMAR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00494}00494\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00495}00495\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00501}00501\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00502}00502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00503}00503\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00504}00504\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00505}00505\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BRR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00506}00506\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00507}00507\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00508}00508\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR3;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00509}00509\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ GTPR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00510}00510\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00515}00515\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00516}00516\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00517}00517\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00518}00518\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00519}00519\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CFR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00520}00520\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00521}00521\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00522}00522\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00527}00527\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00528}00528\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00529}00529\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00530}00530\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ SR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00531}00531\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00532}00532\ \}\ \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00533}00533\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00538}00538\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00539}00539\ \{}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00540}00540\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ISR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00541}00541\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ICR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00542}00542\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IER;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00543}00543\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CFGR;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00544}00544\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00545}00545\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CMP;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00546}00546\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ARR;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00547}00547\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ CNT;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00548}00548\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ OR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00549}00549\ \}\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00550}00550\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00558}\mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{00558}}\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x08000000UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00559}\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{00559}}\ \textcolor{preprocessor}{\#define\ SRAM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x20000000UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00560}\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{00560}}\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ 0x40000000UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00561}\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{00561}}\ \textcolor{preprocessor}{\#define\ SRAM1\_BB\_BASE\ \ \ \ \ \ \ \ \ 0x22000000UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00562}\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{00562}}\ \textcolor{preprocessor}{\#define\ PERIPH\_BB\_BASE\ \ \ \ \ \ \ \ 0x42000000UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00563}\mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{00563}}\ \textcolor{preprocessor}{\#define\ FLASH\_END\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0801FFFFUL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00564}\mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{00564}}\ \textcolor{preprocessor}{\#define\ FLASH\_OTP\_BASE\ \ \ \ \ \ \ \ 0x1FFF7800UL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00565}\mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{00565}}\ \textcolor{preprocessor}{\#define\ FLASH\_OTP\_END\ \ \ \ \ \ \ \ \ 0x1FFF7A0FUL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00567}00567\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00568}\mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{00568}}\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ SRAM1\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00569}\mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{00569}}\ \textcolor{preprocessor}{\#define\ SRAM\_BB\_BASE\ \ \ \ \ \ \ \ \ \ SRAM1\_BB\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00572}\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{00572}}\ \textcolor{preprocessor}{\#define\ APB1PERIPH\_BASE\ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00573}\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{00573}}\ \textcolor{preprocessor}{\#define\ APB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00574}\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{00574}}\ \textcolor{preprocessor}{\#define\ AHB1PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00577}\mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{00577}}\ \textcolor{preprocessor}{\#define\ TIM5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00578}\mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{00578}}\ \textcolor{preprocessor}{\#define\ TIM6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00579}\mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{00579}}\ \textcolor{preprocessor}{\#define\ LPTIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00580}\mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{00580}}\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00581}\mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{00581}}\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00582}\mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{00582}}\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00583}\mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{00583}}\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00584}\mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{00584}}\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00585}\mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{00585}}\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00586}\mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{00586}}\ \textcolor{preprocessor}{\#define\ FMPI2C1\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00587}\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{00587}}\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00588}\mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{00588}}\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00591}\mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{00591}}\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00592}\mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{00592}}\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00593}\mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{00593}}\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00594}\mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{00594}}\ \textcolor{preprocessor}{\#define\ ADC1\_COMMON\_BASE\ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2300UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00595}00595\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00596}\mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{00596}}\ \textcolor{preprocessor}{\#define\ ADC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC1\_COMMON\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00597}\mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{00597}}\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00598}\mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{00598}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00599}\mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{00599}}\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00600}\mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{00600}}\ \textcolor{preprocessor}{\#define\ TIM9\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00601}\mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{00601}}\ \textcolor{preprocessor}{\#define\ TIM11\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00604}\mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{00604}}\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00605}\mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{00605}}\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00606}\mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{00606}}\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00607}\mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{00607}}\ \textcolor{preprocessor}{\#define\ GPIOH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00608}\mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{00608}}\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00609}\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{00609}}\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00610}\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{00610}}\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00611}\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{00611}}\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x6000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00612}\mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{00612}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream0\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00613}\mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{00613}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream1\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00614}\mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{00614}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream2\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00615}\mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{00615}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream3\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00616}\mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{00616}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream4\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00617}\mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{00617}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream5\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00618}\mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{00618}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream6\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00619}\mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{00619}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream7\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00620}\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{00620}}\ \textcolor{preprocessor}{\#define\ DMA2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x6400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00621}\mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{00621}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream0\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00622}\mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{00622}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream1\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00623}\mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{00623}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream2\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00624}\mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{00624}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream3\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00625}\mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{00625}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream4\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00626}\mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{00626}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream5\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00627}\mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{00627}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream6\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00628}\mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{00628}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream7\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00630}\mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{00630}}\ \textcolor{preprocessor}{\#define\ RNG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x80000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00631}00631\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00633}\mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{00633}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ 0xE0042000UL}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00634}00634\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00635}\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{00635}}\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7A10UL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00636}\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{00636}}\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7A22UL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00637}\mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{00637}}\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7BF0UL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00645}\mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{00645}}\ \textcolor{preprocessor}{\#define\ TIM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00646}\mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{00646}}\ \textcolor{preprocessor}{\#define\ TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00647}\mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{00647}}\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00648}\mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{00648}}\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00649}\mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{00649}}\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00650}\mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{00650}}\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00651}\mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{00651}}\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00652}\mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{00652}}\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00653}\mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{00653}}\ \textcolor{preprocessor}{\#define\ FMPI2C1\ \ \ \ \ \ \ \ \ \ \ \ \ ((FMPI2C\_TypeDef\ *)\ FMPI2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00654}\mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{00654}}\ \textcolor{preprocessor}{\#define\ LPTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00655}\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{00655}}\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00656}\mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{00656}}\ \textcolor{preprocessor}{\#define\ DAC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00657}\mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{00657}}\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00658}\mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{00658}}\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00659}\mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{00659}}\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00660}\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{00660}}\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00661}\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{00661}}\ \textcolor{preprocessor}{\#define\ ADC1\_COMMON\ \ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC1\_COMMON\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00662}00662\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00663}\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{00663}}\ \textcolor{preprocessor}{\#define\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC1\_COMMON}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00664}\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{00664}}\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00665}\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{00665}}\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00666}\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{00666}}\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00667}\mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{00667}}\ \textcolor{preprocessor}{\#define\ TIM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM9\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00668}\mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{00668}}\ \textcolor{preprocessor}{\#define\ TIM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM11\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00669}\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{00669}}\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00670}\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{00670}}\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00671}\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{00671}}\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00672}\mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{00672}}\ \textcolor{preprocessor}{\#define\ GPIOH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00673}\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{00673}}\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00674}\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{00674}}\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00675}\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{00675}}\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00676}\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{00676}}\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00677}\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{00677}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream0\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00678}\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{00678}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream1\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00679}\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{00679}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream2\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00680}\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{00680}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream3\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00681}\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{00681}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream4\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00682}\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{00682}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream5\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00683}\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{00683}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream6\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00684}\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{00684}}\ \textcolor{preprocessor}{\#define\ DMA1\_Stream7\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00685}\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{00685}}\ \textcolor{preprocessor}{\#define\ DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00686}\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{00686}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream0\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00687}\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{00687}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream1\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00688}\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{00688}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream2\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00689}\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{00689}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream3\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00690}\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{00690}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream4\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00691}\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{00691}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream5\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00692}\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{00692}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream6\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00693}\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{00693}}\ \textcolor{preprocessor}{\#define\ DMA2\_Stream7\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00694}\mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{00694}}\ \textcolor{preprocessor}{\#define\ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RNG\_TypeDef\ *)\ RNG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00695}\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{00695}}\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00696}00696\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00700}00700\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00704}00704\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00708}\mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{00708}}\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 40U\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00712}00712\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00717}00717\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00718}00718\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\_Bits\_Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00719}00719\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00721}00721\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00722}00722\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00723}00723\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00724}00724\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00725}00725\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00727}00727\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c2e0f2c5f57df27447e2c4055d1a3b}{00728}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{00729}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_AWD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{00730}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_AWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a468d077f5722ce97ae2d5d907b6fc5}{00731}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{00732}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{00733}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ea3ec6ba328fe2eb3d57cc061fcf6}{00734}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{00735}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_JEOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{00736}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b7ea4bf6dc5c2b0406d52f5c728716}{00737}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{00738}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_JSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{00739}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a6327becffbd34525a0960e7be990e}{00740}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{00741}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{00742}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c7432adead5e587179e4c67713f193}{00743}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{00744}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{00745}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00746}00746\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00747}00747\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{00748}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{00749}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{00750}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{00751}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{00752}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{00753}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{00754}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{00755}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14738c525ee769e8971601f631ef594}{00756}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{00757}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{00758}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553aa50487015ce07880bd3c62887698}{00759}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{00760}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{00761}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dc37165238a2b3a31bad4bf2241b12}{00762}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{00763}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JEOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{00764}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcc7aec82792bc0439ebf0eaa871d5c}{00765}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{00766}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_SCAN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{00767}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_SCAN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc219fd4025d88bd77dfb2824e4a42b}{00768}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{00769}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDSGL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{00770}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDSGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65ab808d9f67501a3e032f6e093baa7}{00771}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{00772}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JAUTO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{00773}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394271f323587db3ea21731046b69004}{00774}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{00775}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{00776}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e2019ed8fe62389fe06843f9bbc265}{00777}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{00778}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JDISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{00779}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{00780}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{00781}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{00782}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{00783}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{00784}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{00785}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb5899a747da3e5013ad44934b5c7d}{00786}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{00787}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JAWDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{00788}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4078327f9219b87d0627ad53f27e25a}{00789}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{00790}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{00791}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{00792}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{00793}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{00794}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{00795}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{00796}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c72d6e0c41f98ea9b378d8455de2f13}{00797}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{00798}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{00799}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00800}00800\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00801}00801\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234ecbd845e8f7b48fab4b3f1e12e788}{00802}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{00803}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_ADON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{00804}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_ADON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4401869d89774c7f187aa72c3f9fae2}{00805}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{00806}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{00807}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8edaebc5ec9c7cf465e7810189052ffd}{00808}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{00809}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{00810}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e88283dda37ac8153f8f2d5aa8fd4b}{00811}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{00812}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{00813}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375e2be253b645381365c90ae8c4cb1f}{00814}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{00815}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EOCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{00816}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EOCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6422927e869ce87e289e796dcf0067c2}{00817}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{00818}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{00819}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{00820}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{00821}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{00822}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{00823}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{00824}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{00825}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{00826}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{00827}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{00828}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{00829}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{00830}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{00831}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5de0a53e5697dcb16759a12c47c7a4}{00832}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{00833}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JSWSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{00834}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JSWSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{00835}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{00836}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{00837}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{00838}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{00839}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{00840}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{00841}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{00842}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{00843}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{00844}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{00845}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{00846}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78afe48fe6fdadf00d3c37cfed860a7}{00847}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{00848}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_SWSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{00849}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_SWSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00851}00851\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_SMPR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{00852}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{00853}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{00854}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{00855}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{00856}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{00857}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{00858}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{00859}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{00860}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{00861}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{00862}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{00863}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{00864}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{00865}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{00866}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{00867}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{00868}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{00869}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{00870}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{00871}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{00872}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{00873}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{00874}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{00875}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{00876}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{00877}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{00878}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{00879}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{00880}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{00881}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{00882}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{00883}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{00884}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{00885}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{00886}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{00887}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{00888}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{00889}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{00890}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{00891}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{00892}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{00893}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{00894}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{00895}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{00896}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{00897}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{00898}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{00899}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{00900}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{00901}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{00902}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{00903}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{00904}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{00905}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00906}00906\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00907}00907\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_SMPR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{00908}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{00909}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{00910}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{00911}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{00912}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{00913}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{00914}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{00915}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{00916}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{00917}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{00918}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{00919}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{00920}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{00921}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{00922}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{00923}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{00924}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{00925}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{00926}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{00927}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{00928}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{00929}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{00930}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{00931}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{00932}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{00933}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{00934}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{00935}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{00936}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{00937}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{00938}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{00939}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{00940}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{00941}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{00942}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{00943}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{00944}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{00945}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{00946}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{00947}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{00948}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{00949}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{00950}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{00951}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{00952}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{00953}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{00954}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{00955}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{00956}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{00957}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{00958}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{00959}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{00960}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{00961}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{00962}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{00963}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{00964}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{00965}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{00966}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{00967}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00968}00968\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00969}00969\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593196324c441869e2b7629db926aafd}{00970}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{00971}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR1\_JOFFSET1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{00972}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\ \ \ \ \ \ \ \ ADC\_JOFR1\_JOFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00973}00973\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00974}00974\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0dc116f3623901fdda1e743838334}{00975}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{00976}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR2\_JOFFSET2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{00977}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\ \ \ \ \ \ \ \ ADC\_JOFR2\_JOFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00978}00978\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00979}00979\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad339e95766c1c4dd3ec3ef2fa5856f8b}{00980}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{00981}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR3\_JOFFSET3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{00982}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\ \ \ \ \ \ \ \ ADC\_JOFR3\_JOFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00984}00984\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1f1ccebbb9c41f3b6bae1f8c587618}{00985}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{00986}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR4\_JOFFSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{00987}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\ \ \ \ \ \ \ \ ADC\_JOFR4\_JOFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00988}00988\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00989}00989\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_HTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a635538ea4e4daa6b302e0d2d5c0932}{00990}}\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{00991}}\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_HTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{00992}}\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_HTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00993}00993\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00994}00994\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_LTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309e0c5c17cfe008132dbc95924ba0cd}{00995}}\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{00996}}\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_LTR\_LT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{00997}}\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_LTR\_LT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00998}00998\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l00999}00999\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{01000}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{01001}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{01002}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{01003}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{01004}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{01005}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{01006}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{01007}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{01008}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{01009}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{01010}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{01011}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{01012}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{01013}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{01014}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{01015}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{01016}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{01017}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{01018}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{01019}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{01020}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{01021}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{01022}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{01023}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{01024}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{01025}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{01026}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{01027}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{01028}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{01029}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{01030}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{01031}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{01032}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{01033}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{01034}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{01035}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{01036}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{01037}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{01038}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01039}01039\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01040}01040\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{01041}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{01042}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{01043}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{01044}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{01045}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{01046}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{01047}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{01048}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{01049}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{01050}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{01051}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{01052}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{01053}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{01054}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{01055}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{01056}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{01057}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{01058}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{01059}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{01060}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{01061}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{01062}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{01063}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{01064}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{01065}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{01066}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{01067}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{01068}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{01069}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{01070}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{01071}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{01072}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{01073}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{01074}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{01075}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{01076}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{01077}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{01078}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{01079}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{01080}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{01081}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{01082}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{01083}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{01084}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{01085}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{01086}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{01087}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{01088}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01089}01089\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01090}01090\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{01091}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{01092}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{01093}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{01094}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{01095}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{01096}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{01097}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{01098}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{01099}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{01100}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{01101}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{01102}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{01103}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{01104}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{01105}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{01106}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{01107}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{01108}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{01109}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{01110}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{01111}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{01112}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{01113}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{01114}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{01115}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{01116}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{01117}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{01118}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{01119}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{01120}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{01121}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{01122}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{01123}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{01124}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{01125}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{01126}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{01127}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{01128}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{01129}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{01130}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{01131}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{01132}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{01133}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{01134}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{01135}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{01136}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{01137}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{01138}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01139}01139\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01140}01140\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JSQR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{01141}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{01142}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{01143}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{01144}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{01145}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{01146}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{01147}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{01148}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{01149}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{01150}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{01151}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{01152}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{01153}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{01154}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{01155}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{01156}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{01157}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{01158}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{01159}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{01160}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{01161}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{01162}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{01163}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{01164}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{01165}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{01166}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{01167}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{01168}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{01169}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{01170}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{01171}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{01172}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{01173}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{01174}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{01175}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{01176}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{01177}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01178}01178\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01179}01179\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0c0f7960a790d485b1ae99aed0e8c7}{01180}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{01181}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR1\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{01182}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01183}01183\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01184}01184\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e02f5dbe30f9da55c112634b5636b3d}{01185}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{01186}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR2\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{01187}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01188}01188\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01189}01189\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382b9639cc85f4dc0c4603b83e4e3246}{01190}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{01191}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR3\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{01192}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01194}01194\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa993f3df2df14e7be95b96543bd4873f}{01195}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{01196}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR4\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{01197}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01199}01199\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{01200}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{01201}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{01202}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fdf317d06706f2a57b4aca8334eb37}{01203}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{01204}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_ADC2DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{01205}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_ADC2DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01207}01207\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf05dcdb9f298564bf23c2c012e0471}{01208}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{01209}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{01210}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193522f6fdf87c39545d2697f3650547}{01211}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{01212}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{01213}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff4c4fa606c1a8c035b453d95da53fd}{01214}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{01215}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{01216}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa094512686f5c37d85ec4c41b9fe1d21}{01217}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{01218}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JSTRT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{01219}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JSTRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186066448c230ab12a99cd67a22aaea5}{01220}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{01221}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_STRT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{01222}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_STRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e77ef740b6a1dccec74746261be4f1}{01223}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{01224}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{01225}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01226}01226\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01227}01227\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{01228}}\ \textcolor{preprocessor}{\#define\ \ ADC\_CSR\_DOVR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01229}01229\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01230}01230\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{01231}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{01232}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{01233}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{01234}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{01235}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{01236}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{01237}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{01238}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{01239}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{01240}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{01241}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{01242}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{01243}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{01244}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{01245}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6d297e452d728c075a6f9b953d0a5}{01246}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{01247}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{01248}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{01249}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{01250}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{01251}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{01252}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{01253}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{01254}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{01255}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{01256}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{01257}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{01258}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ece9c9847db39ff9782d07ed5104bbf}{01259}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{01260}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{01261}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9741df391649af046f8310352ca3b3be}{01262}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{01263}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_TSVREFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{01264}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_TSVREFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01265}01265\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01266}01266\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14929dd3fe8ae466d2ad41c395ca2c1}{01267}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{01268}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{01269}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab562b2adbf577b621d81758fa806e5fc}{01270}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{01271}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{01272}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01273}01273\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01274}01274\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{01275}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{01276}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01277}01277\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01278}01278\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01279}01279\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01280}01280\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01281}01281\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01282}01282\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01283}01283\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{01284}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{01285}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{01286}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01287}01287\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01288}01288\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01289}01289\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{01290}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{01291}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ (0xFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{01292}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01293}01293\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01294}01294\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01295}01295\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{01296}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{01297}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{01298}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01299}01299\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01300}01300\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01301}01301\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01302}01302\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01303}01303\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01304}01304\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01305}01305\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663eb8440e12383fc88241acbfc99cf}{01306}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{01307}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{01308}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f43af44fba93c50bf4765608ec6d902}{01309}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{01310}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{01311}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef4ab719505604c7a41e31c27fd05dd}{01312}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{01313}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{01314}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01315}01315\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{01316}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{01317}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{01318}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{01319}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{01320}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{01321}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01322}01322\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{01323}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{01324}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{01325}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{01326}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{01327}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01328}01328\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{01329}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{01330}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{01331}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{01332}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{01333}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{01334}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{01335}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01336}01336\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1caf9621895f2a99c4b33a0908247b6}{01337}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{01338}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{01339}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a11a25b89aa18648594cb72bf3918bf}{01340}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{01341}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{01342}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbea8c55239069a24139f398785af4}{01343}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{01344}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{01345}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3eb9eaa48220ba7cac6204c4637b75}{01346}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{01347}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{01348}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef8fa2150330a16a2b19f17caa051e}{01349}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{01350}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{01351}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01352}01352\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{01353}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{01354}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{01355}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{01356}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{01357}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{01358}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01359}01359\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{01360}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{01361}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{01362}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{01363}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{01364}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01365}01365\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{01366}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{01367}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{01368}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{01369}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{01370}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{01371}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{01372}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01373}01373\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e3d328584463c5164a7cca726cabb}{01374}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{01375}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{01376}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bf1e308092f2ef72387eb0fc5a8412}{01377}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{01378}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{01379}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01380}01380\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01381}01381\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{01382}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{01383}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{01384}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb85dac71ddd76ce877fad49a47634b5}{01385}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{01386}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG2\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{01387}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01388}01388\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01389}01389\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3250ec13530e0e363f0ab92c149774f}{01390}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{01391}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{01392}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01393}01393\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01394}01394\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dcdc73fc338b3548cddcf84fb0c951}{01395}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{01396}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{01397}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01398}01398\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01399}01399\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b874c02d121c755a1d4523f2e39134e}{01400}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{01401}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{01402}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01403}01403\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01404}01404\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd13752ec5bc912023c608426e47908e}{01405}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{01406}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{01407}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01408}01408\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01409}01409\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe559f6278c4abd3b5db6277e82925b}{01410}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{01411}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{01412}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01413}01413\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01414}01414\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8082de99f7eef453237a409763718b}{01415}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{01416}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{01417}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01419}01419\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1a7b56cdc34694e1aa032be202e79d}{01420}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{01421}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{01422}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae522220c8b02ab4bcf82f122a45997d3}{01423}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{01424}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{01425}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01427}01427\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{01428}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{01429}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{01430}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1db665f01f9d179045057d0e857da0}{01431}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{01432}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{01433}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01434}01434\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01435}01435\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac004fb7fdc93225fb835b27e39229a57}{01436}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{01437}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{01438}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf849d0278349997f891d987def91224}{01439}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{01440}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{01441}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01443}01443\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacef98a0af264fa6b23a187e74d7c82d}{01444}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{01445}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{01446}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01447}01447\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01448}01448\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa70d42a524b2dd911326fa65630f1}{01449}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{01450}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{01451}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01452}01452\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01453}01453\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeefee596334ca7c00e9dfa12cfdd83}{01454}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{01455}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{01456}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918fd0130e9edc2b4a21ff4ba17aa5e}{01457}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{01458}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{01459}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01460}01460\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01461}01461\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01462}01462\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01463}01463\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01464}01464\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01465}01465\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01466}01466\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01467}01467\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{01468}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{01469}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{01470}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{01471}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{01472}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{01473}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{01474}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{01475}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{01476}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{01477}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{01478}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{01479}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{01480}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{01481}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{01482}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{01483}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae631c89765d8c92dde7eece6b28c58}{01484}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{01485}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_CT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{01486}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74a7510babe49319a47e4fccaceba7}{01487}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{01488}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{01489}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DBM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{01490}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{01491}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{01492}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{01493}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{01494}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2c688c88288e3f899e47c4d11ca4fa}{01495}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{01496}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PINCOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{01497}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINCOS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{01498}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{01499}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{01500}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{01501}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{01502}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{01503}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{01504}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{01505}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{01506}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{01507}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d90925c956a5196f58cf3fc89aa56f}{01508}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{01509}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{01510}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2a2143daf87c92d37da6503762f7c5}{01511}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{01512}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{01513}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34774d3e38a7f910c9eb723208457a83}{01514}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{01515}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{01516}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{01517}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{01518}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{01519}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DIR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{01520}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{01521}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b6e1601b8fe4d4315dabeb21d87871}{01522}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{01523}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PFCTRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{01524}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PFCTRL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d5934cc3988e035dcb1bf40f6e755a}{01525}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{01526}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{01527}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_TCIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0223ba349ffb6e55d16415be0a92e}{01528}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{01529}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{01530}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_HTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3416da006a6a698c8f95f91e0b9b4b5f}{01531}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{01532}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{01533}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_TEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d77b99e19ffb0ce8533726db577011}{01534}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{01535}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DMEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{01536}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DMEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae3e4666ee54b89bca73e5ce40032a8}{01537}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{01538}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{01539}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01540}01540\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01541}01541\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c9d3fe3ecd436e1e33bf246a8a1d81}{01542}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{01543}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_ACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}{01544}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_ACK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01545}01545\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01546}01546\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxCNDTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{01547}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{01548}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{01549}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxNDT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{01550}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{01551}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{01552}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{01553}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{01554}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{01555}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{01556}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{01557}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{01558}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{01559}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{01560}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{01561}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{01562}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{01563}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{01564}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{01565}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01566}01566\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01567}01567\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b0f3097f54eff7dd2d43bb1c31f736}{01568}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{01569}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{01570}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{01571}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{01572}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{01573}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{01574}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{01575}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{01576}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562b4b1bcd309931c42bfe7793044e91}{01577}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{01578}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_DMDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{01579}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{01580}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{01581}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{01582}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{01583}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{01584}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01585}01585\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01586}01586\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_LISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1917ec61d4f0b063c4d63c94d00f104c}{01587}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{01588}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{01589}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc365b9d116f7bf0fb0bdb4a36b025f0}{01590}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{01591}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{01592}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb3514f45c12c124807ea04b5e5206d}{01593}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{01594}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{01595}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f039fe3193408bc81d812149996ea9f}{01596}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{01597}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{01598}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4ae0196dace02aceafe1fe77b6e6d7}{01599}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{01600}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{01601}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d0716b2ad4127572e8b69fb92652f19}{01602}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{01603}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{01604}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2700c5fdeaa7186a38c920f5ec85ea49}{01605}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{01606}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{01607}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01bf79870cef24f0875200fba8ab778}{01608}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{01609}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{01610}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad852ffba4cb1b34e1cc77ba3f5075c03}{01611}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{01612}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{01613}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53433f2c39d945b72231cff33c0b6ccb}{01614}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{01615}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{01616}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03abe37d6a707015bd502285aa4ab71c}{01617}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{01618}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{01619}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7637307de891e63bc8ca8cb7750f4}{01620}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{01621}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{01622}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7b142424b2a4901007ea232482931}{01623}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{01624}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{01625}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863200d27b1112aa53312c17b3130fb9}{01626}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{01627}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{01628}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b90ddc0ba4459e396755e1fcc156f}{01629}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{01630}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{01631}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca6a950eb06d3526feab88473965afe}{01632}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{01633}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{01634}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e84488e6b41b533d99b63e3a08008da}{01635}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{01636}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{01637}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce7d8c40ff5bece107011e99d86e16}{01638}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{01639}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{01640}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143abdc2acba3fb3ff2e3bc76f8cbf9d}{01641}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{01642}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{01643}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b4469def09a256f7ce049de364650a}{01644}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{01645}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{01646}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01647}01647\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01648}01648\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_HISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de32d4d0c47fc9ee420f6f94e02f275}{01649}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{01650}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{01651}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1b08aa592736655c679f9f57275ecd}{01652}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{01653}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{01654}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7912fe43718644df70d92495a2fe8}{01655}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{01656}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{01657}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3c0b6526917df4addd70f13f7b9417}{01658}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{01659}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{01660}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419c7042fb7439840a04e5fd445731d2}{01661}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{01662}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{01663}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ca1e8f590dcd64fae7d0aab508111}{01664}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{01665}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{01666}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27460df561ea71167eb046d7993a3763}{01667}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{01668}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{01669}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a1443bc4b15ef4c44d26611688b2d4}{01670}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{01671}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{01672}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94b5e23736cdcfd2980ed8339ea346c}{01673}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{01674}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{01675}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e631133a8a3dbcdad903d73cccb160}{01676}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{01677}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{01678}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ec95df27557b62d73eb337ef879433}{01679}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{01680}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{01681}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922891bcfc085c0d080ce473b8515655}{01682}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{01683}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{01684}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e505b2a29cc145b957dd8ea1c9c63f}{01685}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{01686}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{01687}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327eb55ab7770ef13a50436627bc5edf}{01688}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{01689}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{01690}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d536ac56c423089622de3d22968843}{01691}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{01692}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{01693}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b35dac75c8a374912b8e99af926c97}{01694}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{01695}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{01696}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39dc71e13779a10a6855de4801528a2}{01697}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{01698}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{01699}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792ee749e2d12f4aa0cf3daca6b35057}{01700}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{01701}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{01702}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c83f6ccfd101de6926df1d9112fb4a}{01703}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{01704}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{01705}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7e45dd9031bcf619e6ca233a56a2db}{01706}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{01707}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{01708}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01710}01710\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_LIFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2297c4815dff938a02b0af13da8c42cd}{01711}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{01712}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{01713}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879918dd49c563c83d9b0baf39f608c8}{01714}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{01715}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{01716}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200a4cd37d937325c0f891cd99b879a5}{01717}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{01718}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{01719}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5766d430a30ebb01d926b73c4838ee7}{01720}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{01721}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{01722}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce98c26903f04095ebeb872ab8599e2}{01723}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{01724}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{01725}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80de3a47390cdc24fdbb7a1c101d52df}{01726}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{01727}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{01728}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fe74158bbf9ebfc8905b256c16b1aa}{01729}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{01730}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{01731}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4b3f5d3bbfba08a7716e8e14c7c7b2}{01732}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{01733}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{01734}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc5081ac74c4a7cd7b9294d8be92251}{01735}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{01736}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{01737}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf455eeb40c690897a63399e06b980a}{01738}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{01739}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{01740}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2be6c298222759f49d71995f225a9c8}{01741}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{01742}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{01743}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cceed053af9c55ee130b9cac3dfa40f}{01744}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{01745}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{01746}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5563a90f78b2aa62d4cc65fd2ea2e8}{01747}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{01748}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{01749}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3844824818f2a180921ec71e10165}{01750}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{01751}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{01752}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7449839b8ccb071b0297c04b3f308374}{01753}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{01754}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{01755}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee1c266c0c7d8ae75506988c24f197a}{01756}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{01757}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{01758}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4745b0ea4d34ffb750b377de2865dee}{01759}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{01760}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{01761}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20301e14197382e7e5f532fe6d3c21f}{01762}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{01763}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{01764}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9328d47385259284470fe88126f161c1}{01765}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{01766}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{01767}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89140d2a2a82950d5cbd470e264fb525}{01768}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{01769}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{01770}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01771}01771\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01772}01772\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_HIFCR\ \ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d3e6cfd2eef1e3d12e677af584447e}{01773}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{01774}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{01775}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6f40f4c574d22ec8527d8c27e78b58}{01776}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{01777}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{01778}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae9da1fff2402f645b428368a4aea14}{01779}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{01780}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{01781}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4cf4a690ee458370ce8482e3a9b1b9}{01782}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{01783}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{01784}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913da2290fb4ba8484a69b34e71840c7}{01785}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{01786}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{01787}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194f6a4be6fd796e114fb77ea2f15220}{01788}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{01789}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{01790}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4768327967dc957b842d2433d2cc5c2}{01791}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{01792}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{01793}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f6b1fd4902396d59d0d9865bd329e}{01794}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{01795}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{01796}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a658f3e303a31be475cb1ea9957dc2e}{01797}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{01798}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{01799}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbdd122358aad1b832dcc0a7a4405af}{01800}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{01801}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{01802}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ab5fecba1f2673c14bc21e9052dc9}{01803}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{01804}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{01805}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5d41d4856f8ff464ce01e96e9f6e3f}{01806}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{01807}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{01808}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42493eb990d42aa17c178842ecef08bd}{01809}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{01810}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{01811}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f259d0788bd3ae21521c574d0d1a00b}{01812}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{01813}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{01814}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dbe00935c13e0ef57c08970f711a6a}{01815}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{01816}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{01817}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0336605023f5db079294ebe4ea822}{01818}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{01819}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{01820}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3415c8fd19bcb513fc96363d287784a4}{01821}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{01822}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{01823}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1ac1b86e7505eceef920910bd930e2}{01824}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{01825}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{01826}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e500de4458c78f26aa483d8f61ee7}{01827}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{01828}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{01829}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348534b63d5c5d29a3fdd8b080866566}{01830}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{01831}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{01832}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01833}01833\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01834}01834\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxPAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323024ac58e46cdcb78e207f1749775c}{01835}}\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{01836}}\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{01837}}\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01838}01838\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01839}01839\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxM0AR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade05cbad452eb0b6e0a2627ff70c0145}{01840}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{01841}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxM0AR\_M0A\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{01842}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\ \ \ \ \ \ \ \ \ \ \ DMA\_SxM0AR\_M0A\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01843}01843\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01844}01844\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxM1AR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61888c070a3873c9fb8ee1486772e3a}{01845}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{01846}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxM1AR\_M1A\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{01847}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\ \ \ \ \ \ \ \ \ \ \ DMA\_SxM1AR\_M1A\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01848}01848\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01849}01849\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01850}01850\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01851}01851\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01852}01852\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01853}01853\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01854}01854\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01855}01855\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702ca255bab973cffa5dd240594a7a3}{01856}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{01857}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{01858}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb2217e842fa69573590793a1e6b38}{01859}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{01860}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{01861}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58855e17d769f246e7422b3f875c85a2}{01862}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{01863}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{01864}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b0d4c04570bfe939843d7cb5bf15f6}{01865}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{01866}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{01867}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7ef85db4597309170659c7ff1e6c}{01868}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{01869}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{01870}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f6ecdcfdf234180e99e7d9c02affc7}{01871}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{01872}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{01873}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6874ec52a6b876dd48842a28d219ba}{01874}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{01875}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{01876}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b52dd9408a254ec3ba436ede0e42fa}{01877}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{01878}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{01879}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ad8042623ea52664eb00b43e35dcb7}{01880}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{01881}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{01882}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b5e7500420b3ce5a2b711ed73fa50}{01883}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{01884}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{01885}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8a8f8245716f96dde7049e27435f9a}{01886}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{01887}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{01888}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cc04d8d5116420b5b63c2f7c6b98e3}{01889}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{01890}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{01891}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd5fe4e39d5ff13ad5d3a051ffd2b73}{01892}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{01893}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{01894}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658584854eb1f7c9ad43934e5cb9f2a}{01895}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{01896}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{01897}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cb292831097d4790e00b89987cf5bb}{01898}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{01899}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{01900}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e87a9c94dd2cdf7ea1851c2af7727b}{01901}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{01902}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{01903}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc8dc837cd6326f1fb7fae42e56ef74}{01904}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{01905}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{01906}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc90bbbbc4137c8af29df2fc0162ae5}{01907}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{01908}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{01909}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9084142db0eac80226038ced74846aa8}{01910}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{01911}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{01912}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d1beae3a87cd1515fd1104bb2e0ac5}{01913}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{01914}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{01915}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a252b7afd91a453cd613fca4792aed}{01916}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{01917}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{01918}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777cbe130041b394e728de96fac11175}{01919}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{01920}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{01921}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83efcf05bd49c293779334f366a3e342}{01922}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{01923}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{01924}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2973f034a994068aa3e9ba20bc3e95c8}{01925}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208224c30cd771d0e35d28e6584ac9a5}{01926}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{01927}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR23\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01928}01928\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01929}01929\ \textcolor{comment}{/*\ Reference\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43e6abdba2e7d7b7eaa07b268f288b3}{01930}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1498c6a9cb8eb9842b83a2e91b3c290d}{01931}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10013221a5de01374bb63623ca68d5a5}{01932}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e8e899926ae962ae34dc9d143fd09}{01933}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad3c244ed0a107b5c4f96470a914348}{01934}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91070bca3731cbe48e7bc97de97631a5}{01935}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab55682980062f57cdb981aa649fbf3}{01936}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ee214b24d450efe0c52d0b1dae0f4}{01937}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc41defd6bd026adde49d44ad1e8a5c4}{01938}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a43b1d5d7f5dabbc44b03bdab7a6c3e}{01939}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e31c6dd167542dc8660c7dd6f31e0e9}{01940}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441a9f074c104d67a7629467724f3a0}{01941}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab736b78d54e4ae9b5f1ee0bebbda1e4d}{01942}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b835eee91599273c334d6bed80bdaca}{01943}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933e1e28d08958b9800cbfbea953b9e6}{01944}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ac63565a42896a10eb5b56d45df7f1}{01945}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e28d73aacdcc55491fe44c2e840398}{01946}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db46755679e595721057e90574b1434}{01947}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a2063e564c44ba51733e0fcf25745}{01948}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc8bc70fd30f54311218abe6c52c21c}{01949}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec4f917392fcd3b64bfae4d17fe1808}{01950}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9539fd6427a262f7cdbd42cd68a10eca}{01951}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cb948001efcf6d1cf4968160f3aa5}{01952}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008e923f14d37d5fefc433384184e12}{01953}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe01103a449e5f81a25c733a3c1a03c}{01954}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{01955}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ EXTI\_IMR\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{01956}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01957}01957\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01958}01958\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10ad3eba24a4fadc9e58e9b81c17494}{01959}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{01960}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{01961}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2891b4a57f827defecd2ebb2cac457b}{01962}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{01963}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{01964}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e8782d37f1f13cc30d86c2c3a02576}{01965}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{01966}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{01967}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac760511bc46050ceb4ece479ead54b}{01968}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{01969}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{01970}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a337713821f1ea29a953eee7a2a6d2f}{01971}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{01972}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{01973}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7760224986ab31fc06f5d84aa3b7f}{01974}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{01975}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{01976}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3210ae740c584799c07b1e7995e4252}{01977}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{01978}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{01979}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf203c2dae41123f2eaf6565bb2f4}{01980}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{01981}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{01982}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3349563ae0947ec6c441fe912fb0ede}{01983}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{01984}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{01985}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42d64759efd55a329c207a31c7e3033}{01986}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{01987}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{01988}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead96297678ea28e56765731de3f8511}{01989}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{01990}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{01991}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744443e18392efb9d31ceeabc2ba9786}{01992}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{01993}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{01994}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf200c3d4abdc44356ff3bfc66c136e}{01995}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{01996}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{01997}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf17cbe9663809770d498fe8d28a6e5}{01998}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l01999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{01999}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{02000}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0dd6f7d71f00964f930cba3e7fc9d14}{02001}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{02002}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{02003}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee0004caa46c2946bb05305cd93baa1}{02004}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{02005}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{02006}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b3657ea27bac2cfe0676dfa893157}{02007}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{02008}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{02009}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad853ef0d4af0ed5b68581464a067e1ab}{02010}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{02011}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{02012}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edb364e6ab767686e3c40b177489f00}{02013}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{02014}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{02015}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f832c2588cb200a51d52c5dc8c8a}{02016}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{02017}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{02018}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67b8f9a15a25b5d2bc93d72082652bd}{02019}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{02020}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{02021}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a62823a85e5c8543646c7c6b273e2f}{02022}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{02023}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{02024}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52ca7f79c4b6092d6e2b781f0355bd8}{02025}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{02026}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{02027}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d08797081d9cb9ecead99371a645bc3}{02028}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdea5a531978f3bf6b7de4472bd54e6}{02029}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{02030}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR23\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02031}02031\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02032}02032\ \textcolor{comment}{/*\ Reference\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf972d7547ed83843150667c301a9d348}{02033}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07843e6ff5b4ddd02bcf6c66a08cac93}{02034}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c31569533b3b6d76f99da69b4d168}{02035}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2bd51b6a0981492a29436ef2b53344}{02036}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f176db76b4eb2cc1400f76afc967a}{02037}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0210d29dceb5682d01786b6fcf47fe}{02038}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c05702eec349cbbcce9b7bc825e2fd8}{02039}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04b9ef7548fb0564beae69739bdea72}{02040}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af57b60f4623e5a65011519dd707991}{02041}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3757f0da147b7bb49719cb69096b5bc7}{02042}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad548185c3c99b69f3eaec50067999112}{02043}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d0782c45b8b0951c8bbb5e7037a52b}{02044}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9eaec30663289e66b9d9b40682910f}{02045}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fc88afc4ba8231f4368527cc983d50}{02046}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3c10c55ef88bb255f899d0d0939c98}{02047}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3690bd10db8f6505368f84d1d360d83}{02048}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadea424b2e5e1e8733e5f8ba76b16c6c}{02049}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f640eaa67ff0f9e3e849fdc65f7f34e}{02050}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7162c4422ad98bec692f15dda4e011eb}{02051}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96076632bf23a1dfb53cfada4008d7b3}{02052}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a88ab99418d93b7277f19736c14c6c2}{02053}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17512ecb4d8572e8b73ab1a427fd500}{02054}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b9e9ec368a547f58ab7f6359c58bdf}{02055}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91695431bc9d35db5f1771358c22ddbe}{02056}}\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02057}02057\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02058}02058\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa359160d5aba50c4aff40330fd99d426}{02059}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{02060}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{02061}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099233be3061fa5c0e44cbf3e20b6394}{02062}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{02063}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{02064}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b2187bec09d19b2b79382c25ff3b4b}{02065}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{02066}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{02067}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae95954e4c5e25f225d3cad0e2b2362}{02068}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{02069}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{02070}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95865d62fde25381efad4f0c38cd8bd}{02071}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{02072}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{02073}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eade4e6218042bad165fd8cb162662}{02074}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{02075}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{02076}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5fd949f067c605127932367ba4dad5}{02077}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{02078}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{02079}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f320ed539b225c1e4f50e3cfb43100}{02080}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{02081}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{02082}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bcf9229eced0f5101842fd9585e40}{02083}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{02084}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{02085}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3c856ba7076de4742cea9494d2d97b}{02086}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{02087}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{02088}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19c55236009d4d88273be1fe6d17b69}{02089}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{02090}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{02091}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f11477d08556852c4cf210f75d11920}{02092}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{02093}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{02094}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0314682ff50f85bd8d5570fb6935a}{02095}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{02096}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{02097}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20176d8fa4181b22a833e1598e96b153}{02098}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{02099}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{02100}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e76cfdc7657907d423ba90dcac7bc90}{02101}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{02102}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{02103}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62a698b0b47384cd72f49ebb9f17f4c}{02104}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{02105}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{02106}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c280314b145321c6a62ce2764d1fd59}{02107}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{02108}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{02109}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fa1d5d96ea124413c3b81b9c10f75f}{02110}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{02111}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{02112}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49afa76eab5b3a7d5e5640fced73047c}{02113}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{02114}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{02115}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9bfa9cb8df10ec1e3c2dd50235231c}{02116}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{02117}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{02118}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825c9ea20abb9a733bc90b94440fbc63}{02119}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{02120}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{02121}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92f33d68f20f61d92563404305ba35}{02122}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{02123}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{02124}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b6c8e3b151388284c11fad135c06f3}{02125}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{02126}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{02127}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973571d8aac7ce8e83496f282e6b269d}{02128}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR23\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2422fa93b18c0ca7473de258dffe39}{02129}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR23\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11744e9be9f49d12b8c315ef54efda91}{02130}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR23\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02131}02131\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02132}02132\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a92993932aa377be10ff0376f600b9f}{02133}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{02134}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{02135}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf26d85ea048d7c483094a9eebaa7aba}{02136}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{02137}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{02138}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e560479e3bcf114aca570bd170079}{02139}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{02140}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{02141}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7f91925c2ac9c267480ed6b9fc1a04}{02142}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{02143}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{02144}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa295a76e5ee487856be1dde365373f5d}{02145}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{02146}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{02147}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3affd9eee854acf6d5e1d820421532}{02148}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{02149}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{02150}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5995bc6ec7301b6623c8014fd9db711}{02151}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{02152}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{02153}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1}{02154}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{02155}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{02156}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a}{02157}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{02158}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{02159}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165ac2e2e46e32debc7efd99e258e608}{02160}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{02161}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{02162}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0592581c7bd1ea908087aa319528fdae}{02163}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{02164}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{02165}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ce99e8292f13831e1c8eaa79dc3554}{02166}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{02167}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{02168}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f1f39d43c981697a040fc94abbbfc1}{02169}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{02170}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{02171}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd86158859c108fbe911aff6498eb15b}{02172}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{02173}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{02174}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9b96b99f65602a7d5285d62b8c0ac}{02175}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{02176}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{02177}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3ca20b1ac9fdf5794fe609a3fe333}{02178}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{02179}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{02180}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b123b9f8f09d0d1fcb29f846279ce21}{02181}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{02182}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{02183}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5a7f78ce681c3f1b7afbaf3471d1f4}{02184}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{02185}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{02186}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a49bf16fd86f2e5f0c0cd439be375f}{02187}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{02188}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{02189}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf317413191ad372394192996edebfcb3}{02190}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{02191}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{02192}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e0d936264a23e36e44430355412c3}{02193}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{02194}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{02195}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53324986eef8e0f233b9d7c7650f88f8}{02196}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{02197}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{02198}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf272ea16ee6c30f486255e71179f34d}{02199}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{02200}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{02201}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b137027490fd16bbc723586c2756bc}{02202}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR23\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5916c49b756e29dbfa308171376fe8ef}{02203}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR23\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b61d843ead0dd9d2d7f5fdce934726c}{02204}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR23\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02205}02205\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02206}02206\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfabfaaaf3453afad037f2b4ee959d}{02207}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{02208}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{02209}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7afd1d1f63c7a76bae06e5c5d86e96}{02210}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{02211}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{02212}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc778d2738c9f6b76c560c98c0995c6}{02213}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{02214}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{02215}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadaa259d663aebd65a50639e1907e5c}{02216}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{02217}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{02218}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c17eacb283557123595fb08107d9f5}{02219}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{02220}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{02221}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626a1b735d1a60ffd3490c307dce91e5}{02222}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{02223}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{02224}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5de035fe3b407ebd937d15b85bb8a6}{02225}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{02226}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{02227}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9dd65850bb89ff5205240324494035}{02228}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{02229}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{02230}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606f473204836b050515446b252877c5}{02231}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{02232}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{02233}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f6e0def3861e207f4affc4f9755d4}{02234}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{02235}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{02236}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b7316b4b5dde162c9acd4e1d1a441}{02237}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{02238}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{02239}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37276792859bdf50b5bc358b78d4fbbd}{02240}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{02241}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{02242}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28ccd43920facdbbb974c9e37c40961}{02243}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{02244}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{02245}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73603dbe0418523c2c83957265e7e65d}{02246}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{02247}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{02248}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295bced15121047e453c21f0b32c4de}{02249}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{02250}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{02251}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3550ed355b125e7e32503596d47d3b}{02252}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{02253}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{02254}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a375858bd09f73db412291d9672c5}{02255}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{02256}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{02257}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0e994273bfe6b3bdf630b68c673ce7}{02258}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{02259}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{02260}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf33aa36748aefb6e66d4c2094a94518}{02261}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{02262}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{02263}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87df3a3d69a14c70b19e1d69c00a7c6}{02264}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{02265}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{02266}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a016281fe0bb15bc0ca4ba9b11f97f}{02267}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{02268}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{02269}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34163f6b2b814470372c81f5591efc8a}{02270}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{02271}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{02272}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedc6a73eb5e640541c1b13a822a315a}{02273}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{02274}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{02275}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18da750dfc2776f12ef6725cb0d22007}{02276}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER23\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b271f65c26ea7d803f89cbf007057}{02277}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER23\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0d9fe21d5923032c4c8f49b15e5456}{02278}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER23\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02279}02279\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02280}02280\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67b1832b8c6ebd37c07d774bf7b79c8}{02281}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{02282}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{02283}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7adebcc32984cb835d47179d34206eb}{02284}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{02285}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{02286}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa65f5976eeb883b977b391e3fbb690}{02287}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{02288}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{02289}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56d3f9d10fd4c75bf4ba756e3778ea0}{02290}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{02291}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{02292}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58443521d982443a49db3fb2c273f5e4}{02293}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{02294}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{02295}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab011cd54f79dd8093ed093c53f9a69f5}{02296}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{02297}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{02298}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348bfafc8c5751e74b93c27f2ddce116}{02299}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{02300}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{02301}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fd7463743a65921d47e3e888e22fbf}{02302}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{02303}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{02304}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e264ce486fde316beef4d01b07377d}{02305}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{02306}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{02307}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74df770efeeac2a51b21229994b265e8}{02308}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{02309}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{02310}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38ede7f65d599654716b9c70119997}{02311}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{02312}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{02313}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b7515b407f5831dc120540379ab0ee}{02314}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{02315}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{02316}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe319cbf2bf25f1854993b7e9a88c02e}{02317}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{02318}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{02319}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c6b6143b3874744573c9ab8f30f65}{02320}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{02321}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{02322}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52a67e5e44c06a2e40c3d4c721b345}{02323}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{02324}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{02325}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d396fd4e0a34ebb0d44d2eb53daa753}{02326}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{02327}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{02328}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810ea68a9e4297e245dacdfe77855a}{02329}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{02330}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{02331}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c42d3340997c553862f81db64944af9}{02332}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{02333}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{02334}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cfa57b6c19a9a31eb05adfbb24399a}{02335}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{02336}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{02337}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8}{02338}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{02339}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{02340}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d5ef04e855f2eb705305eba6cf00b9}{02341}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{02342}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{02343}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad693094b03aec71eeca641ef0739d950}{02344}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{02345}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{02346}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d26bbce3e69e8c80b67e81db99cc2ff}{02347}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{02348}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{02349}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228eed7e42b5a449441d93eef467689}{02350}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR23\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2cb99d6839ee555c917dd7e34a9cb7}{02351}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR23\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2845a72f30844d1b0e32e1ba843cc7}{02352}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR23\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02353}02353\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02354}02354\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02355}02355\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02356}02356\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02357}02357\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02358}02358\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02359}02359\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{02360}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{02361}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{02362}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{02363}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0WS\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{02364}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1WS\ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{02365}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_2WS\ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{02366}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_3WS\ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{02367}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_4WS\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{02368}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_5WS\ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{02369}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_6WS\ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{02370}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_7WS\ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02371}02371\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02372}02372\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{02373}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{02374}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{02375}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2045375967b3774ee2a00f3f3de10ad}{02376}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{02377}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{02378}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168563c4043c04251fc1524f6780a18e}{02379}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{02380}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}{02381}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8676f7e028638743d0097921be11e5}{02382}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{02383}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{02384}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab97b6c3668fe60543b9d5a4f14e18f06}{02385}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{02386}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}{02387}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02388}02388\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02389}02389\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{02390}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{02391}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{02392}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{02393}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{02394}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{02395}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{02396}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{02397}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{02398}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{02399}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{02400}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{02401}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07140ebffc87a7d5c0e006e9753bc12}{02402}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{02403}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{02404}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa714dc154587b83701170e6795646f36}{02405}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{02406}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{02407}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{02408}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{02409}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_RDERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaee278396daaec501ff5a98bb68bd01}{02410}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fff488dcd0ba14694a05d8c061441e0}{02411}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{02412}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{02413}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02414}02414\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02415}02415\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{02416}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{02417}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{02418}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8aa46dd6b3ec7eac3981210966235e}{02419}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{02420}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_SER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{02421}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{02422}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{02423}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{02424}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{02425}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{02426}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{02427}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SNB\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{02428}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{02429}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{02430}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{02431}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}{02432}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{02433}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{02434}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{02435}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{02436}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{02437}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{02438}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{02439}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{02440}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{02441}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{02442}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{02443}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{02444}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{02445}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{02446}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{02447}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{02448}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{02449}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02450}02450\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02451}02451\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf12a3ac81fbc65a12d83ed398b6ef28}{02452}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{02453}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_OPTLOCK\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{02454}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_OPTLOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a4a90f9f76098cdca63d9931bc79d7}{02455}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{02456}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_OPTSTRT\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{02457}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_OPTSTRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02458}02458\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{02459}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_0\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{02460}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_1\ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b8edfc20be3140e72411130fd9c2c}{02461}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{02462}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTCR\_BOR\_LEV\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{02463}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135a90817c765ba7f80a463cd48b8dd2}{02464}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{02465}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_WDG\_SW\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}{02466}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_WDG\_SW\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df94d9b6c39215d53adeb12124ffe2a}{02467}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{02468}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_nRST\_STOP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{02469}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1240d379a33450a4a5fd676f13cd4db2}{02470}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{02471}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\_Msk\ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_nRST\_STDBY\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{02472}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{02473}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{02474}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}{02475}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_RDP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{02476}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{02477}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{02478}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{02479}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{02480}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{02481}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{02482}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{02483}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb898dd74f16687db438fac87e762e40}{02484}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{02485}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ FLASH\_OPTCR\_nWRP\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}{02486}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nWRP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{02487}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{02488}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{02489}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{02490}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{02491}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{02492}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{02493}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{02494}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_7\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00800000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}{02495}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_8\ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}{02496}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_9\ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}{02497}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_10\ \ \ \ \ \ \ \ \ \ \ \ 0x04000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}{02498}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_11\ \ \ \ \ \ \ \ \ \ \ \ 0x08000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02499}02499\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02500}02500\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_OPTCR1\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{02501}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{02502}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}{02503}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR1\_nWRP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{02504}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{02505}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{02506}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{02507}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{02508}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{02509}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{02510}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{02511}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{02512}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{02513}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{02514}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_10\ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{02515}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_11\ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02516}02516\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af97243ceb7ddfa34b7c3882c41b306}{02517}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\_Pos\ \ \ \ FLASH\_SR\_OPERR\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0272b01aaf5f6f7d69cd5906f3d755}{02518}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\_Msk\ \ \ \ FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}{02519}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\ \ \ \ \ \ \ \ FLASH\_SR\_OPERR}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35bb342e6db09c1515b40635275212b}{02520}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{02521}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\_Msk\ \ \ \ (0x10008FUL\ <<\ FLASH\_ACR\_BYTE0\_ADDRESS\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}{02522}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\ \ \ \ \ \ \ \ FLASH\_ACR\_BYTE0\_ADDRESS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c66a942588ae72bc8f5d54bea5e3bf2}{02523}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{02524}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\_Msk\ \ \ \ (0x40023C03UL\ <<\ FLASH\_ACR\_BYTE2\_ADDRESS\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}{02525}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\ \ \ \ \ \ \ \ FLASH\_ACR\_BYTE2\_ADDRESS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02526}02526\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02527}02527\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02528}02528\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02529}02529\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ I/O\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02530}02530\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02531}02531\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02532}02532\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{02533}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{02534}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{02535}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{02536}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{02537}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{02538}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{02539}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{02540}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{02541}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{02542}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{02543}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{02544}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{02545}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{02546}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{02547}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{02548}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{02549}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{02550}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{02551}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{02552}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{02553}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{02554}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{02555}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{02556}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{02557}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{02558}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{02559}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{02560}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{02561}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{02562}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{02563}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{02564}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{02565}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{02566}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{02567}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{02568}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{02569}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{02570}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{02571}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{02572}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{02573}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{02574}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{02575}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{02576}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{02577}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{02578}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{02579}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{02580}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{02581}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{02582}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{02583}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{02584}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{02585}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{02586}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{02587}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{02588}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{02589}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{02590}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{02591}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{02592}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{02593}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{02594}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{02595}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{02596}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{02597}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{02598}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{02599}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{02600}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{02601}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{02602}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{02603}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{02604}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{02605}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{02606}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{02607}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{02608}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Pos\ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{02609}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{02610}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{02611}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{02612}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02613}02613\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02614}02614\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{02615}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{02616}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad45500839e6f801c64ee9474e4da33}{02617}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{02618}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{02619}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{02620}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{02621}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d7c80c5afbf9bf5aada55d91d59ecb}{02622}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{02623}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{02624}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{02625}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{02626}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90970df916fe323664322ecbe516993d}{02627}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{02628}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{02629}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{02630}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{02631}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9062e2f2d10271c05e5f963be522db96}{02632}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{02633}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{02634}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{02635}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{02636}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11faa17747d422f5d88ced879e09bb6}{02637}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{02638}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{02639}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{02640}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{02641}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40ba8ed0964516f512bb55a7783425}{02642}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{02643}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{02644}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{02645}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{02646}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b263a1b49cc5db86e5e6fe5d0d59c}{02647}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{02648}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{02649}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{02650}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{02651}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff70c209574ca7023aa0a853a341e2b}{02652}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{02653}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{02654}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{02655}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{02656}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7027e90da284883872b827f78fbc26}{02657}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{02658}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{02659}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{02660}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{02661}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81e4a6121d0fe0ee5bc3fbe0f245572}{02662}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{02663}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{02664}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{02665}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{02666}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10461308203bd8e510c3205e6a499c20}{02667}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{02668}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{02669}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{02670}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{02671}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d968b108aa28b20cd40a7746004d2c}{02672}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{02673}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{02674}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{02675}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{02676}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09cecc889ead7bc7a079d4889da0578}{02677}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{02678}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{02679}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{02680}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{02681}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38e8e70d58b97d462d45e6e116115be}{02682}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{02683}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{02684}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{02685}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{02686}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e67512a90147ccad6991e5b16821811}{02687}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{02688}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{02689}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{02690}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{02691}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8027405e42e74b5065861c067e0b9f77}{02692}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{02693}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{02694}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02695}02695\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02696}02696\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{02697}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{02698}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aebd85688999595239036bd63eac4a3}{02699}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{02700}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{02701}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2e6db60417e319c9a8de701ab4d93d}{02702}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{02703}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{02704}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478c1782217eec4b8d09fcc930a55c1}{02705}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{02706}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{02707}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbd557435c2173e390b534cc6a893b}{02708}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{02709}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{02710}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{02711}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{02712}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{02713}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa602db904a1c4ac0bfe2f57e044f03}{02714}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{02715}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{02716}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872f2008be45e90a2663c31f5e3858ee}{02717}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{02718}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{02719}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac22a8999bf349459af4bd58fe319d03}{02720}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{02721}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{02722}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{02723}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{02724}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{02725}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53d4f666ee3410123ab941ee29fc886}{02726}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{02727}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{02728}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{02729}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{02730}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{02731}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d842d0b79b54cd990a819197a0ecc6f}{02732}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{02733}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{02734}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab821f1edc7c879a34e51d85be89927}{02735}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{02736}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{02737}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{02738}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{02739}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{02740}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323319e1db0678046b6f77c45bfee8b}{02741}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{02742}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{02743}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{02744}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02745}02745\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02746}02746\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{02747}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{02748}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{02749}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{02750}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{02751}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{02752}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{02753}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{02754}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{02755}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{02756}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{02757}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{02758}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{02759}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{02760}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{02761}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{02762}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02763}02763\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02764}02764\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{02765}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{02766}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d567c6d24df0adb6402498fd5eb582}{02767}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{02768}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{02769}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{02770}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{02771}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8996628496af3a04fb060e7be6b4af6}{02772}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{02773}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{02774}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{02775}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{02776}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3e1150ff05598e93fdee8dd68936e}{02777}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{02778}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{02779}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{02780}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{02781}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a77f985b46c258894f35dd089b0d20}{02782}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{02783}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{02784}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{02785}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{02786}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7462b3a8eac83a6190a9d4ed94733}{02787}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{02788}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{02789}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{02790}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{02791}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a76e505a04bac8df5b801bc759d9cf}{02792}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{02793}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{02794}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{02795}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{02796}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220c76017b851a0861252cdc19e5ad8e}{02797}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{02798}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{02799}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{02800}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{02801}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada868726c50880ee3f5e3cf35bf7be07}{02802}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{02803}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{02804}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{02805}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{02806}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fc91b25c5e9b44cb2c5281e430b530}{02807}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{02808}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{02809}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{02810}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{02811}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18d29dd7797e82889241af2394d9bac}{02812}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{02813}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{02814}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{02815}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{02816}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{02817}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{02818}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{02819}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{02820}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{02821}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fee4a9fee0076207522f7b05d3e7b}{02822}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{02823}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{02824}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{02825}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{02826}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c0b6ceee5147b85871df78f1b7ae38}{02827}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{02828}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{02829}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{02830}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{02831}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec7c4b2c0464c31b94d819b458294bc}{02832}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{02833}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{02834}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{02835}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{02836}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27efa359dedf4559a0cae3b4ccbb866}{02837}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{02838}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{02839}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{02840}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{02841}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62066038e31f29b2d96a9c9756b47007}{02842}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{02843}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{02844}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02845}02845\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02846}02846\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{02847}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{02848}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{02849}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{02850}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{02851}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{02852}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{02853}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{02854}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{02855}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{02856}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{02857}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{02858}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{02859}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{02860}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{02861}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{02862}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{02863}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{02864}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{02865}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{02866}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{02867}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{02868}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{02869}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{02870}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{02871}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{02872}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{02873}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{02874}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{02875}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{02876}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{02877}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{02878}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{02879}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{02880}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{02881}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{02882}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{02883}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{02884}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{02885}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{02886}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{02887}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{02888}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{02889}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{02890}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{02891}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{02892}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{02893}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{02894}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02895}02895\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02896}02896\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{02897}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{02898}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757af1d9f0ba5f4ed76320b6932e3741}{02899}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{02900}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{02901}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{02902}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{02903}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{02904}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{02905}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{02906}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{02907}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{02908}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{02909}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{02910}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{02911}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{02912}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{02913}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{02914}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{02915}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{02916}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{02917}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{02918}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02aa5885737e111d98770d67b858d8e}{02919}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{02920}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{02921}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{02922}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{02923}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54b8696e32251e874a821819d7c94d}{02924}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{02925}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{02926}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{02927}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{02928}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52d8b944af9bb59f52c2fd46559abdb}{02929}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{02930}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{02931}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{02932}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{02933}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18557333a95ca1a26bcd1d7f9fe207be}{02934}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{02935}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{02936}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{02937}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{02938}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e71b61abf42a76033e458460793f940}{02939}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{02940}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{02941}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{02942}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{02943}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{02944}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{02945}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{02946}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{02947}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{02948}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{02949}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{02950}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{02951}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{02952}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{02953}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85596aa60b034d0de6ecb98f94a8d036}{02954}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{02955}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{02956}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{02957}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{02958}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834911368392a16ff6b7e051a7e7ae9c}{02959}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{02960}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{02961}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{02962}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{02963}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746478979825dcad6323b002906581b9}{02964}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{02965}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{02966}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{02967}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{02968}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398c010d45105e8e37b1995430a52a94}{02969}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{02970}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{02971}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{02972}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{02973}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{02974}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{02975}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{02976}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02977}02977\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02978}02978\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{02979}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{02980}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{02981}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{02982}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{02983}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{02984}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{02985}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{02986}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{02987}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{02988}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{02989}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{02990}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{02991}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{02992}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{02993}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{02994}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{02995}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{02996}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{02997}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{02998}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l02999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{02999}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{03000}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{03001}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{03002}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{03003}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{03004}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{03005}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{03006}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{03007}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{03008}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{03009}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{03010}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{03011}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{03012}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{03013}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{03014}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{03015}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{03016}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{03017}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{03018}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{03019}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{03020}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{03021}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{03022}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{03023}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{03024}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{03025}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{03026}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03027}03027\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03028}03028\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{03029}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{03030}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64aa379a4bcfe84ae33383d689373096}{03031}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{03032}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{03033}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e44bbc1d39579b027765f259dc897ea}{03034}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{03035}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{03036}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{03037}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{03038}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{03039}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c3adefa4cafaf0455139b4e80b70eb}{03040}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{03041}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{03042}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7454dab87916ca6076b287a21c2e4cd7}{03043}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{03044}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{03045}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbfa2ff564030d912ce8f327850a3bf}{03046}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{03047}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{03048}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{03049}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{03050}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{03051}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ce75fcb48ac0db30f99ba312e8538a}{03052}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{03053}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{03054}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa193633720d142ceca6c6b27c4e87f02}{03055}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{03056}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{03057}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888325b6581f9ae181f3e4fe904b0c44}{03058}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{03059}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{03060}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{03061}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{03062}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{03063}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5e087b267f95733cc4328522b7890d}{03064}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{03065}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{03066}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33564d1679db8201389f806595d000d9}{03067}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{03068}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{03069}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e0ce0fca46443e3cbaf887a3a35713}{03070}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{03071}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{03072}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716fc8a3853431b69697ea5ee0aa8d2}{03073}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{03074}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{03075}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c80e97c41b8143cf299c078459ea4}{03076}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03077}03077\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03078}03078\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{03079}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{03080}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{03081}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{03082}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{03083}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{03084}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{03085}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{03086}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{03087}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{03088}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{03089}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{03090}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{03091}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{03092}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{03093}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{03094}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03095}03095\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03096}03096\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{03097}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{03098}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7937b0a505e771361804a211c7656f}{03099}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{03100}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{03101}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104dff849ee2c6a0b58777a336912583}{03102}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{03103}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{03104}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3ff4b6fa52aac52991053b26d8dd80}{03105}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{03106}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{03107}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5790d50582befba7f91037df94b159}{03108}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{03109}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{03110}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{03111}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{03112}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{03113}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046ad484b858f3c49eb0449f45e3af5}{03114}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{03115}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{03116}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{03117}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{03118}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{03119}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7559603648f95b76d128f0a637675c}{03120}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{03121}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{03122}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a61ea7de95ccdcb674e8b972969a1f}{03123}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{03124}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{03125}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfdb1e3526890736b0c1238adda99c}{03126}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{03127}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{03128}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6ba137db2753434a1253e111ff6a2}{03129}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{03130}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{03131}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e487eb914e276c92534eab7b1efdc}{03132}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{03133}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{03134}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42a77f0ced79d51a5952d929a7e0528}{03135}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{03136}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{03137}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582584ba2995b3b9993728b02a98f2c1}{03138}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{03139}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{03140}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2ec83ded91512630244d2d1e1c300b}{03141}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{03142}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{03143}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{03144}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03145}03145\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{03146}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{03147}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{03148}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{03149}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{03150}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{03151}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{03152}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{03153}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{03154}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{03155}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{03156}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{03157}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{03158}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{03159}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{03160}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{03161}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03162}03162\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03163}03163\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{03164}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{03165}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{03166}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{03167}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{03168}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{03169}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{03170}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{03171}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{03172}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{03173}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{03174}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{03175}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{03176}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{03177}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{03178}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{03179}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{03180}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{03181}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{03182}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{03183}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{03184}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{03185}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{03186}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{03187}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{03188}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{03189}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{03190}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{03191}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{03192}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{03193}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{03194}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{03195}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{03196}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{03197}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{03198}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{03199}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{03200}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{03201}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{03202}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{03203}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{03204}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{03205}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{03206}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{03207}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{03208}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{03209}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{03210}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{03211}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{03212}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{03213}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{03214}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{03215}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{03216}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{03217}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{03218}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{03219}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{03220}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{03221}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{03222}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{03223}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{03224}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{03225}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{03226}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{03227}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{03228}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{03229}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{03230}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{03231}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{03232}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{03233}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{03234}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{03235}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{03236}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{03237}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{03238}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{03239}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{03240}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{03241}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{03242}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{03243}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{03244}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{03245}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{03246}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{03247}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{03248}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{03249}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{03250}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{03251}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{03252}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{03253}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{03254}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{03255}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{03256}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{03257}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{03258}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{03259}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03260}03260\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03261}03261\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{03262}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{03263}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{03264}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{03265}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{03266}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{03267}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{03268}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{03269}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{03270}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{03271}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{03272}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{03273}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{03274}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{03275}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{03276}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{03277}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{03278}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{03279}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{03280}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{03281}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{03282}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{03283}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{03284}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{03285}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{03286}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{03287}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{03288}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{03289}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{03290}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{03291}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{03292}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{03293}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{03294}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{03295}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{03296}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{03297}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483e475a913145601000fc57ef63afcd}{03298}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{03299}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{03300}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb13164bb973d1a4591ca626903e66b7}{03301}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{03302}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{03303}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac814288cc968b01d3e7ee1b6d340a8dd}{03304}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{03305}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{03306}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{03307}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{03308}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{03309}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b24f01f67db366ff6adf86f5f940669}{03310}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{03311}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{03312}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{03313}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{03314}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{03315}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{03316}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{03317}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{03318}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45a746e5bb2a1c132093a2844d22683}{03319}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{03320}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{03321}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae3878f9088d349453430a79e26810}{03322}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{03323}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{03324}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c89c18c00e1747d1392245f4fdeb19}{03325}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{03326}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{03327}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a92027f04f25fd1b7ec7ad660052b42}{03328}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{03329}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{03330}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{03331}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{03332}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{03333}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{03334}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{03335}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{03336}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e2ac4dac68a55a7c574736a2964312}{03337}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{03338}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{03339}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13b2c8e758203e32008267734f961f}{03340}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{03341}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03342}03342\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{03343}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{03344}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{03345}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{03346}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{03347}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{03348}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{03349}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{03350}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{03351}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{03352}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{03353}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{03354}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{03355}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{03356}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{03357}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{03358}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{03359}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{03360}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{03361}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{03362}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{03363}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{03364}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{03365}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{03366}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{03367}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{03368}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{03369}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{03370}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{03371}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{03372}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{03373}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{03374}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{03375}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{03376}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{03377}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{03378}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{03379}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{03380}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{03381}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{03382}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{03383}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{03384}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{03385}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{03386}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{03387}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{03388}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{03389}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{03390}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{03391}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{03392}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{03393}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03394}03394\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{03395}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{03396}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec251e186471ae09aeb3cb0aa788594}{03397}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{03398}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{03399}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{03400}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{03401}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{03402}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{03403}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd174222a013c9a0e222fdd0888de2}{03404}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{03405}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{03406}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{03407}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{03408}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{03409}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{03410}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{03411}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{03412}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{03413}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{03414}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{03415}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{03416}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{03417}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb36c07eac3809b6a5baaee74ee426}{03418}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{03419}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{03420}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{03421}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{03422}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{03423}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{03424}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{03425}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{03426}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{03427}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{03428}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{03429}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{03430}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{03431}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{03432}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{03433}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{03434}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{03435}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{03436}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{03437}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{03438}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c83ab521d1bf15e71b20309d71503}{03439}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{03440}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{03441}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{03442}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{03443}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{03444}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{03445}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0128026ab2c8ed18da456aaf82827e11}{03446}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{03447}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{03448}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{03449}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{03450}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03451}03451\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03452}03452\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4af89daf61c25562733d281e9acde3d}{03453}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f152d808e8aa43362b108b1160c128}{03454}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd77c2da1b416d80c239a024c8e4ef61}{03455}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693446d17258b95fafb2685a5fe868ab}{03456}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17d2fbadcaab82ce79836839278642c}{03457}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122cbed720d27776f0cfa6dab1fbc84c}{03458}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2f94b9a8f50f296dd0a20b110b2e93}{03459}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee437f14787a7bc240b13469f8d02}{03460}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9d92f139b6f523c8ece0582caa9205}{03461}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385ae9713490b8a47c63fb3f1d92eecf}{03462}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda8ce333741832561e1e3e76abcee7a}{03463}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae4ecfdc6739da7658d5618f949b4f0}{03464}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6105e47f03d5c714f52753c721848e2}{03465}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d392ca99cf444404f329d5419febb1d}{03466}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08baef06281ebf48156f43cd6727bd7f}{03467}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee969704e28b7b0159838a8aec5f1e65}{03468}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95865001c230cb9d6794a1a8faa53464}{03469}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8669f979e8cde27c80e8b33fb5cc4f96}{03470}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3}{03471}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14278231a30cffd346762047a69f4cc2}{03472}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac862d4f115fd881871356418943a4446}{03473}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138d6628f63ceff1b9340fe143e4309}{03474}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa691f7acdc66a2d79e128264a7bd1a63}{03475}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2c314441cd3d4841bdb1e3d5de9db5}{03476}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab260848c23e7b1ea2777f0e4a40fc1}{03477}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481f4065077c16365632e6a647cdcb4e}{03478}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe45d3ec4c0a71d968112e7a65b5510d}{03479}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6372195804d3e61723030fb0d9a2268f}{03480}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf383c494976eda7fad4006b937a6f359}{03481}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dfdf9aa650eb4d3c06c6f7a4e79e44}{03482}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87a55d05f6d16cbfbce6e04a2c6888e}{03483}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94adf1532fc4188a926ba7d366cc13e}{03484}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5289d6b05cf1ed7959b89dfb4e64a0}{03485}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8dff68b61d57bf6cbe6f22d76c5629}{03486}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05b72714d2577958fa5c2b5e871d223}{03487}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a41237468859702de7ea91dad62ed8}{03488}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292b5b0e56572245d5c5d72fcdada9fa}{03489}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5348d823ed82075ed48b74a36c9db2}{03490}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28527531ac7958b1de74f0883a53334}{03491}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adb4a490f9b5c323dba6e591f4131f6}{03492}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03493}03493\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03494}03494\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{03495}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{03496}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed3881740613378329271150088f1b2}{03497}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{03498}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{03499}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{03500}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{03501}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{03502}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{03503}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff5a20b7c9f10be43364ff422bb40ef}{03504}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{03505}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{03506}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{03507}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{03508}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{03509}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{03510}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{03511}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{03512}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{03513}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{03514}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{03515}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{03516}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{03517}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{03518}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{03519}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{03520}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{03521}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{03522}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{03523}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{03524}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c12c0939e7fcc354e37d55b74afb351}{03525}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{03526}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{03527}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{03528}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{03529}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{03530}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{03531}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e9a3a49cdad6cd65d377fb675185da}{03532}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{03533}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{03534}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{03535}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{03536}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{03537}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{03538}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d930c6c5ffa92e461a0190be4bff78}{03539}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{03540}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{03541}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{03542}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{03543}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{03544}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{03545}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46417b0da710ef512ac4ceb95b3ab44a}{03546}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{03547}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{03548}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{03549}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{03550}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03551}03551\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03552}03552\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5bb516e3b29af807cf4772787dfd0d}{03553}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696d2e7fbb6ae2b172f64f9edd5af9b0}{03554}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e5f36c2bf8a8977d72621d93876b0b}{03555}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d8eb06b294389ac37efc69291182ec}{03556}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177428d840116200ec8e3645cfffbc7}{03557}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ca2458aef597ebfcd1eb6b83035acd}{03558}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5050213115941df4d89f1803ff3dce18}{03559}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413c97129e63fb91bdf0ac8220d9db00}{03560}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b89ccc6c477c0cd8ff857285df07d84}{03561}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ead68cbb1f4aadad0789e8d2bd32e4}{03562}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc39c907cd02befde4b7681b2fa070b}{03563}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc474910f7c3867c687e3d642dc7f86}{03564}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6284f87ff50100a6c3e2cb496be1388a}{03565}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa444f8755f374e202cb437a9f202f635}{03566}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b23ce670e6b5a0e87f28d1baa673a2}{03567}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7043cbf3ca044ba36d59a8844c50552b}{03568}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0bca51b2c5a8635202590ed61842ab}{03569}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0ca814ed3617d6f520ded8bc05cf3e}{03570}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e22f1d39a67e130c29ba1d30d8b0740}{03571}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d6db61365e1172a8e5d895cbc16f59}{03572}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae24d162b9e5a99064a81ba6a8d01d8}{03573}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee18ebc3ee54fcf4b049c722aaabd664}{03574}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd4ef3f6843069e21c3474025f9ad452}{03575}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d973c410f46a567dd05719fc60e8b9}{03576}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef19c9e546b1d7130244a824a129a86d}{03577}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b1d2c7b5ed5804798660a3e86214c4}{03578}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaccf0f28c6792dcea352d16295a3370e}{03579}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8de41b0dd5fdb53556acbd27eaffef}{03580}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3ee9f02ed784d1f9eafd306c7770b}{03581}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca724f908dbf5ae10fe4721c4bb9a63}{03582}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c388b4718d2257b4af362bec67a74a}{03583}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bfcdbe201c0d10d6c604a7a77ef2c0}{03584}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c262cd0c09affb4b7a8d7fe40cb8737}{03585}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c5f9c67bf086d5d2adf5e894476103}{03586}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f0639cf752be23c3d72c7218a1e179}{03587}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770397420d63cb6e8317ae401e6b2977}{03588}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5323b47a92dc55d60b67a8d36049b07}{03589}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga133a9bf6920bdf13fbeda9e02c88bab4}{03590}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20fc99964f4f634664e4498869d1ec4}{03591}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6c924c6c54448656df6acfa66b9aae}{03592}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03593}03593\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03594}03594\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03595}03595\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03596}03596\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03597}03597\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03598}03598\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03599}03599\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03600}03600\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{03601}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{03602}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{03603}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26dbc9f9c06eb552db052b0603430c0}{03604}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{03605}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{03606}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03323d716d67da6242e4da7431cd1ea}{03607}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{03608}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBTYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{03609}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBTYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183847901bff6ed293ac42cedcd0a00f}{03610}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{03611}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENARP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{03612}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENARP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6320b277f4eb5ad80869cf46509ab63}{03613}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{03614}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENPEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{03615}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENPEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffd903ba1ddb087e7166a83b30d145}{03616}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{03617}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENGC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{03618}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENGC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{03619}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{03620}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{03621}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26478428c37301f88c8fe5a27ab7cff0}{03622}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{03623}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{03624}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acc4153373e71ad85766145727d751f}{03625}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{03626}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{03627}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d488ef9214c8e156aa5789193b1af2}{03628}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{03629}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{03630}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ebf2be75a57d79c3963cbb73299e5}{03631}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{03632}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_POS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{03633}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_POS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27ac08c854b421c8bbef0f91cb02e77}{03634}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{03635}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{03636}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbad0729b1263ee12efe299c460c7a9}{03637}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{03638}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{03639}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{03640}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{03641}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{03642}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03643}03643\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03644}03644\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{03645}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{03646}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{03647}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{03648}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{03649}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{03650}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{03651}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{03652}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{03653}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03654}03654\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d664ebaabc46a45c4453e17e5132056}{03655}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{03656}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITERREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{03657}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITERREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b73580546ba348cd434416f7729d65}{03658}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{03659}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITEVTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{03660}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITEVTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf0976d8a817ec970a78137e6bac452}{03661}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{03662}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITBUFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{03663}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITBUFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b0d5b0217bd628743324b8393bc74a}{03664}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{03665}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{03666}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c908f15a0b4c9e603d17b066fc85b7b}{03667}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{03668}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_LAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{03669}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_LAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03670}03670\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03671}03671\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{03672}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_7\ \ \ \ \ \ \ \ \ \ \ 0x000000FEU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{03673}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_9\ \ \ \ \ \ \ \ \ \ \ 0x00000300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03674}03674\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5025971b93434d9d6c1b47ba93cc4249}{03675}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{03676}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{03677}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aaf5c99387556eb05205972a9fd765}{03678}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{03679}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{03680}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1601f93351d29fd314910972bd4a997}{03681}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{03682}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{03683}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1306ea26d1fde330540af98f2ebaf}{03684}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{03685}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{03686}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ebb7dae5c13a499109a9f0089387b2}{03687}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{03688}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{03689}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863a732cfab0b27034149a5d95c1c978}{03690}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{03691}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{03692}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef10580199e2315af15107d03374b6}{03693}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{03694}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{03695}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff51a9d14ec34d35f911c1c4d474db02}{03696}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{03697}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{03698}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f7918fdb3af6d0c8ade393fb8c8357}{03699}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{03700}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{03701}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9208eb446047890ea90e2f87f57a8e0}{03702}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{03703}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{03704}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03705}03705\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9d87efeab027259266521e849cd0f6}{03706}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{03707}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADDMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{03708}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADDMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03709}03709\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03710}03710\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1b7689ba1197bb496f7b0042e59ac9}{03711}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{03712}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_ENDUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{03713}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_ENDUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809d88f42d6572f85dd75ab2bb92b243}{03714}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{03715}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_ADD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{03716}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_ADD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03717}03717\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03718}03718\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ I2C\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8168b87f1d876a0cdbafff9f3dd922f5}{03719}}\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{03720}}\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{03721}}\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03722}03722\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03723}03723\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{03724}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{03725}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_SB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{03726}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4662fc1d4534a406d3e4e417dcaa29c1}{03727}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{03728}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{03729}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c662220a2fc8d437b929ac360b7b6d3}{03730}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{03731}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_BTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{03732}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_BTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e3e98939884a675f561bd0133c73f7}{03733}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{03734}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{03735}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508dc538aee33bf854cfbe3b7f4a7ba9}{03736}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{03737}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{03738}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380b3695a5b03ae70e411ba048a04e49}{03739}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{03740}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{03741}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdceff8db6df40c017f96a5e606ea884}{03742}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{03743}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{03744}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c615024c02d5ea5bcb3717ff6863d}{03745}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{03746}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{03747}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab03fd640b6661848addb3cd9d38519}{03748}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{03749}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{03750}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a33028b96b10708bd881b21c17dae}{03751}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{03752}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_AF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{03753}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_AF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{03754}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{03755}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{03756}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1e78360bc478a00ca5c8176dcd0b22}{03757}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{03758}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{03759}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{03760}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{03761}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{03762}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c047e24fefb89f3928b37b7695aa55}{03763}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{03764}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_SMBALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{03765}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\ \ \ \ \ \ \ \ \ \ I2C\_SR1\_SMBALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03766}03766\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03767}03767\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5253dbcd3c7d67d0fad31d938f4b5b}{03768}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{03769}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_MSL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{03770}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_MSL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b4a60a8e919cfe14e222976859b1cd}{03771}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{03772}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{03773}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{03774}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{03775}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_TRA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{03776}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_TRA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e3032167b56ec310c7b81945dc76a4}{03777}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{03778}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_GENCALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{03779}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_GENCALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4be26fe6702a976b50628c3df1b352c}{03780}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{03781}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_SR2\_SMBDEFAULT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{03782}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\ \ \ \ \ \ \ \ I2C\_SR2\_SMBDEFAULT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3da82932b239f193ac2f57f87c3b1f0}{03783}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{03784}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_SMBHOST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{03785}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_SMBHOST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546ae463133d2c719996689e24e61e1f}{03786}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{03787}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_DUALF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{03788}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_DUALF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332f5e12ed830e7d99b241549220a3c0}{03789}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{03790}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_SR2\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{03791}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03792}03792\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03793}03793\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f5b1edffdedba90f8bbb141eedb8a}{03794}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{03795}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ I2C\_CCR\_CCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{03796}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_CCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152abc0c5a01abf887e702cbc9fe4f49}{03797}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{03798}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CCR\_DUTY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{03799}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_DUTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017a81aea2e87d24a49e078079d72313}{03800}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{03801}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{03802}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_FS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03803}03803\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03804}03804\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TRISE\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb08ecb9599f81e5112a25142cb0e98f}{03805}}\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{03806}}\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ I2C\_TRISE\_TRISE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{03807}}\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\ \ \ \ \ \ \ \ \ \ \ I2C\_TRISE\_TRISE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03808}03808\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03809}03809\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_FLTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f232b912e2dfd2dfd65b240bd15e05}{03810}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2366c5012d3662571a9577145d9a3b84}{03811}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_FLTR\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}{03812}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_FLTR\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25fc6738e615457838a1e528b0e48e6}{03813}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_ANOFF\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214eda503ba769772d183ee34da4ed8d}{03814}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_ANOFF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_FLTR\_ANOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}{03815}}\ \textcolor{preprocessor}{\#define\ I2C\_FLTR\_ANOFF\ \ \ \ \ \ \ \ \ \ \ \ I2C\_FLTR\_ANOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03816}03816\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03817}03817\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03818}03818\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03819}03819\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ Fast\ Mode\ Plus\ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03820}03820\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03821}03821\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03822}03822\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1123841585f13e69242bbf17b172ea}{03823}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7034a167e4c16f88521f577b3c9d2262}{03824}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e038a939ff4314c2555e4dd28e9fe04}{03825}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06270ab7c2a258c23b889baf9ade56e1}{03826}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b4cefc20bdaae999a6f65710b5061c}{03827}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f8b11cc30ef6fe3a949b8bb54e5bc5}{03828}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658f09b700e36522ceb129cbeff3c81}{03829}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de82365c6e346f2d07b8dd781d9de51}{03830}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304d426497fd2a9bde5a58137ced45}{03831}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad8ba2f97374643659a40442c2ba63a}{03832}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553ca385bfd3683b9a859fa626a98b84}{03833}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ac0b169ece4d11a121f0585b011d90}{03834}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0a520b22380a44a84c091fda5099f2}{03835}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818f71fdddb0f73973242b0d92c235a5}{03836}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b9649f94b686fb9ca61ef9b59b1823}{03837}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae854d101e7088f3096ad067cafb3e3f5}{03838}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7362ac2c4a55c6f936738b38ddb33350}{03839}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063c7be10fc38bb5136c8da9336d0b00}{03840}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad568e22dc642957974026ffe44f60}{03841}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16db977c39041705809f545b6b60387}{03842}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093815cadbb677d384220dbd7d77a94b}{03843}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc15ab642053a7e610e785687a066238}{03844}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d048a9fafd66dfb1a05d7348b33190}{03845}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37875df6a78049fa3dc089491ca0fa14}{03846}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da60f7d22c6d5d176540156a7d555e3}{03847}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5abeb321ff2829ddd16a1a3cbf1bb9}{03848}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FMPI2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b854bc9b4d773e68ba767cd21d2fc2b}{03849}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839e673da8668209a0d4aee8a7622be4}{03850}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39835b12e5585efe92db0e49e3695b52}{03851}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b0aecccef35e0139c1995c75fcb4d}{03852}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b059f8544c753e383c724db8af2145}{03853}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238b7610adfee9f77ce4df202c856970}{03854}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab782ca617fe34d2e9256870b7ef0be2d}{03855}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe67c8f66b1a24a42eb232be0828c01e}{03856}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfeccec67d683d68a8d5d22e6ae96622}{03857}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcefa3666a5b92075f8a51ebeebc05dc}{03858}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b079faed985e821a1518f4be8bf3f6}{03859}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad26a68f5acb537815a1541c06444dee3}{03860}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd787f252ea560fbf8b298c78d40814}{03861}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0b9b31e93b923adedd66ffa081ae3f}{03862}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c618d18ec7fb396bcf6660388445e}{03863}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4324218a7898147d893a707bc7d4f2}{03864}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c2094ef1068167d7c8236e280e1bc7}{03865}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42603cf69c20ee9db6d1a09770252a0c}{03866}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90575734ec19b8c795aa50d0aae759b8}{03867}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f830faf0fd3ada18032b5ca1a670f66}{03868}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae21e7dc37d972c786a4eb3017cb64f7}{03869}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03923dd75fb64e0dc414b6ef699826d3}{03870}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651ca17d022ee5ec452e68de8be6a5b}{03871}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9d1a6898740603d715b4a5bf6d0993}{03872}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga676b9e5aeab15710df855adaaa2cba70}{03873}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9c92e6df5c7f99b47318be133b6ae}{03874}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf21ba47972acb317b46b163a82827e5}{03875}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ae38e1d14b467c5776bf97453e0f03}{03876}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a70c097cd6e4f37309964ee8c2ddaf0}{03877}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf367426c21460c53e1d7687068b2bb}{03878}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c93fc40dec2b4cae8e8e2d0b617646}{03879}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03880}03880\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03881}03881\ \textcolor{comment}{/*\ Legacy\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8156074c288778965137539794a1e0e5}{03882}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DFN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_DNF\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3670a30a784b3c4c231c7cb31bd8de95}{03883}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DFN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_DNF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a856f7d491b52229ca70020114dc2c}{03884}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR1\_DFN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR1\_DNF}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03885}03885\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd826cce94e8f9b6ea77bef4f4a0d71}{03886}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e723cc4a6067a4969905959538569}{03887}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ FMPI2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94eb64c93bc79221567d0f77fa8cc01}{03888}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa760f4415782d9a1a2745fae2d8d1}{03889}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3162b07f9cba06758f57a4e54feaec2}{03890}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12d1f30a135f257fed9a56c4470a1c}{03891}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8ce8878b3a872a3fdb701f368810d}{03892}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a73ebd903668ee4bfcbbaf2fe9007ab}{03893}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf86d37942129f6c86746fb9a3e1b06a6}{03894}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaeb047f71b6656eb6f096308bd03163}{03895}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083d0f9a89b3346c610d406887b0a151}{03896}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826a51b6e451d8a35ebc4af9bdecdc1}{03897}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a0ae0ffe849340c2b34dfdff2539f6}{03898}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ecb2ee073510fcf15d1ad9b534f95}{03899}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f919b3ce50f0ed216c83424cd3f996}{03900}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dd04ba86b25b43ff374799ad67782d}{03901}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a5bfb284cfd317e87efacc7b97261}{03902}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc90c5fd133449e804c282ab7cf71c2}{03903}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44231b76b7de0560b132b650fd2012c}{03904}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089de3c665503438c98b4bee36761d9a}{03905}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2595395db2d8cff85b42c4f268c35c2}{03906}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13c46dcb8fd447cba923764f7a17d569}{03907}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c04a055be798151342414dc1d1c331}{03908}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6814ae88b0db22c2b6f18b17242dbb9e}{03909}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf18c8ff068da15d80f224270556616f}{03910}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f7fa170c1c467542796043c6a93a9}{03911}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8d5e3dc995c702801e56b92f8ddad8}{03912}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9270b8d1f14001fc5955f5cbb6b4bab4}{03913}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b5f23e1975a61ce48d3d9071715555}{03914}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4333cfef358d8fe8bcd46b5c0edf61b2}{03915}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7dc54e9299cd0b4d01f9304a307f21b}{03916}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb83a8bd3a48dc973876bb3f3f5f386}{03917}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ab070103747df529b237c2747917c7}{03918}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03919}03919\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03920}03920\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dbdd13abce119ff7e01f7a65357b201}{03921}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012d15c137c7da8171234b36df56dd5c}{03922}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ FMPI2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1272f4b9ea9d875d932a42085b2316e7}{03923}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b83f990e157dc47507e4f85b9c40dd}{03924}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1160914e7fc8a47491f6631fc8183e}{03925}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3682a4849f36a491bc562fbe77446b74}{03926}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d9fd54e3e39190732731e1091707b}{03927}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c38efa540be3fc2f48ee993b0d4dba}{03928}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfe33057fad6c7f46935ce4d75e16b1}{03929}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03930}03930\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03931}03931\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34220ae72a06b07b40ff2f5a0869dcb9}{03932}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e}{03933}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FMPI2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58beb12b2da966598dc1e56e4c5b79ac}{03934}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ffc7ff1072bb424502849e4e833e82}{03935}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa331cfaa1a3e92f4a33c3037f3684010}{03936}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FMPI2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a49f2eed820cf71cccbf13b3c1e173}{03937}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85607bd1900761f151b87c59ae1129d8}{03938}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88918b4520e80158cc607567efca6b98}{03939}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6784eb712e9d12b2933ec8dce4a8feb1}{03940}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03941}03941\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03942}03942\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9318b11beddc6708ae4151fc33706cd8}{03943}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd6e84ecc77cc8c87045a92a20bcd2}{03944}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e18d359ee31ba516293a894e8e1819}{03945}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dca5187a8b31be45a9242d7f8824dd9}{03946}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fa9e35aec4882f0e71635123f10929}{03947}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabedf2aae941addf1e0d04a6e1e01fb}{03948}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ce74f9d54d7c97a5fdee51802f468b}{03949}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eea3aeeb0ac86de9d2d74e44cc98122}{03950}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FMPI2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d3654184a1f4d02e46438e84c245a2}{03951}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d20c124a9d3732bc52bb0d0a40f902d}{03952}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec5c4fa3a4595b196de4be906ee152b}{03953}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FMPI2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55363061e0543a988828e060fba87f52}{03954}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a5f743c1ca8d744187e94e69654cb3}{03955}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2d0f04bc0483a42b0515bb614c12e3}{03956}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FMPI2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8af9e5b88854ece8e9b02c4e9d65f8}{03957}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03958}03958\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03959}03959\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d1e3b27a2d97749caad08ac93dd27a}{03960}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2d64493b9895f5c498e3f2def6ef6c}{03961}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ FMPI2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76538aba7e8ce6b001363281def3aabd}{03962}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ FMPI2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27494d1fcaede6cd478100a26874a3cb}{03963}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ff301102ef037642a483e618935798}{03964}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6693fe94dea75e10713e61946a0f274b}{03965}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1995eb8810173d008ec30480f667bbf5}{03966}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fc0e5f52d805d1c82152743d9e192c}{03967}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ FMPI2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4bb7d6e7be042b4d099d5259d9ae82}{03968}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ FMPI2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774320ed8fe748fe7406e6c97e6e1830}{03969}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c49d7d33e308dae306bd95b056312b}{03970}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ FMPI2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc282b70d313ee7c6f28e500e2fb6107}{03971}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ FMPI2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0524c4f7dc69ca0a1d5eb30061a91f77}{03972}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404c33b4da5e47004719d2a86dbad6b1}{03973}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a38484856a35f2009098b306de618}{03974}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ FMPI2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03975}03975\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03976}03976\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc0a7d154981e1d2fe69b2fb3554dec}{03977}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804046c8e10c8458d35a1d8143029958}{03978}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58cbee59a489a0cbc273dab605206cbf}{03979}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527cac418a7e7a5fc188c94faa748d68}{03980}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573897acf59c6658b103942e5154b68e}{03981}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b31e65661cc846c551c0d488d6aa689}{03982}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ade6524d4a0e942629d907100991631}{03983}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7748efab39b5be743e3a518a89d359}{03984}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab34eb8cb9bfa45b6c2cc118cd511aa1d}{03985}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8f772d58b4a4ac19d682009953a1c6}{03986}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3166cf5e6550526e10820e01d2d4874e}{03987}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474a4e5a343c32d60ad15a7411667788}{03988}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6b1eb994c2a555c71795956c811168}{03989}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad8bda891c666f97d34b4fdbdb5bba6}{03990}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a3ee43c23331ce72ef579641c5ee6}{03991}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db3d20a330366a24f5db69da922c600}{03992}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1c026f4dd61b699e783d1d6ef56822}{03993}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f496efeee126c6e67db214497aa0a6}{03994}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f6c01272cb1280c086d574feee2109}{03995}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2dd49f38e140c81170f4e6fca02fcb}{03996}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19277a061b0efb4f97ad2fc926ddb980}{03997}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad24bec5aaa92da4c6f76dd07e09662}{03998}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l03999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577cae1072b6d055e42638c63fceba5b}{03999}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647069988dc38a9fb63eea9a1bcea58d}{04000}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb62619895eec42eb2815bbbaf53367a}{04001}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e6f43ae485aad83b366982e91821db}{04002}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24be9d7a81eda326ba69feff7d4723a7}{04003}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b808e54f350ed5b2fce925dbee5eb13}{04004}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9149373723724d83097c856a5c553e}{04005}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6244bfbada699d6d6ec8625849626723}{04006}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa767ebfc084c87d07bd103f7d16b7af2}{04007}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190d1eb3fe52c59e2e5dfd71957cce9e}{04008}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3a4d094615dda254666163a757c130}{04009}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1228def1f25b659673fde0706785f130}{04010}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f112671c56c382dd0f82f855997821a}{04011}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe8fd1e03167588aac5c90bc8ba14fd}{04012}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b42f95ffbbe1341e841576bd8bcec8a}{04013}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b3c77663ec3aff65b00c3b0c51651f2}{04014}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a48fd52690f7bfbc6f234c63434f26}{04015}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8c7c68a151b7d552db61d6aaec4683}{04016}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5c44fbf6042a6b807878219f1e157}{04017}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea37cd15425d2cced2c902571d435b15}{04018}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fb45cd6340c1b0b85a5aa3bb24d421}{04019}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6393c09f768ccee84999542c047523}{04020}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6490718615f11dce75d48b7bcc825661}{04021}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0cb50336eb9597a8016209f709efd5}{04022}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa55bd80032cc8199f5e759c643d785}{04023}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5dc4fe4425f7740bf8b79f25ca31da}{04024}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b256b9a2d50777df5a100c44d3663b}{04025}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d652c504b21f34430ebe4e70847501}{04026}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FMPI2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70746b97fcbe84205ef02464a284f25}{04027}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04028}04028\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04029}04029\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf000998cf922b17ffc2bb016d9bf55aa}{04030}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0869015824e9d55878aa7420597386}{04031}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d75d7784ca33ee8753462500f1187f9}{04032}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0586135ef6ca0783792ed53a50a014d7}{04033}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046ad672085546f0034fb2693621a2a}{04034}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70a63f9b671eee7e3a81686c1f5ed68}{04035}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f6a9786aca07d78e8908ec5a2e39c}{04036}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bd15d44cfa7295b94b38924b0fa9b3}{04037}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2cd91e854126ce4c5daffbc5b2095b}{04038}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082956323ecb0dd1ca3b979f4a0ee5a}{04039}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912cec7eebd7bf2f902fd580bf0ea78d}{04040}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115c3441a24e8abfc333481a059e138d}{04041}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0db50a4f326a7799cf37d803c715a9}{04042}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7bb5bed707cee19d1b3acf865c4e92}{04043}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72fb4af92c373f7ddb58e5a2ccbd63}{04044}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c350fdfc9642351bd7c92eb6fe53fd}{04045}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2604ab920d38dccb2ba8f8b42e3c6e}{04046}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2df4733ce39bdc36fc48b27401ab26}{04047}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4935959bacd68bbca21a227bae032a}{04048}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebcae8bf1f25568ee9542a7b110ecd1}{04049}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c54f382efd5e4ea12773b5039f0a02}{04050}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fea70713e769efd3f88143e81f0bedb}{04051}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga583d0eebb5117f35d762b1112a191a3b}{04052}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f4151575ac8db2ae9a2c7c9b9fc0c9}{04053}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7453e5dbc74ce802682dc335ad8c04}{04054}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a928dfa752253e3e703452d4a083c5}{04055}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FMPI2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01679a81bc0aafcd4ad3bb9b6a085ed1}{04056}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04057}04057\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04058}04058\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac970aded8a4c9db617e7821cf41c892}{04059}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4620cc60dbb38286114dd1c6862fcc35}{04060}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab81b7c7087a8dfca904ec1e09aeacd1}{04061}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04062}04062\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04063}04063\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b516fae5233aa23f586a494967fa294}{04064}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2017eb237ed6e18b5ba3683d25c25d60}{04065}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c2bc43e3a2fa00772bbd2aa5b61798}{04066}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04067}04067\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04068}04068\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844ac599b7f65a0c21d5a093c876efc2}{04069}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07acbb4b5e8252f9643794ef9b508c2f}{04070}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMPI2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc1869239a92498c5a0822f5f8bee17}{04071}}\ \textcolor{preprocessor}{\#define\ FMPI2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMPI2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04072}04072\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04073}04073\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04074}04074\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04075}04075\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04076}04076\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04077}04077\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04078}04078\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04079}04079\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04080}04080\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{04081}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{04082}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{04083}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04084}04084\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04085}04085\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{04086}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{04087}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{04088}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{04089}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{04090}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{04091}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04092}04092\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04093}04093\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{04094}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{04095}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{04096}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04097}04097\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04098}04098\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{04099}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{04100}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{04101}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{04102}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{04103}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{04104}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04105}04105\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04106}04106\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04107}04107\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04108}04108\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04109}04109\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04110}04110\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04111}04111\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04112}04112\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04113}04113\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff985ca572b03cb2b8fb57d72f04163}{04114}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{04115}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_LPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{04116}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1038bf2ac726320cfe05865bda0a07e}{04117}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{04118}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PDDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{04119}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8725c4a6e67a667c4de1087c9639221f}{04120}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{04121}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{04122}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c1dc4aa1d976d5cb8870ad7791a09}{04123}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{04124}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{04125}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{04126}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{04127}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{04128}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04129}04129\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{04130}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{04131}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{04132}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{04133}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{04134}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{04135}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04136}04136\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{04138}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV0\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{04139}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV1\ \ \ \ \ \ \ \ 0x00000020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{04140}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV2\ \ \ \ \ \ \ \ 0x00000040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{04141}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV3\ \ \ \ \ \ \ \ 0x00000060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{04142}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV4\ \ \ \ \ \ \ \ 0x00000080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{04143}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV5\ \ \ \ \ \ \ \ 0x000000A0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{04144}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV6\ \ \ \ \ \ \ \ 0x000000C0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{04145}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV7\ \ \ \ \ \ \ \ 0x000000E0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{04146}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{04147}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{04148}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{04149}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{04150}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_FPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{04151}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665e37f571f0a5dd7094f451bb9392b3}{04152}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPLVDS\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da4ac8ebb5a8e8b25549c976b19846d}{04153}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPLVDS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_LPLVDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{04154}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPLVDS\ \ \ \ \ \ \ \ \ \ PWR\_CR\_LPLVDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa659a4863e33eb0e499271d37854b22a}{04155}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_MRLVDS\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6262d1ec4de8436a758f687a031d5b2a}{04156}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_MRLVDS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_MRLVDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{04157}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_MRLVDS\ \ \ \ \ \ \ \ \ \ PWR\_CR\_MRLVDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27d9db3ed85c5fe64b7e68a32feceb7}{04158}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_ADCDC1\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b4f121622dfe445dd8c6951207f2ebf}{04159}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_ADCDC1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_ADCDC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d}{04160}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_ADCDC1\ \ \ \ \ \ \ \ \ \ PWR\_CR\_ADCDC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{04161}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{04162}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{04163}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}{04164}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ 0x00004000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4}{04165}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4dd962d29e9c62931ffda58f269166}{04166}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FMSSR\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5920e72e4b2106ae4b1b25388823ce3}{04167}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FMSSR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_FMSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{04168}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FMSSR\ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_FMSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6f83c7a63cd6851a74b179ebe64b1f}{04169}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FISSR\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d045025d8bce2d3719720355fcfb6}{04170}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FISSR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_FISSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{04171}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FISSR\ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_FISSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04172}04172\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04173}04173\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}{04174}}\ \textcolor{preprocessor}{\#define\ \ PWR\_CR\_PMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_VOS}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04175}04175\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04176}04176\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ PWR\_CSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e519f8bd84379dc4a94dd5acaff305}{04177}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{04178}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{04179}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28df9eb1abdd9d2f29b3f471f9aa096f}{04180}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{04181}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{04182}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdec9406a561d29e05ca2e2f69fd4532}{04183}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{04184}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{04185}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51171d8f6200d89b50ebd63f678b7c1}{04186}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{04187}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_BRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{04188}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9598f751259b27a5967793cfd1ab1d}{04189}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa650acf3f7b0bf3ded924e79584ad9d8}{04190}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d9b871a8a67cc724b836cc96a8d7d3}{04191}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7032dac315e9188e494f50445c365db4}{04192}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6542ceecd4f7dfa8c2f885e28b89364}{04193}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3924963c0b869453e9be2b8f14c929dc}{04194}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000d48ade30c66daac554ab4a993c5c}{04195}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5a2cca97f4ab70db773d9b023bade7}{04196}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a92d9adb125e24ab1cd1a58a73efe19}{04197}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{04198}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{04199}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_BRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{04200}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_BRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2938c00bca7b4425b8289498e781b48}{04201}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{04202}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_VOSRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{04203}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04204}04204\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04205}04205\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}{04206}}\ \textcolor{preprocessor}{\#define\ \ PWR\_CSR\_REGRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04207}04207\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04208}04208\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04209}04209\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04210}04210\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04211}04211\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04212}04212\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04213}04213\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{04214}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{04215}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{04216}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{04217}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{04218}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{04219}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04220}04220\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{04221}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{04222}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{04223}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSITRIM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{04224}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{04225}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{04226}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{04227}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{04228}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04229}04229\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{04230}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{04231}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{04232}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSICAL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{04233}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{04234}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{04235}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{04236}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{04237}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{04238}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{04239}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{04240}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04241}04241\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{04242}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{04243}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{04244}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{04245}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{04246}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{04247}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{04248}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{04249}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{04250}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{04251}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{04252}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{04253}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{04254}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{04255}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{04256}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{04257}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{04258}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{04259}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04260}04260\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04261}04261\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{04262}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{04263}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{04264}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{04265}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{04266}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{04267}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{04268}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{04269}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{04270}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04271}04271\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{04272}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{04273}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{04274}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{04275}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{04276}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{04277}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{04278}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{04279}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{04280}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{04281}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{04282}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{04283}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04284}04284\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{04285}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{04286}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{04287}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{04288}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{04289}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04290}04290\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{04291}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{04292}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{04293}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{04294}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{04295}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{04296}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{04297}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04298}04298\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{04299}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{04300}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{04301}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{04302}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{04303}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{04304}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{04305}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04306}04306\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04307}04307\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04308}04308\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a4a68e46c5762fbf153302e87e435}{04309}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04310}04310\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{04311}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{04312}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{04313}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{04314}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{04315}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{04316}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04317}04317\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04318}04318\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{04320}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{04321}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{04322}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{04323}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{04324}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04325}04325\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{04326}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{04327}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{04328}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04329}04329\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{04331}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{04332}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{04333}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{04334}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{04335}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04336}04336\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{04337}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{04338}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{04339}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04340}04340\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{04342}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{04343}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{04344}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{04345}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{04346}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{04347}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{04348}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04349}04349\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{04350}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{04351}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{04352}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000090U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{04353}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000A0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{04354}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000B0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{04355}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000C0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{04356}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000D0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{04357}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000E0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{04358}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000F0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848345d47b37469052ef5fac7cf561d}{04360}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726c356479a16dfeb202ae63de1c64d7}{04361}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO1EN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{04362}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04363}04363\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{04365}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{04366}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{04367}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{04368}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{04369}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{04370}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04371}04371\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{04372}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{04373}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{04374}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{04375}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{04376}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001C00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04377}04377\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{04379}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{04380}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{04381}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{04382}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{04383}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{04384}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04385}04385\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{04386}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{04387}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{04388}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000A000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{04389}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000C000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{04390}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000E000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04391}04391\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{04393}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{04394}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{04395}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{04396}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{04397}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{04398}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{04399}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{04400}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04401}04401\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{04403}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{04404}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{04405}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{04406}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{04407}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04408}04408\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04409}04409\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{04410}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{04411}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{04412}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{04413}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{04414}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{04415}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04416}04416\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{04417}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{04418}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{04419}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{04420}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{04421}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{04422}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04423}04423\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{04424}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{04425}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{04426}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{04427}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{04428}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04429}04429\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04430}04430\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e24ddcd9380a97107db8d483fdd9cb2}{04431}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{04432}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{04433}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be1b77680f922f877e6d1b56287f3}{04434}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{04435}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{04436}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f2d94fb254c9a2fe2c9aadcef7e147}{04437}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{04438}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{04439}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0fe34b1b1c44c6982a69fa082f6c0}{04440}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{04441}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{04442}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be890d102ccff40b4e370d575940af5}{04443}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{04444}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{04445}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04446}04446\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82aae1efb70d76f85bcad7ec0632d4c}{04447}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{04448}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{04449}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c2d83db641a456df4a5f67582bff5}{04450}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{04451}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{04452}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eabf777f7d12a95038d5408cd9a3225}{04453}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{04454}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{04455}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc61d466aac29f7fbd88b0245d6cf8c1}{04456}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{04457}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{04458}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a258b8f9041e6a3e30a12f371e1e289}{04459}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{04460}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{04461}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f619655facb49336e0baf439ef130b}{04462}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{04463}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{04464}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04465}04465\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1baeac3a2504113deb0a65d46d7314e2}{04466}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{04467}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{04468}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f106e06b78f78c5a520faa1b180de2e}{04469}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{04470}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{04471}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ccc89ed1b4d16c5f2804c216c5adc3}{04472}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{04473}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{04474}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e713e2755ef1c9210e3b8c8f2c718e}{04475}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{04476}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{04477}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2884b24e49761690cfc68a9929c7b10d}{04478}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{04479}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{04480}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04481}04481\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cf29f8c4b46a59751e6fdc44f8153}{04482}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{04483}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{04484}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04485}04485\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04486}04486\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a30c30184844a5d3a71f73669375e7}{04487}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{04488}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOARST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{04489}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3154d462e29e472394d62113b4a3fadc}{04490}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{04491}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOBRST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{04492}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23de6a59e935f9e205e35aa713204d77}{04493}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{04494}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOCRST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{04495}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3768676df15e5d248404ba29df27ce}{04496}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{04497}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOHRST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{04498}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ad2c8a4d0fbfd4360afcdce858075}{04499}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{04500}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CRCRST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{04501}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577ac0ee66f5e320ea4450234e709a03}{04502}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{04503}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA1RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{04504}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{04505}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{04506}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA2RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{04507}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1}{04508}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_RNGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccab0aeaaa29ce26551617fa7b06e6bc}{04509}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_RNGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_RNGRST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396684d8bdf0072943d8f325a8a547ea}{04510}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_RNGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04511}04511\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04512}04512\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04513}04513\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5440469b072778617b76dd55faf23}{04514}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{04515}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM5RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{04516}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f910529f471272ed5218c5067115cc8}{04517}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{04518}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM6RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{04519}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM6RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1beacdfb28d05f8a6a5ee00eb981c09}{04520}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_LPTIM1RST\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dd89df01db3ff353845cfa9cbc1f70}{04521}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_LPTIM1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_LPTIM1RST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b977a38a14a40073d7855a5439af69}{04522}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_LPTIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_LPTIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d96e880c3040ba8dbe155a6129ca69}{04523}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{04524}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_WWDGRST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{04525}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_WWDGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ca9ee6dbf794ec18d25721123a1119}{04526}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{04527}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART2RST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{04528}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6df08a3eae853a3fc8b2d0fcc0882}{04529}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{04530}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C1RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{04531}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c1f07b2b2cc274c0b297d779b936f}{04532}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{04533}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C2RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{04534}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510d3660184db6f9e1ff7f1b2b8a110}{04535}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_FMPI2C1RST\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4cdef23c3f0aba0315c5b3b0d731096}{04536}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_FMPI2C1RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_FMPI2C1RST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aa10696951f7b50d50809795ba423f}{04537}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_FMPI2C1RST\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_FMPI2C1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1ad283fb0cc11c6394cc28e4da4d0}{04538}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{04539}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_PWRRST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{04540}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_PWRRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612cbad1c01508c2c3acd8502a16f76}{04541}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{04542}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_DACRST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{04543}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_DACRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04544}04544\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04545}04545\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3439757d01e0c351ad8bc0193e3d90e}{04546}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{04547}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{04548}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07b0f4aae1366a80486993aa71c6237}{04549}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{04550}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{04551}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93c28e2b44e753d961ee83fb829ad0}{04552}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{04553}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_ADCRST\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{04554}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_ADCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f284f64839f82231c3e375e01105946}{04555}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{04556}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{04557}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613a32917030cbb38e7897bdec0cad47}{04558}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{04559}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SYSCFGRST\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{04560}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9b13161f4dbf0f960abe15c7f9f045}{04561}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{04562}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM9RST\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{04563}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM9RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1b402b6082b891cf838cc69119b2a1}{04564}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{04565}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM11RST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{04566}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM11RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04567}04567\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04568}04568\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7}{04569}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{04570}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOAEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{04571}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e283561bd4c7f47c8ba5a3affae294a}{04572}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{04573}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOBEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{04574}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b008be82ceb7ff8fc8b5b89c42d5956}{04575}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{04576}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOCEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{04577}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d856370c08a4704127d615939510e8}{04578}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{04579}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOHEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{04580}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0c26180146aedeec41861fd765a05c}{04581}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{04582}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CRCEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{04583}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114d8249d989c5ab3feac252e30509e}{04584}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{04585}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA1EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{04586}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf754f312ede73c0d5d35e1a08b614f94}{04587}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{04588}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA2EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{04589}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f53f53a7780332bbfbb0f671a7a866f}{04590}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6aa1e4008da8c0be2ecdc7800928e3}{04591}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_RNGEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab097ac91b1a7be25fdefd39c1e254b6a}{04592}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04593}04593\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04594}04594\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9022ea1b9729864c70216a4f04326f22}{04595}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{04596}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM5EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{04597}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48475ae28539f1a2ce3852fbd7c1e71}{04598}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{04599}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM6EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{04600}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM6EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e021d6bb1829a8fdd66d20ddcbe26c}{04601}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_LPTIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b2504f9c373fc76eec4addce38ed0a}{04602}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_LPTIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_LPTIM1EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{04603}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_LPTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_LPTIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5576dfea77b84bf5fc6cff8d983383c}{04604}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb32988c58cc2eb05f40ac13ee3d84e}{04605}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_RTCAPBEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7f158cc8c230ef35d960e3d56da51e}{04606}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_RTCAPBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fd18a8801d86093018dfe2ea3b2b4a}{04607}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{04608}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_WWDGEN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{04609}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_WWDGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a410d2ae7f9133227d2a35cde9188d6}{04610}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{04611}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART2EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{04612}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1cab341f8320372dfd95bce3d2d918}{04613}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{04614}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C1EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{04615}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad0c869b4e644dacba6b170797fcf6}{04616}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{04617}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C2EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{04618}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40b2faa49bdcd1213d16902d28fc164}{04619}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_FMPI2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194c4f0b974b7231cd54f079568da866}{04620}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_FMPI2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_FMPI2C1EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb69291c935ca12f8dc741b0f893677}{04621}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_FMPI2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_FMPI2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d869630ea19b70ec5c740cc6b37f49c}{04622}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{04623}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_PWREN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{04624}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_PWREN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7982505dca41bc51c29dcdcc03eb789}{04625}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{04626}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_DACEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{04627}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_DACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04628}04628\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04629}04629\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b330cc86756aa87e3f7466e82eaf64b}{04630}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{04631}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{04632}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{04633}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{04634}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{04635}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad54999d05c830541de19027fb92c97}{04636}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{04637}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADC1EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{04638}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADC1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{04639}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{04640}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{04641}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e61727e044998a6ebee3dcf48614554}{04642}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{04643}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SYSCFGEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{04644}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad102c00add26772eaeb32436e75620d0}{04645}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_EXTITEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc001a079ad95e4f751c493ca8579a55}{04646}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_EXTITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_EXTITEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf1299a791ca8a0a6b310a27fc775ca}{04647}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_EXTITEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_EXTITEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1023b40804156535a7fd0b0fd17da26}{04648}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{04649}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM9EN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{04650}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM9EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4175c4afc573a7bdd6fa19faaaf9f735}{04651}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{04652}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM11EN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{04653}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM11EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04654}04654\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04655}04655\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacded6b0f52a7b9ef3bde81ce8d4cd657}{04656}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{04657}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOALPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{04658}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOALPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1408e65a8ca8d481d713a171adb4a8b9}{04659}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{04660}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOBLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{04661}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOBLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cd4b8a99bb64ebbcac917ea64ccacc}{04662}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{04663}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOCLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{04664}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e54771be85afdd10ad93c3acdef080}{04665}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{04666}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOHLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{04667}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOHLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb1b796b4ad84e3dd60b14b958d6f98}{04668}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{04669}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_CRCLPEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{04670}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_CRCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b410fb7c23f0ee3f8d100c5a409078}{04671}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{04672}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_FLITFLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{04673}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_FLITFLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1719fa2c00b2554e679b7bd52e648b3}{04674}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{04675}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_SRAM1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{04676}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_SRAM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014095a10051377b3cbdd6e5392d4625}{04677}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{04678}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_DMA1LPEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{04679}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_DMA1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8cac0542554d72d2b230feed936194}{04680}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{04681}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_DMA2LPEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{04682}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_DMA2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd2ad91c0f1e4de9d653953838d66d}{04683}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_RNGLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd530af7ffbef14a27b4638b46c002c}{04684}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_RNGLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_RNGLPEN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a5f9719a9cf3b5e5bb69db1bde915c}{04685}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_RNGLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_RNGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04686}04686\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04687}04687\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93219e40400c9b6541b633c0412ac43c}{04688}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{04689}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM5LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{04690}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3ba67d01b7993c45c0888a25ba77c}{04691}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{04692}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM6LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{04693}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM6LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07afceb4035bc2df0a275f418de2c7f3}{04694}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_LPTIM1LPEN\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320c41cb3ec7e839f0268efd0ebf60d6}{04695}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_LPTIM1LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_LPTIM1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{04696}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_LPTIM1LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_LPTIM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777852a357e5d2fb97af6bf39a155507}{04697}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_RTCAPBLPEN\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d904d7a0ac32d7a1d52690e85c58c9}{04698}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_RTCAPBLPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_RTCAPBLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7ae503f901be3be5fd64bc46be851}{04699}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_RTCAPBLPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_RTCAPBLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ef3e58ec8ebab942b958e1efc365a2}{04700}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{04701}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_WWDGLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{04702}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_WWDGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36666e20226da8c9ddb2cbeb2aef1330}{04703}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{04704}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_USART2LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{04705}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_USART2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a099cd3cde1ab16cb0a8805d15df425}{04706}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{04707}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_I2C1LPEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{04708}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_I2C1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8bc79a31bfe414f4c9bb6829b5804}{04709}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{04710}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_I2C2LPEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{04711}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_I2C2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd356139c695e461be99af8aafa297}{04712}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{04713}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_PWRLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{04714}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_PWRLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83f868ee37a8885c4ff2e293e4df4f6}{04715}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{04716}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_DACLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{04717}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_DACLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04718}04718\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04719}04719\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac0ea3808afc94624b680e8b3749a66}{04720}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{04721}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{04722}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcb3fc3f4b2e68f667724cdd2e04ce8}{04723}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{04724}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_USART1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{04725}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_USART1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30aac03ac0c319cc528d35e7f459997}{04726}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{04727}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_ADC1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{04728}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_ADC1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddb35d5536b1e28be09ba48b0726721}{04729}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{04730}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_SPI1LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{04731}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_SPI1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb28885c56bf8b04da2633393c5b47}{04732}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{04733}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_SYSCFGLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{04734}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_SYSCFGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98a413db11f22c92a4ff47127cd133}{04735}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_EXTITLPEN\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705cd5003455437c93268ee089c6e5ef}{04736}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_EXTITLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_EXTITLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3552f8e5606df7790bd2bbfe77607f49}{04737}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_EXTITLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_EXTITLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae087736e445764bceba754d1d424f8d1}{04738}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{04739}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM9LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{04740}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM9LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3b8ef34620fa6f4e82cbbf527fc27}{04741}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{04742}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM11LPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{04743}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM11LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04744}04744\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04745}04745\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{04746}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{04747}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{04748}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{04749}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{04750}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{04751}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{04752}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{04753}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{04754}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5399f67ff89c95c253b8eebe8286a50}{04755}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad3c85ebce592816329da96dbb30a6c}{04756}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEMOD\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{04757}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEMOD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04758}04758\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{04759}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{04760}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{04761}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{04762}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{04763}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04764}04764\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{04765}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{04766}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{04767}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{04768}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{04769}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{04770}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04771}04771\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04772}04772\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{04773}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{04774}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{04775}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{04776}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{04777}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{04778}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{04779}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{04780}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{04781}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c08aed9f0628271098706c4b46be813}{04782}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{04783}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{04784}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{04785}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{04786}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{04787}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{04788}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{04789}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PORRSTF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{04790}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{04791}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{04792}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{04793}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{04794}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{04795}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{04796}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{04797}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{04798}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{04799}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{04800}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{04801}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{04802}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04803}04803\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}{04804}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PADRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}{04805}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04806}04806\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04807}04807\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_SSCGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dd9dc93a74d66a6cb8241d11fb2bf5}{04808}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{04809}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFFUL\ <<\ RCC\_SSCGR\_MODPER\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{04810}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_MODPER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{04811}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{04812}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RCC\_SSCGR\_INCSTEP\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{04813}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_INCSTEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f92667802ad9c8dc1549d65666a03f}{04814}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{04815}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_SSCGR\_SPREADSEL\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{04816}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SPREADSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934eed92c2081acbeee062e1932943d}{04817}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{04818}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_SSCGR\_SSCGEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{04819}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SSCGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04820}04820\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04821}04821\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_DCKCFGR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04822}04822\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943fa37ef2ecaa07d9b0d7b215382a03}{04823}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_TIMPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5d925a89776aa0bee03e7ab374c6bc}{04824}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_TIMPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_DCKCFGR\_TIMPRE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{04825}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_TIMPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_TIMPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341458a97649d41a2ff2228244600e7a}{04826}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_I2SSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb707ab40bda124ad7103680161fa8ac}{04827}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_I2SSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_DCKCFGR\_I2SSRC\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8f3d3ae3a6535634701ec93d4d4bc0}{04828}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_I2SSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2SSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae0f89edd4d326b8b3da43573b87594}{04829}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_I2SSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_DCKCFGR\_I2SSRC\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0352ec0b0fdf801f1a54686a5034a2}{04830}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_I2SSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_DCKCFGR\_I2SSRC\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04831}04831\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04832}04832\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_DCKCFGR2\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981cca112d16a8b1e6711680a75b1123}{04833}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_FMPI2C1SEL\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc1851283ee3aaa73e42b3049f8f3b3}{04834}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_FMPI2C1SEL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_DCKCFGR2\_FMPI2C1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adf51f6538936e667eaf5411d2bfd4}{04835}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_FMPI2C1SEL\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga802a1fdb239c60b5ad5b7b341801829f}{04836}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_FMPI2C1SEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_DCKCFGR2\_FMPI2C1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61a89da8a27ac7d821690eb66bafa0e3}{04837}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_FMPI2C1SEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_DCKCFGR2\_FMPI2C1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{04838}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_LPTIM1SEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f99d465d3c22241e66e42ccca50c8a}{04839}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_LPTIM1SEL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_DCKCFGR2\_LPTIM1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{04840}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_LPTIM1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2e6a583ba629648c1ac361c172a84a}{04841}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_LPTIM1SEL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_DCKCFGR2\_LPTIM1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961ad0ca54cc350e91030f49c2d51d2c}{04842}}\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR2\_LPTIM1SEL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_DCKCFGR2\_LPTIM1SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04843}04843\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04844}04844\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04845}04845\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04846}04846\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04847}04847\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04848}04848\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04849}04849\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04850}04850\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2013ef5a17240897df5b7bf00b7b290}{04851}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{04852}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Msk\ \ \ \ (0x1UL\ <<\ RNG\_CR\_RNGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}{04853}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\ \ \ \ \ \ \ \ RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1a529728903ae8659aa26f869f6537}{04854}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{04855}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}{04856}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04857}04857\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04858}04858\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb7add2587efeea18a208c76d73727}{04859}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{04860}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_DRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{04861}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\ \ \ \ \ \ \ \ \ RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164b5050473dff67a5cd6ca400bb5a89}{04862}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{04863}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}{04864}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\ \ \ \ \ \ \ \ \ RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e0238194c400f9c6ac0b34826e55eb}{04865}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{04866}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}{04867}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\ \ \ \ \ \ \ \ \ RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341c152f61c352b96fb0c3c245e3d958}{04868}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{04869}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{04870}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf22f4de968dc9aa29d55760ebdb980}{04871}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{04872}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}{04873}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04874}04874\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04875}04875\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04876}04876\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04877}04877\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04878}04878\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04879}04879\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04880}04880\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04881}04881\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04882}04882\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33bacdb5372bad482df029d77a9e5e}{04883}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER2\_SUPPORT\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04884}04884\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{04885}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{04886}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{04887}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{04888}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{04889}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{04890}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{04891}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{04892}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{04893}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{04894}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{04895}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{04896}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{04897}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{04898}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{04899}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{04900}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{04901}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{04902}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{04903}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{04904}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{04905}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{04906}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{04907}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{04908}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{04909}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{04910}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{04911}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{04912}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{04913}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{04914}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{04915}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{04916}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{04917}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{04918}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{04919}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{04920}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{04921}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{04922}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{04923}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{04924}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{04925}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04926}04926\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04927}04927\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{04928}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{04929}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{04930}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{04931}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{04932}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{04933}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{04934}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{04935}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{04936}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{04937}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{04938}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{04939}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{04940}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{04941}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{04942}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{04943}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{04944}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{04945}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{04946}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{04947}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{04948}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{04949}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{04950}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{04951}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{04952}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{04953}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{04954}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{04955}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{04956}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{04957}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{04958}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{04959}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{04960}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{04961}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{04962}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{04963}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{04964}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{04965}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{04966}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{04967}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{04968}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{04969}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04970}04970\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04971}04971\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{04972}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{04973}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{04974}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{04975}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{04976}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{04977}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{04978}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{04979}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{04980}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{04981}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{04982}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{04983}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{04984}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{04985}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{04986}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{04987}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{04988}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{04989}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{04990}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{04991}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{04992}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{04993}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{04994}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{04995}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{04996}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{04997}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{04998}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l04999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{04999}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{05000}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{05001}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{05002}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{05003}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{05004}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{05005}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{05006}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{05007}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{05008}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{05009}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{05010}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{05011}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{05012}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{05013}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{05014}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{05015}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{05016}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{05017}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{05018}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab362e94b8e99714082eb0981045a28b7}{05019}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{05020}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_DCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}{05021}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_DCE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{05022}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{05023}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{05024}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{05025}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{05026}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{05027}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{05028}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{05029}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{05030}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{05031}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{05032}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{05033}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{05034}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{05035}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{05036}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{05037}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{05038}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{05039}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05040}05040\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05041}05041\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{05042}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05043}05043\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05044}05044\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59397ca25b1fc9fbc43cfca986c14e4}{05045}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{05046}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{05047}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RECALPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18fa672ae72db52c7a6c5a2658a5190}{05048}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{05049}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{05050}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347e70fa9f25a6a52d3ceac1713ccee}{05051}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{05052}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{05053}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38f2ee43244798276792a0c5a64f41e}{05054}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{05055}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{05056}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09bb6ceebab0b76cd2121816e787749a}{05057}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{05058}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{05059}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c5050a881336d0a8710d096fe4b01a}{05060}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{05061}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{05062}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4891bf442ab59fa4488bc0ed308c56c2}{05063}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{05064}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{05065}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRBF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbb887fab178f2ad6c26fe28bd16cd6}{05066}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{05067}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{05068}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0e0b639b59be3c662267184bddf69}{05069}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{05070}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{05071}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INIT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601564e925eefdbde3aafdcbf0a978c5}{05072}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{05073}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{05074}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd0bed53ed3cc1bbc70efa82bcac846}{05075}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{05076}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{05077}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f7e11d89c6480d68013ce7c0478045}{05078}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{05079}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{05080}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4312f68d569942ac8d1b6abfb0f5aad}{05081}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{05082}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{05083}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_SHPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d75a29fa323d93d3d0bb2cb60b24474}{05084}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{05085}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{05086}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011f9bc215e39c91f33f0472e0b59643}{05087}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{05088}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRBWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{05089}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRBWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab296f795ad4fa25ad0cb3c92967f9565}{05090}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{05091}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{05092}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05093}05093\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05094}05094\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{05095}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{05096}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{05097}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{05098}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{05099}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{05100}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05101}05101\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05102}05102\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{05103}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{05104}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{05105}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05106}05106\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05107}05107\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALIBR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b734efd7f580384b76364f8159ce2a}{05108}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{05109}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALIBR\_DCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}{05110}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALIBR\_DCS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612c3ec0e88f91fd34cfb4910b5b46fb}{05111}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{05112}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RTC\_CALIBR\_DC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}{05113}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALIBR\_DC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05114}05114\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05115}05115\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{05116}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{05117}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{05118}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{05119}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{05120}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{05121}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{05122}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{05123}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{05124}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{05125}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{05126}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{05127}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{05128}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{05129}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{05130}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{05131}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{05132}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{05133}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{05134}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{05135}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{05136}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{05137}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{05138}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{05139}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{05140}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{05141}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{05142}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{05143}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{05144}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{05145}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{05146}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{05147}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{05148}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{05149}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{05150}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{05151}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{05152}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{05153}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{05154}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{05155}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{05156}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{05157}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{05158}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{05159}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{05160}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{05161}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{05162}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{05163}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{05164}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{05165}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{05166}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{05167}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{05168}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{05169}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{05170}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{05171}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{05172}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{05173}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{05174}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{05175}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{05176}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{05177}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{05178}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{05179}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{05180}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{05181}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{05182}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{05183}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05184}05184\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05185}05185\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{05186}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{05187}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{05188}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{05189}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{05190}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{05191}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{05192}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{05193}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{05194}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{05195}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{05196}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{05197}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{05198}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{05199}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{05200}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{05201}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{05202}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{05203}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{05204}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{05205}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{05206}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{05207}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{05208}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{05209}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{05210}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{05211}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{05212}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{05213}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{05214}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{05215}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{05216}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{05217}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{05218}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{05219}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{05220}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{05221}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{05222}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{05223}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{05224}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{05225}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{05226}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{05227}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{05228}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{05229}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{05230}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{05231}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{05232}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{05233}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{05234}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{05235}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{05236}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{05237}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{05238}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{05239}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{05240}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{05241}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{05242}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{05243}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{05244}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{05245}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{05246}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{05247}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{05248}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{05249}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{05250}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{05251}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{05252}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{05253}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05254}05254\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05255}05255\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{05256}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{05257}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{05258}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05259}05259\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05260}05260\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{05261}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{05262}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{05263}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05264}05264\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05265}05265\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{05266}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{05267}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{05268}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{05269}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{05270}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{05271}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05272}05272\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05273}05273\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{05274}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{05275}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{05276}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{05277}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{05278}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{05279}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{05280}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{05281}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{05282}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{05283}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{05284}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{05285}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{05286}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{05287}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{05288}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{05289}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{05290}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{05291}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{05292}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{05293}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{05294}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{05295}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{05296}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{05297}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{05298}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{05299}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{05300}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{05301}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{05302}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{05303}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{05304}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{05305}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{05306}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{05307}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{05308}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{05309}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{05310}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{05311}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{05312}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{05313}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{05314}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05315}05315\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05316}05316\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{05317}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{05318}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{05319}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{05320}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{05321}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{05322}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{05323}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{05324}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{05325}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{05326}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{05327}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{05328}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{05329}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{05330}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{05331}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{05332}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{05333}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{05334}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{05335}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{05336}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{05337}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{05338}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{05339}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{05340}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{05341}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{05342}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{05343}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{05344}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05345}05345\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05346}05346\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{05347}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{05348}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{05349}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05350}05350\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05351}05351\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CAL\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{05352}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{05353}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{05354}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{05355}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{05356}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{05357}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{05358}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{05359}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{05360}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{05361}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{05362}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{05363}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{05364}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{05365}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{05366}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{05367}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{05368}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{05369}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{05370}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{05371}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{05372}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05373}05373\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05374}05374\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TAFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288c98bc30ac4f55ee038b66deef21eb}{05375}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{05376}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\_Msk\ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_ALARMOUTTYPE\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{05377}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\ \ \ \ \ \ \ \ RTC\_TAFCR\_ALARMOUTTYPE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a7a74b471a19d3b24624ed76c9123d}{05378}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{05379}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TSINSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}{05380}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TSINSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c154291563140f9ab1b938b20e39a}{05381}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{05382}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5934e2b2ada22a92862a9ea5356a2665}{05383}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1INSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46c537f405a4424f17cf6f47a0bdc7c}{05384}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{05385}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{05386}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{05387}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{05388}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{05389}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{05390}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{05391}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{05392}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{05393}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{05394}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{05395}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{05396}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{05397}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{05398}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{05399}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{05400}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{05401}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{05402}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e4ad22e6610c5c39fbc548b621b244}{05403}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{05404}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{05405}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPTS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27811bd76fcf94c2f802df2a742f}{05406}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{05407}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}{05408}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46ab34c29b3dfa1dc0c3866cb52ce9f}{05409}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{05410}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}{05411}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b58fa23a2a04d3a4a46d42fa4673ec5}{05412}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{05413}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{05414}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6904e60d49c241ecb2347a3da9df8054}{05415}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{05416}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{05417}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae207869690b2ec429b0422006ecae9ee}{05418}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{05419}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{05420}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05421}05421\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05422}05422\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}{05423}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPINSEL\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1INSEL}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05424}05424\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05425}05425\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{05426}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{05427}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{05428}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{05429}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{05430}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{05431}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{05432}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{05433}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{05434}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{05435}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05436}05436\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05437}05437\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBSSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{05438}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{05439}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{05440}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{05441}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{05442}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{05443}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{05444}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{05445}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{05446}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{05447}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05448}05448\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05449}05449\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP0R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2a1d81a7e8f12510f865312caea186}{05450}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{05451}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{05452}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP0R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05453}05453\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05454}05454\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP1R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eff670c07a820b705ec3745683dc75}{05455}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{05456}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{05457}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP1R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05458}05458\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05459}05459\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP2R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b179787d35514914d2e103e3cc5388}{05460}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{05461}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{05462}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP2R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05463}05463\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05464}05464\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP3R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53baa189d917e48c2c274655adc9483}{05465}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{05466}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{05467}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP3R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05468}05468\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05469}05469\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP4R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad62cbb0c17b02ce23ca2bdd29b0ed349}{05470}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{05471}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{05472}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP4R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05473}05473\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05474}05474\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP5R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025745144302ad1dd444f09687634674}{05475}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{05476}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP5R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{05477}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP5R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05478}05478\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05479}05479\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP6R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7347300206d08a294ba300b9dcdfd}{05480}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{05481}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP6R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{05482}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP6R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05483}05483\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05484}05484\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP7R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37f3f4b5f12182f8fd48431c5b5d9fb}{05485}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{05486}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP7R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{05487}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP7R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05488}05488\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05489}05489\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP8R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a01cc89fbe70d722025ba445143da77}{05490}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{05491}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP8R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{05492}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP8R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05493}05493\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05494}05494\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP9R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98c5146f622b5e7a9aef16b75f0a76f}{05495}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{05496}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP9R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{05497}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP9R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05498}05498\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05499}05499\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP10R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a6b8b6fd6e38bcbb396de36791b97d}{05500}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{05501}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP10R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{05502}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP10R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05503}05503\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05504}05504\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP11R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f7a489ec11b5547afa3470d76ea62a}{05505}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{05506}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP11R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{05507}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP11R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05508}05508\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05509}05509\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP12R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e64139e8db6dcca0efbb9e3a4e6a524}{05510}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{05511}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP12R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{05512}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP12R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05513}05513\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05514}05514\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP13R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704dac9c54b7afd7e51c026ef0093eed}{05515}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{05516}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP13R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{05517}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP13R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05518}05518\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05519}05519\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP14R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ea3d3c00bb891b7702428ab6b13526}{05520}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{05521}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP14R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{05522}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP14R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05523}05523\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05524}05524\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP15R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab300e7778a3b5f5e69b9e3c6a2f00244}{05525}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{05526}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP15R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{05527}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP15R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05528}05528\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05529}05529\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP16R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a577b0955f75ea83804f5d16b7361a}{05530}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{05531}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP16R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{05532}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP16R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05533}05533\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05534}05534\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP17R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6036f283574a87f4d27610040c53eb1e}{05535}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{05536}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP17R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{05537}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP17R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05538}05538\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05539}05539\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP18R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55ca335d5c133a1b773affcb87e421c}{05540}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{05541}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP18R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{05542}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP18R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05543}05543\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05544}05544\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP19R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eee6977105e1d1972deedeeb87efe2c}{05545}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{05546}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP19R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{05547}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP19R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05548}05548\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05549}05549\ \textcolor{comment}{/********************\ Number\ of\ backup\ registers\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70de60adf3ddd7d029bb2c6ae26d9584}{05550}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000014U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05551}05551\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05552}05552\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05553}05553\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05554}05554\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05555}05555\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05556}05556\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05557}05557\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05558}05558\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{05559}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{05560}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{05561}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{05562}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{05563}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{05564}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{05565}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{05566}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{05567}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05568}05568\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{05569}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{05570}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{05571}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{05572}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{05573}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{05574}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05575}05575\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{05576}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{05577}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{05578}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{05579}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{05580}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{05581}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{05582}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{05583}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{05584}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{05585}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{05586}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{05587}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{05588}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{05589}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{05590}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5290662db14690d4bcf30ed9e4694462}{05591}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{05592}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_DFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{05593}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_DFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{05594}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{05595}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{05596}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{05597}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{05598}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{05599}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{05600}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{05601}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{05602}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{05603}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{05604}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{05605}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05606}05606\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05607}05607\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{05608}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{05609}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{05610}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{05611}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{05612}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{05613}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{05614}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{05615}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{05616}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{05617}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{05618}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{05619}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{05620}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{05621}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{05622}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{05623}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{05624}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{05625}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{05626}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{05627}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{05628}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05629}05629\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05630}05630\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{05631}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{05632}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{05633}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{05634}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{05635}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{05636}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{05637}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{05638}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{05639}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{05640}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{05641}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{05642}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{05643}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{05644}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{05645}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{05646}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{05647}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{05648}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{05649}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{05650}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{05651}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{05652}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{05653}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{05654}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{05655}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{05656}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{05657}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05658}05658\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05659}05659\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{05660}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{05661}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{05662}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05663}05663\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05664}05664\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{05665}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{05666}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{05667}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05668}05668\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05669}05669\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{05670}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{05671}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{05672}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05673}05673\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05674}05674\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{05675}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{05676}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{05677}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05678}05678\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05679}05679\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{05680}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{05681}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{05682}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05683}05683\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{05684}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{05685}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{05686}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{05687}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{05688}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05689}05689\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{05690}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{05691}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{05692}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05693}05693\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{05694}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{05695}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{05696}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{05697}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{05698}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05699}05699\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{05700}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{05701}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{05702}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05703}05703\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{05704}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{05705}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{05706}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{05707}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{05708}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05709}05709\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{05710}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{05711}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{05712}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{05713}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{05714}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{05715}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05716}05716\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05717}05717\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{05718}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{05719}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{05720}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{05721}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{05722}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{05723}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{05724}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{05725}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{05726}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05727}05727\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05728}05728\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05729}05729\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05730}05730\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05731}05731\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05732}05732\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05733}05733\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_MEMRMP\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a445ef41a942b3ec617cfce8297931}{05734}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{05735}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{05736}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{05737}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{05738}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05739}05739\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_PMC\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada815bbefb97e746d603dc0a4227fad7}{05740}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_ADC1DC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda66074fdac84d2d88a486050891910}{05741}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_ADC1DC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_PMC\_ADC1DC2\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}{05742}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_ADC1DC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMC\_ADC1DC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05743}05743\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05744}05744\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{05745}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{05746}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{05747}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e187825ececb74bc0dc9bb16a22e8af}{05748}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{05749}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{05750}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283584ecd69e2dfd310b2b09d1028457}{05751}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{05752}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{05753}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a505d92a83c5fc8d5d0c8202119f61}{05754}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{05755}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{05756}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{05760}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{05761}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{05762}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{05763}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05764}05764\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{05768}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{05769}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{05770}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{05771}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05772}05772\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{05776}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{05777}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{05778}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{05779}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05780}05780\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{05784}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{05785}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{05786}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{05787}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05788}05788\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05789}05789\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d0b453a61771de5591f5eb58ccb174}{05790}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{05791}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{05792}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade15c38da4f70df1a360337abac37314}{05793}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{05794}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{05795}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab355e39e166c83c356999c3da7fd7893}{05796}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{05797}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{05798}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503d2cda916e0b9d0f621317c3f1601}{05799}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{05800}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{05801}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05802}05802\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{05806}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{05807}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{05808}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{05809}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05810}05810\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{05814}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{05815}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{05816}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{05817}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05818}05818\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{05822}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{05823}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{05824}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{05825}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05826}05826\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{05830}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{05831}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{05832}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{05833}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05834}05834\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05835}05835\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{05836}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{05837}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{05838}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6d994a483df2e705db0343cb88fb53}{05839}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{05840}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{05841}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6efb981e6435ae15643e438196ffba}{05842}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{05843}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{05844}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9c2241040cf831bbb18391cda402c}{05845}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{05846}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{05847}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05848}05848\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{05852}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{05853}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{05854}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{05855}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05856}05856\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{05860}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{05861}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{05862}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{05863}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05864}05864\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{05868}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{05869}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{05870}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{05871}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05872}05872\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{05876}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{05877}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{05878}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{05879}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05880}05880\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05881}05881\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcb273eca8dad24924a1402c31411e}{05882}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{05883}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{05884}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{05885}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{05886}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{05887}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525a67279d0e7f222fd770de959a96d5}{05888}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{05889}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{05890}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d829ebf74fc207970f57a960bd8b4a}{05891}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{05892}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{05893}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05894}05894\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{05898}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{05899}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{05900}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{05901}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05902}05902\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{05906}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{05907}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{05908}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{05909}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05910}05910\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{05914}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{05915}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{05916}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{05917}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05918}05918\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{05922}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{05923}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{05924}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{05925}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05926}05926\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05927}05927\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CMPCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1747204ad5b1221e47a6610e46790e9}{05928}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{05929}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CMPCR\_CMP\_PD\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{05930}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CMPCR\_CMP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5884039c7c13bdef0f45090f48e275}{05931}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{05932}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CMPCR\_READY\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{05933}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CMPCR\_READY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05934}05934\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64079a79ff38ad2be84bf0fe286b428b}{05935}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SCL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22fbd50a1b4d6b0f79480f057496325}{05936}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SCL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR\_FMPI2C1\_SCL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b46e6ee2e5de89a9a8baf68e9bda2b}{05937}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR\_FMPI2C1\_SCL\_Msk\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861074fb0cc575a8d8edb06ad01753b1}{05938}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SDA\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a5cc7ab5702581dffbabea9e3622f7}{05939}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SDA\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR\_FMPI2C1\_SDA\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03179d3724ff42385a5e4a8ce33813c}{05940}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR\_FMPI2C1\_SDA\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR\_FMPI2C1\_SDA\_Msk\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05941}05941\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05942}05942\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4feef9521168ee39cd09ca58a2196331}{05943}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9141e55fa60413d8a4b369f90a5135}{05944}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac939ecc4db525e0d0e1297df2e910aa}{05945}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_LOCKUP\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_LOCKUP\_LOCK\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde231cf4a4e9e75cf45c6db4cf2e2de}{05946}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ff4816088735dbeb78ed1a45f3ea0}{05947}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PVD\_LOCK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8c73dd43123c5d1802b8f1d1684546}{05948}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVD\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVD\_LOCK\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05949}05949\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05950}05950\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05951}05951\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05952}05952\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05953}05953\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05954}05954\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05955}05955\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{05956}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{05957}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{05958}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{05959}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{05960}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{05961}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{05962}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{05963}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{05964}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{05965}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{05966}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{05967}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{05968}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{05969}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{05970}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05971}05971\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{05972}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{05973}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{05974}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{05975}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{05976}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05977}05977\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{05978}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{05979}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{05980}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05981}05981\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{05982}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{05983}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{05984}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{05985}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{05986}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05987}05987\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05988}05988\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{05989}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{05990}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{05991}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{05992}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{05993}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{05994}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{05995}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{05996}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{05997}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05998}05998\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l05999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{05999}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{06000}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{06001}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{06002}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{06003}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{06004}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06005}06005\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{06006}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{06007}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{06008}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{06009}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{06010}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{06011}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{06012}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{06013}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{06014}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{06015}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{06016}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{06017}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{06018}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{06019}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{06020}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{06021}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{06022}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{06023}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{06024}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{06025}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{06026}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{06027}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{06028}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{06029}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06030}06030\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06031}06031\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{06032}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{06033}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{06034}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{06035}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{06036}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{06037}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06038}06038\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{06039}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{06040}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{06041}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{06042}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{06043}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{06044}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06045}06045\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{06046}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{06047}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{06048}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06049}06049\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{06050}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{06051}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{06052}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{06053}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{06054}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{06055}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{06056}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06057}06057\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{06058}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{06059}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{06060}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{06061}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{06062}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06063}06063\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{06064}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{06065}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{06066}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{06067}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{06068}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{06069}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06070}06070\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06071}06071\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{06072}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{06073}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{06074}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{06075}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{06076}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{06077}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{06078}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{06079}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{06080}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{06081}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{06082}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{06083}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{06084}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{06085}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{06086}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{06087}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{06088}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{06089}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{06090}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{06091}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{06092}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{06093}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{06094}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{06095}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{06096}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{06097}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{06098}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{06099}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{06100}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{06101}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{06102}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{06103}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{06104}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{06105}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{06106}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{06107}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{06108}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{06109}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{06110}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{06111}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{06112}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{06113}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{06114}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{06115}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{06116}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06117}06117\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06118}06118\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{06119}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{06120}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{06121}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{06122}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{06123}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{06124}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{06125}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{06126}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{06127}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{06128}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{06129}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{06130}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{06131}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{06132}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{06133}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{06134}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{06135}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{06136}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{06137}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{06138}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{06139}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{06140}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{06141}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{06142}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{06143}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{06144}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{06145}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{06146}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{06147}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{06148}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{06149}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{06150}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{06151}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{06152}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{06153}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{06154}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06155}06155\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06156}06156\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{06157}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{06158}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{06159}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{06160}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{06161}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{06162}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{06163}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{06164}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{06165}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{06166}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{06167}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{06168}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{06169}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{06170}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{06171}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{06172}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{06173}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{06174}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{06175}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{06176}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{06177}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{06178}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{06179}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{06180}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06181}06181\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06182}06182\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{06183}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{06184}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{06185}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{06186}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{06187}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06188}06188\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{06189}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{06190}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{06191}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{06192}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{06193}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{06194}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06195}06195\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{06196}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{06197}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{06198}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{06199}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{06200}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{06201}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06202}06202\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{06203}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{06204}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{06205}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06206}06206\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{06207}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{06208}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{06209}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{06210}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{06211}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06212}06212\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{06213}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{06214}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{06215}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{06216}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{06217}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{06218}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06219}06219\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{06220}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{06221}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{06222}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{06223}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{06224}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{06225}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06226}06226\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{06227}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{06228}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{06229}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06230}06230\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06231}06231\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06232}06232\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{06233}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{06234}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{06235}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{06236}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{06237}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06238}06238\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{06239}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{06240}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{06241}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{06242}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{06243}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{06244}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{06245}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06246}06246\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{06247}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{06248}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{06249}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{06250}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{06251}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06252}06252\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{06253}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{06254}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{06255}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{06256}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{06257}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{06258}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{06259}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06260}06260\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06261}06261\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{06262}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{06263}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{06264}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{06265}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{06266}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06267}06267\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{06268}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{06269}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{06270}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{06271}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{06272}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{06273}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06274}06274\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{06275}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{06276}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{06277}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{06278}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{06279}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{06280}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06281}06281\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{06282}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{06283}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{06284}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06285}06285\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{06286}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{06287}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{06288}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{06289}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{06290}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06291}06291\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{06292}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{06293}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{06294}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{06295}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{06296}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{06297}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06298}06298\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{06299}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{06300}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{06301}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{06302}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{06303}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{06304}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06305}06305\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{06306}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{06307}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{06308}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06309}06309\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06310}06310\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06311}06311\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{06312}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{06313}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{06314}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{06315}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{06316}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06317}06317\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{06318}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{06319}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{06320}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{06321}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{06322}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{06323}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{06324}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06325}06325\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{06326}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{06327}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{06328}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{06329}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{06330}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06331}06331\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{06332}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{06333}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{06334}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{06335}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{06336}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{06337}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{06338}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06339}06339\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06340}06340\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{06341}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{06342}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{06343}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{06344}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{06345}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{06346}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{06347}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{06348}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{06349}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{06350}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{06351}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{06352}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{06353}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{06354}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{06355}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{06356}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{06357}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{06358}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{06359}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{06360}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{06361}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{06362}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{06363}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{06364}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{06365}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{06366}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{06367}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{06368}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{06369}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{06370}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{06371}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{06372}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{06373}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{06374}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{06375}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{06376}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{06377}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{06378}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{06379}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{06380}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{06381}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{06382}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{06383}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{06384}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{06385}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06386}06386\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06387}06387\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{06388}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{06389}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{06390}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06391}06391\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06392}06392\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{06393}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{06394}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{06395}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06396}06396\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06397}06397\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{06398}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{06399}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{06400}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06401}06401\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06402}06402\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{06403}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{06404}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{06405}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06406}06406\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06407}06407\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{06408}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{06409}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{06410}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06411}06411\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06412}06412\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{06413}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{06414}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{06415}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06416}06416\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06417}06417\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{06418}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{06419}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{06420}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06421}06421\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06422}06422\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{06423}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{06424}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{06425}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06426}06426\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06427}06427\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{06428}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{06429}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{06430}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{06431}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{06432}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{06433}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{06434}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{06435}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{06436}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{06437}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{06438}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06439}06439\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{06440}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{06441}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{06442}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{06443}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{06444}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06445}06445\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{06446}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{06447}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{06448}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{06449}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{06450}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{06451}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{06452}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{06453}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{06454}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{06455}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{06456}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{06457}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{06458}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{06459}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{06460}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{06461}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{06462}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{06463}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06464}06464\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06465}06465\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{06466}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{06467}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{06468}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{06469}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{06470}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{06471}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{06472}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{06473}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06474}06474\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{06475}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{06476}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{06477}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{06478}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{06479}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{06480}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{06481}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{06482}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06483}06483\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06484}06484\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{06485}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{06486}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{06487}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06488}06488\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06489}06489\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_OR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f62ec5e16705319b0d7ecdc54471788}{06490}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{06491}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0ec0e64e354c9670015c91aaf54c2e}{06492}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fa1246d851959d5231b5b0796fd3a5}{06493}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d9cdc55111a548e48df0819922852b}{06494}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06495}06495\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{06496}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{06497}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{06498}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_TI4\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{06499}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{06500}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06501}06501\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06502}06502\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06503}06503\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06504}06504\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Low\ Power\ Timer\ (LPTIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06505}06505\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06506}06506\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06507}06507\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{06508}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{06509}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{06510}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{06511}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{06512}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{06513}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744b7eeec364753bad9ec53583ddc83}{06514}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{06515}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_EXTTRIG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{06516}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58bb3764cb71aa8b10e3dd579d81d566}{06517}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{06518}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPOK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{06519}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225e79481e3488e2018b7066cc36c15d}{06520}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{06521}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARROK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{06522}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f3149d0ec6718d910a43f12b69df19}{06523}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{06524}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_UP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{06525}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78026fe91462066bf46f3d20cfb59dde}{06526}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{06527}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_DOWN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{06528}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06529}06529\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06530}06530\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b506dcf4acdd6741977de00402c73b}{06531}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{06532}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{06533}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d365e13b4c9de7d954989e7e3892}{06534}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{06535}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARRMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{06536}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44edb9f638e0b13a269a13c013f0b8}{06537}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{06538}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_EXTTRIGCF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{06539}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcc238eda370f1999eb9e4c622a0d01}{06540}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{06541}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPOKCF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{06542}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56de4c8d0c89755297f0b062983b5b}{06543}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{06544}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARROKCF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{06545}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{06546}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{06547}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_UPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{06548}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19850a5ffe670eb179503fa1be9e3622}{06549}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{06550}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_DOWNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{06551}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06552}06552\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06553}06553\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_IER\ register\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{06554}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{06555}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{06556}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{06557}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{06558}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARRMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{06559}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{06560}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{06561}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_EXTTRIGIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{06562}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f9215cbbefa3f09ee58766418af015}{06563}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{06564}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{06565}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1f4b63657f81d98c810fb981be8b2}{06566}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{06567}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARROKIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{06568}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48c6d4270508030ddd5d92996452b}{06569}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{06570}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_UPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{06571}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{06572}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{06573}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_DOWNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{06574}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06575}06575\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06576}06576\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CFGR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{06577}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{06578}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{06579}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06580}06580\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{06581}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{06582}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{06583}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{06584}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{06585}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06586}06586\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{06587}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{06588}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{06589}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{06590}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{06591}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06592}06592\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{06593}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{06594}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{06595}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{06596}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{06597}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06598}06598\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{06599}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{06600}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{06601}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{06602}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{06603}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{06604}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06605}06605\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{06606}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{06607}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{06608}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{06609}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{06610}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{06611}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06612}06612\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{06613}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{06614}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{06615}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{06616}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{06617}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06618}06618\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga672cd9c43d091c2db4781c6e9b2043e4}{06619}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{06620}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TIMOUT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{06621}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{06622}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{06623}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{06624}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98435524773e234e766a4fdbaf407e5}{06625}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{06626}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVPOL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{06627}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563d14ff71e36211e358a0eeda8a0b5}{06628}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{06629}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRELOAD\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{06630}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e50d972d4a24782712301bf2d632ae0}{06631}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{06632}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_COUNTMODE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{06633}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b057945543edba5a0b79df5fe9a583e}{06634}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{06635}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_ENC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{06636}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06637}06637\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06638}06638\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade535c6c5758858bd51334fc8ab6a49}{06639}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{06640}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{06641}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac129e479d844619e29c2384fc33426}{06642}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{06643}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_SNGSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{06644}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289cfd728541ed33acdb6e023b19f9ca}{06645}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{06646}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_CNTSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{06647}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06648}06648\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06649}06649\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CMP\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5643bfded457f91880778f7db67656}{06650}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{06651}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CMP\_CMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{06652}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06653}06653\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06654}06654\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ARR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad0ac8b37df965dd6402cca20fdd0bb}{06655}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{06656}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{06657}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06658}06658\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06659}06659\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CNT\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81cb635eb99877bdd13613c39ca4d50}{06660}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{06661}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{06662}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06663}06663\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06664}06664\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_OR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13f65757acd1921f275fd91129d712e}{06665}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_LPT\_IN1\_RMP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b04d1511415b4da676447d3468bb25}{06666}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_LPT\_IN1\_RMP\_Msk\ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_OR\_LPT\_IN1\_RMP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0ddc624f16ce3a1535cb00eb4edd5c}{06667}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_LPT\_IN1\_RMP\ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc3d5e03ea5be523319d99e4e604319}{06668}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_LPT\_IN1\_RMP\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_LPT\_IN1\_RMP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga536a00f3576bed9dba5b574fdb9ea54a}{06669}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_LPT\_IN1\_RMP\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_OR\_LPT\_IN1\_RMP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06670}06670\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06671}06671\ \textcolor{comment}{/*\ Legacy\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124f0c6d21ae7a3be7d9db1d8b22676d}{06672}}\ \textcolor{preprocessor}{\#define\ \ LPTIM\_OR\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9be41dfe8310f51f1db3554b438adff}{06673}}\ \textcolor{preprocessor}{\#define\ \ LPTIM\_OR\_OR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686096d3d97e19825b09f8804d9aae99}{06674}}\ \textcolor{preprocessor}{\#define\ \ LPTIM\_OR\_OR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06675}06675\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06676}06676\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06677}06677\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06678}06678\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06679}06679\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06680}06680\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06681}06681\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06682}06682\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0635e2ab8eac81f2a10164602121ccf2}{06683}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{06684}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{06685}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780d79584f83d2873c4026cdaa93d848}{06686}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{06687}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{06688}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92528c798c4fa8ecfda09d6058cbb7f3}{06689}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{06690}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{06691}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413d933bfe380829bd883ce5ae6f27b}{06692}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{06693}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{06694}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a7cf252454c0c27e5d4327bbd3206f}{06695}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{06696}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{06697}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5895ff1c2d076cb10c291c873eedc55}{06698}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{06699}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{06700}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8cdb6c85343e4287d5c07bcff25d58e}{06701}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{06702}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{06703}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa708cd1b36e1ee1cfed89e85620a7c00}{06704}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{06705}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{06706}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae347aead943d5b4c1044a226380b3fda}{06707}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{06708}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_LBD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{06709}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_LBD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2b04e34749fc2ef806327e991dcad8}{06710}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{06711}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{06712}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06713}06713\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06714}06714\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d7d8f36a92c78b93ab1a3e4011b771}{06715}}\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{06716}}\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{06717}}\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06718}06718\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06719}06719\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c70e9b7c797d9a6e1e7a4e4e645ef1}{06720}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{06721}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\_Msk\ \ \ \ (0xFUL\ <<\ USART\_BRR\_DIV\_Fraction\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{06722}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_Fraction\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21895f823b1422a7af307b0656560058}{06723}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{06724}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\_Msk\ \ \ \ (0xFFFUL\ <<\ USART\_BRR\_DIV\_Mantissa\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{06725}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_Mantissa\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06726}06726\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06727}06727\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23eec4bbb3ac06c22aff3355f965457a}{06728}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{06729}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_SBK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{06730}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_SBK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a90f545fa1ee315c277fd0f06f2274}{06731}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{06732}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{06733}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{06734}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{06735}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{06736}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{06737}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{06738}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{06739}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{06740}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{06741}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{06742}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232ea76bad178a6e945fe573c2dc984}{06743}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{06744}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{06745}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{06746}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{06747}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{06748}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931210415f36d727f75bfc856aed9ef}{06749}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{06750}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{06751}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{06752}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{06753}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{06754}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{06755}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{06756}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{06757}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{06758}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{06759}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{06760}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{06761}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{06762}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{06763}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{06764}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{06765}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{06766}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{06767}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{06768}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{06769}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{06770}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{06771}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{06772}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06773}06773\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06774}06774\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{06775}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{06776}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{06777}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{06778}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{06779}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{06780}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{06781}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{06782}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{06783}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{06784}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{06785}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{06786}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{06787}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{06788}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{06789}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{06790}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{06791}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{06792}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{06793}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{06794}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{06795}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06796}06796\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{06797}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{06798}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{06799}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{06800}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{06801}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06802}06802\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{06803}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{06804}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{06805}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06806}06806\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06807}06807\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{06808}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{06809}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{06810}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{06811}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{06812}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{06813}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{06814}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{06815}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{06816}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{06817}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{06818}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{06819}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{06820}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{06821}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{06822}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{06823}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{06824}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{06825}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{06826}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{06827}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{06828}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{06829}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{06830}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{06831}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{06832}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{06833}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{06834}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{06835}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{06836}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{06837}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{06838}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{06839}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{06840}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{06841}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{06842}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{06843}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06844}06844\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06845}06845\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{06846}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{06847}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{06848}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{06849}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{06850}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{06851}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{06852}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{06853}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{06854}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{06855}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{06856}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06857}06857\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{06858}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{06859}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{06860}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06861}06861\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06862}06862\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06863}06863\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06864}06864\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06865}06865\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06866}06866\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06867}06867\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{06868}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{06869}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{06870}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{06871}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{06872}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{06873}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{06874}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{06875}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{06876}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{06877}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06878}06878\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{06879}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{06880}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{06881}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{06882}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{06883}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{06884}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{06885}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06886}06886\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{06887}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{06888}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{06889}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06890}06890\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06891}06891\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{06892}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{06893}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{06894}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{06895}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{06896}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{06897}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{06898}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{06899}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{06900}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{06901}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06902}06902\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{06903}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{06904}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{06905}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_2}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{06906}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_3}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{06907}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_4}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{06908}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_5}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{06909}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_6}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06910}06910\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{06911}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{06912}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x3UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{06913}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{06914}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{06915}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06916}06916\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{06917}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_0}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{06918}}\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_1}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06919}06919\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{06920}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{06921}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{06922}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06923}06923\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06924}06924\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{06925}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{06926}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{06927}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06928}06928\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06929}06929\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06930}06930\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06931}06931\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06932}06932\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06933}06933\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06934}06934\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06935}06935\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05a229877e557798dfbabe7188d7a54}{06936}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{06937}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{06938}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{06939}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{06940}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{06941}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06942}06942\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06943}06943\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b996a2be01fbeeaa868603c7bca6044}{06944}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{06945}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_SLEEP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{06946}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998b25ffd43297001c2f20ebb04fbcc9}{06947}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{06948}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{06949}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74521b2e06cd16f46ea5987d82f9ff19}{06950}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{06951}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{06952}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1af4b18b8c9ce4001dd363e6626e7}{06953}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{06954}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_IOEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{06955}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06956}06956\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{06957}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{06958}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{06959}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{06960}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{06961}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06962}06962\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06963}06963\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1\_FZ\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5218cc7d400bfb220c42a80b3a2a0603}{06964}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{06965}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{06966}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603706e632bf2df878b8ba6fc0c4736}{06967}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{06968}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{06969}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004684cb88ffb723509a9ca4193e78ec}{06970}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{06971}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{06972}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad459d6930c29babb7672cd26d0ea9b}{06973}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{06974}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{06975}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb0a55a4b7c9c3deeb61568b9c7e85c}{06976}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{06977}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{06978}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303e9dea0617bb3f03a8cc825005d6ce}{06979}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{06980}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{06981}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc66781299067fbbec7d1be708314c17}{06982}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{06983}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{06984}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed17473b82eef114ea7d1c629e5271c}{06985}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C4\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c62689036837252c405b86956e4a84}{06986}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C4\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C4\_SMBUS\_TIMEOUT\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edafa8f31c2233a4368d66ce35bfada}{06987}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C4\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C4\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a606db87b49504fc17760eba9290d}{06988}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{06989}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{06990}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ce10efced0708fe63650e0f855c3d}{06991}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{06992}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}{06993}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06994}06994\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06995}06995\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB2\_FZ\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b30844d430324cfe63e4932275a6978}{06996}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{06997}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{06998}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l06999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fc3b8c8d5cbb8695e7cec3153bbe65}{06999}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{07000}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{07001}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd5b307e8d9992857942180b6f7358f}{07002}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{07003}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{07004}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07008}07008\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07012}07012\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07016}07016\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07017}07017\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07018}\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{07018}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07019}07019\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07020}\mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{07020}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07021}07021\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07022}\mbox{\hyperlink{group___exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{07022}}\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07023}07023\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07024}07024\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07025}\mbox{\hyperlink{group___exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{07025}}\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DAC1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07026}07026\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07027}07027\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07028}07028\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07029}\mbox{\hyperlink{group___exported__macros_gafd60def465da605e33644e28072aee9c}{07029}}\ \textcolor{preprocessor}{\#define\ IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Stream0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07030}07030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07031}07031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07032}07032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07033}07033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07034}07034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07035}07035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07036}07036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07037}07037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07038}07038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07039}07039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07040}07040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07041}07041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07042}07042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07043}07043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07044}07044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream7))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07045}07045\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07046}07046\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07047}\mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{07047}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07048}07048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07049}07049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07050}07050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOH))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07051}07051\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07052}07052\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07053}\mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{07053}}\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07054}07054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07055}07055\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07056}07056\ \textcolor{comment}{/*******************************\ SMBUS\ Instances\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07057}\mbox{\hyperlink{group___exported__macros_ga85b79d63f4643c0de9a7519290a0eceb}{07057}}\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE\ \ \ \ \ \ \ \ \ IS\_I2C\_ALL\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07058}07058\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07059}07059\ \textcolor{comment}{/********************************\ I2S\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07060}\mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{07060}}\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07061}07061\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07062}07062\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07063}07063\ \textcolor{comment}{/*******************************\ LPTIM\ Instances\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07064}\mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{07064}}\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07065}07065\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07066}07066\ \textcolor{comment}{/*******************************\ RNG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07067}\mbox{\hyperlink{group___exported__macros_ga7369db258c1b8931b427262d0673751f}{07067}}\ \textcolor{preprocessor}{\#define\ IS\_RNG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RNG)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07068}07068\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07069}07069\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07070}07070\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07071}07071\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07072}\mbox{\hyperlink{group___exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{07072}}\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07073}07073\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07074}07074\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07075}07075\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07076}\mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{07076}}\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07077}07077\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07078}07078\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07079}07079\ \textcolor{comment}{/***************************\ SPI\ Extended\ Instances\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07080}\mbox{\hyperlink{group___exported__macros_gab0369be2387a328b352e8e05599dfc36}{07080}}\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE\_EXT(INSTANCE)\ ((INSTANCE)\ ==\ SPI1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07081}07081\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07082}\mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{07082}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07083}07083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07084}07084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07085}07085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07086}07086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07087}07087\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07088}07088\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07089}\mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{07089}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07090}07090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07091}07091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07092}07092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07093}07093\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07094}07094\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07095}\mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{07095}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07096}07096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07097}07097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07098}07098\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07099}07099\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07100}\mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{07100}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07101}07101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07102}07102\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07103}07103\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07104}\mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{07104}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07105}07105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07106}07106\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07107}07107\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ Advanced-\/control\ timers\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07108}\mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{07108}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07109}07109\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07110}07110\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07111}\mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{07111}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07112}07112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07113}07113\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07114}07114\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (UDE)\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07115}\mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{07115}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07116}07116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07117}07117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07118}07118\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07119}07119\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (CCxDE)\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07120}\mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{07120}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07121}07121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07122}07122\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07123}07123\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (COMDE)\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07124}\mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{07124}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07125}07125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07126}07126\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07127}07127\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07128}\mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{07128}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07129}07129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07130}07130\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07131}07131\ \textcolor{comment}{/******\ TIM\ Instances\ :\ master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07132}\mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{07132}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07133}07133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07134}07134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07135}07135\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07136}07136\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07137}\mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{07137}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07138}07138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07139}07139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07140}07140\ \textcolor{comment}{/**********************\ TIM\ Instances\ :\ 32\ bit\ Counter\ ************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07141}\mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{07141}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)((INSTANCE)\ ==\ TIM5)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07142}07142\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07143}07143\ \textcolor{comment}{/*****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07144}\mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{07144}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07145}07145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07146}07146\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07147}07147\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07148}\mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{07148}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07149}07149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07150}07150\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07151}07151\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07152}\mbox{\hyperlink{group___exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{07152}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07153}07153\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07154}07154\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07155}07155\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07156}07156\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07157}07157\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07158}07158\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07159}07159\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM5)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07160}07160\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07161}07161\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07162}07162\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07163}07163\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07164}07164\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07165}07165\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM9)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07166}07166\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07167}07167\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07168}07168\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07169}07169\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM11)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07170}07170\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07171}07171\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07172}07172\ \textcolor{comment}{/************\ TIM\ Instances\ :\ complementary\ output(s)\ available\ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07173}\mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{07173}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07174}07174\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07175}07175\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07176}07176\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07177}07177\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07178}07178\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07179}07179\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07180}\mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{07180}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07181}07181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07182}07182\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07183}07183\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07184}\mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{07184}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07185}07185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07186}07186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07187}07187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07188}07188\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07189}07189\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07190}07190\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07191}\mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{07191}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07192}07192\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07193}07193\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07194}\mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{07194}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07195}07195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07196}07196\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07197}07197\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07198}\mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{07198}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07199}07199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07200}07200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07201}07201\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07202}07202\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07203}\mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{07203}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07204}07204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07205}07205\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07206}07206\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs\ ******/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07207}\mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{07207}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07208}07208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07209}07209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07210}07210\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07211}07211\ \textcolor{comment}{/**********\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07212}\mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{07212}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07213}07213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07214}07214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07215}07215\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07216}07216\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07217}\mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{07217}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07218}07218\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07219}07219\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07220}\mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{07220}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07221}07221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07222}07222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07223}07223\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07224}\mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{07224}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07225}07225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07226}07226\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07227}\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{07227}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07228}07228\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07229}07229\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07230}\mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{07230}}\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07231}07231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07232}07232\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07233}07233\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07234}\mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{07234}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07235}07235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07236}07236\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07237}07237\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07238}\mbox{\hyperlink{group___exported__macros_ga14e4b19f7c750110f6c27cf26347ba45}{07238}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE\ \ \ \ \ \ \ \ \ \ IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07239}07239\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07240}07240\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07241}\mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{07241}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07242}07242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07243}07243\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07244}\mbox{\hyperlink{group___exported__macros_gaf7905bb5a02acf0e92ddf40bdd8dcdc0}{07244}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE\ \ \ \ \ \ \ \ \ \ IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07245}07245\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07246}07246\ \textcolor{comment}{/*********************\ UART\ Instances\ :\ Smart\ card\ mode\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07247}\mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{07247}}\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07248}07248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07249}07249\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07250}07250\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07251}\mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{07251}}\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07252}07252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07253}07253\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07254}07254\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07255}\mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{07255}}\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07256}07256\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07257}07257\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07258}\mbox{\hyperlink{group___exported__macros_gac2a8aaec233e19987232455643a04d6f}{07258}}\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07259}07259\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07260}07260\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07261}07261\ \textcolor{comment}{/*****************************\ FMPI2C\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07262}\mbox{\hyperlink{group___exported__macros_ga0e0b999a82562c4a2e04e51ebd1fa99e}{07262}}\ \textcolor{preprocessor}{\#define\ IS\_FMPI2C\_ALL\_INSTANCE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMPI2C1)}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07263}\mbox{\hyperlink{group___exported__macros_gab238496a463a67da4d4dc20cbb60a9ad}{07263}}\ \textcolor{preprocessor}{\#define\ IS\_FMPSMBUS\_ALL\_INSTANCE\ \ \ \ \ \ \ \ \ IS\_FMPI2C\_ALL\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07264}07264\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07265}07265\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07266}07266\ \textcolor{comment}{\ *\ @brief\ Specific\ devices\ reset\ values\ definitions}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07267}07267\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07268}\mbox{\hyperlink{group___exported__macros_gab0a3c8475d96f7bb0c8a6b8a7e0c943c}{07268}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_RST\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x7F003010U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07269}\mbox{\hyperlink{group___exported__macros_gab5ca7e3fcb49274bb60c660221bbca5b}{07269}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_RST\_VALUE\ \ \ \ \ \ \ \ \ \ \ 0x24003000U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07270}07270\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07271}\mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{07271}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\ \ \ \ \ \ \ \ \ \ \ 100000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07272}\mbox{\hyperlink{group___exported__macros_ga152c4bb0b78589a06d72e0170dd3b304}{07272}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\_SCALE1\ \ \ \ RCC\_MAX\_FREQUENCY\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07273}\mbox{\hyperlink{group___exported__macros_gafcb2c5211d9cbed86b111c83a0ce427b}{07273}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\_SCALE2\ \ \ \ \ 84000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07274}\mbox{\hyperlink{group___exported__macros_ga60fbed15643b623aa4541b9d8828d0f1}{07274}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\_SCALE3\ \ \ \ \ 64000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07275}\mbox{\hyperlink{group___exported__macros_ga85746dffdc6d015f5142d7e16489ca84}{07275}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_OUTPUT\_MIN\ \ \ \ \ \ \ 100000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07276}\mbox{\hyperlink{group___exported__macros_ga288d68c2604cea8548eccdef3873923f}{07276}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_INPUT\_MIN\ \ \ \ \ \ \ \ \ \ \ 950000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07277}\mbox{\hyperlink{group___exported__macros_gad3fd37dbfa74739a3c698ab4755fa27e}{07277}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_INPUT\_MAX\ \ \ \ \ \ \ \ \ \ 2100000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07278}\mbox{\hyperlink{group___exported__macros_gaba6ddae0375763847f8dc3e91173d714}{07278}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_OUTPUT\_MAX\ \ \ \ \ \ \ 432000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07279}07279\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07280}\mbox{\hyperlink{group___exported__macros_ga6015e60e123ddde47bb3ddfab170c5a1}{07280}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLN\_MIN\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 50U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07281}\mbox{\hyperlink{group___exported__macros_ga9d6c2fd92a420bb80caf8ca2cadb6a62}{07281}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLN\_MAX\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 432U}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07282}07282\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07283}\mbox{\hyperlink{group___exported__macros_ga980965268c210a75ca5bb1e6b59b4052}{07283}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY1\_FREQ\ \ \ 30000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07284}\mbox{\hyperlink{group___exported__macros_ga53673600707f291baa71c30919f8da98}{07284}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY2\_FREQ\ \ \ 64000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07285}\mbox{\hyperlink{group___exported__macros_ga547cb8d59cf6a2a73a0f76331e4492df}{07285}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY3\_FREQ\ \ \ 90000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07286}07286\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07287}\mbox{\hyperlink{group___exported__macros_ga19ba80e0c72cd041274f831901f302f9}{07287}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY1\_FREQ\ \ \ 30000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07288}\mbox{\hyperlink{group___exported__macros_ga98847021d5de23ea0458b490c74e6299}{07288}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY2\_FREQ\ \ \ 64000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07289}07289\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07290}\mbox{\hyperlink{group___exported__macros_ga322840abc74aeafafe710d45e4f9c7cd}{07290}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE3\_LATENCY1\_FREQ\ \ \ 30000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07291}\mbox{\hyperlink{group___exported__macros_ga9a6fd257610db9111ae2a291825a86d0}{07291}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE3\_LATENCY2\_FREQ\ \ \ 64000000U\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07292}07292\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07293}07293\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07297}07297\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07301}07301\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07305}07305\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07306}07306\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07307}07307\ \}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07308}07308\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07309}07309\ }
\DoxyCodeLine{\Hypertarget{stm32f410tx_8h_source_l07310}07310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F410Tx\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
