# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/reg8file_ip/reg8file_ip.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==reg8file_ip || ORIG_REF_NAME==reg8file_ip}]

# IP: bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/reg8file_ip_reg8file_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==reg8file_ip_reg8file_0_0 || ORIG_REF_NAME==reg8file_ip_reg8file_0_0}]

# XDC: bd/reg8file_ip/reg8file_ip_ooc.xdc
