\hypertarget{classclk__div__seven__seg}{\section{clk\-\_\-div\-\_\-seven\-\_\-seg Entity Reference}
\label{classclk__div__seven__seg}\index{clk\-\_\-div\-\_\-seven\-\_\-seg@{clk\-\_\-div\-\_\-seven\-\_\-seg}}
}


This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.  


Inheritance diagram for clk\-\_\-div\-\_\-seven\-\_\-seg\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classclk__div__seven__seg}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classclk__div__seven__seg_1_1Behavioral}{Behavioral} architecture
\begin{DoxyCompactList}\small\item\em Architecture of the \hyperlink{classclk__div__seven__seg}{clk\-\_\-div\-\_\-seven\-\_\-seg}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classclk__div__seven__seg_ae4f03c286607f3181e16b9aa12d0c6d4}{\hyperlink{classclk__div__seven__seg_ae4f03c286607f3181e16b9aa12d0c6d4}{I\-E\-E\-E} }\label{classclk__div__seven__seg_ae4f03c286607f3181e16b9aa12d0c6d4}

\begin{DoxyCompactList}\small\item\em Use of standard library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classclk__div__seven__seg_a68c233289eaf7d2601307bdd93b4c299}{\hyperlink{classclk__div__seven__seg_a68c233289eaf7d2601307bdd93b4c299}{I\-E\-E\-E.\-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-1164.\-all}   }\label{classclk__div__seven__seg_a68c233289eaf7d2601307bdd93b4c299}

\begin{DoxyCompactList}\small\item\em Use of standard logic arguments. \end{DoxyCompactList}\item 
\hypertarget{classclk__div__seven__seg_a7c135c43c66ccd7f22abe5f6211788a5}{\hyperlink{classclk__div__seven__seg_a7c135c43c66ccd7f22abe5f6211788a5}{I\-E\-E\-E.\-N\-U\-M\-E\-R\-I\-C\-\_\-\-S\-T\-D.\-all}   }\label{classclk__div__seven__seg_a7c135c43c66ccd7f22abe5f6211788a5}

\begin{DoxyCompactList}\small\item\em Use of standard numerical arguments. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classclk__div__seven__seg_a8e97268cd0d50c552668e2c1d8719c2c}{\hyperlink{classclk__div__seven__seg_a8e97268cd0d50c552668e2c1d8719c2c}{counterbits} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }}}}\label{classclk__div__seven__seg_a8e97268cd0d50c552668e2c1d8719c2c}

\begin{DoxyCompactList}\small\item\em A generic for setting the bits of the counter. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classclk__div__seven__seg_a8120037e0ee47c35ba2d79242209c72e}{\hyperlink{classclk__div__seven__seg_a8120037e0ee47c35ba2d79242209c72e}{clk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classclk__div__seven__seg_a8120037e0ee47c35ba2d79242209c72e}

\begin{DoxyCompactList}\small\item\em Clock for counter and registers. \end{DoxyCompactList}\item 
\hypertarget{classclk__div__seven__seg_aba021aec4b477b89079bb58ccadcc67e}{\hyperlink{classclk__div__seven__seg_aba021aec4b477b89079bb58ccadcc67e}{rstn}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classclk__div__seven__seg_aba021aec4b477b89079bb58ccadcc67e}

\begin{DoxyCompactList}\small\item\em Global reset, active low. \end{DoxyCompactList}\item 
\hypertarget{classclk__div__seven__seg_a222a9878f2d09833d2a12c83c451bbd4}{\hyperlink{classclk__div__seven__seg_a222a9878f2d09833d2a12c83c451bbd4}{slow\-\_\-clk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classclk__div__seven__seg_a222a9878f2d09833d2a12c83c451bbd4}

\begin{DoxyCompactList}\small\item\em The output slower clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This component takes the system clock divides it for Seven segment displays. This is done by implementing counters. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{clk__div__seven__seg_8vhd}{clk\-\_\-div\-\_\-seven\-\_\-seg.\-vhd}\end{DoxyCompactItemize}
