INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/ip/rom_1024x32b/sim/rom_1024x32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_1024x32b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/clk_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/comparer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_sim
