DUT:
    Module: alu
    Dependencies:
        Packages: 
            core_types_pkg.vh: core_types_pkg
        Includes:
    Parameters: 
    Ports:
        Clock: CLK
        Active_Low_Reset: nRST
        In: 
          op: '[3:0]'
          A: '[31:0]'
          B: '[31:0]'
        Out:
          out: '[31:0]'

Testbench:
    Modport:

Output_Path: ../../uvm/alu/MyUVMF_output


        
