
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.106993                       # Number of seconds simulated
sim_ticks                                1106992611000                       # Number of ticks simulated
final_tick                               1106992611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257769                       # Simulator instruction rate (inst/s)
host_op_rate                                   418006                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              566067214                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663664                       # Number of bytes of host memory used
host_seconds                                  1955.59                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18408384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18431040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16954944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16954944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           287631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        264921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16629184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16649650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15316221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15316221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15316221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16629184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31965872                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2213985222                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446081                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629962                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629962                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855533                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741295                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904580                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2213985222                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014342     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446081                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.330673                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923849                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923849                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629879                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096046                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301725925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301725925                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301725925                       # number of overall hits
system.cpu.dcache.overall_hits::total       301725925                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616096                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       278600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278600                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       894696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       894696                       # number of overall misses
system.cpu.dcache.overall_misses::total        894696                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 104845659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104845659000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23014161000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23014161000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 127859820000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127859820000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 127859820000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127859820000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002956                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 170177.470719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 170177.470719                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82606.464465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82606.464465                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 142908.675125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 142908.675125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 142908.675125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 142908.675125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657658                       # number of writebacks
system.cpu.dcache.writebacks::total            657658                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       278600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       278600                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       894696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       894696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       894696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894696                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 104229563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104229563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22735561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22735561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126965124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126965124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126965124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126965124000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002956                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 169177.470719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 169177.470719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81606.464465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81606.464465                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 141908.675125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 141908.675125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 141908.675125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 141908.675125                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682095                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.475077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1913376.217514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.475077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670716                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334827                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334827                       # number of overall hits
system.cpu.icache.overall_hits::total       677334827                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     72041000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72041000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     72041000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72041000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     72041000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72041000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 203505.649718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 203505.649718                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 203505.649718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 203505.649718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 203505.649718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 203505.649718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     71687000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71687000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     71687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     71687000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71687000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 202505.649718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 202505.649718                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 202505.649718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 202505.649718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 202505.649718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 202505.649718                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.592229                       # Cycle average of tags in use
system.l2.tags.total_refs                     1577180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.039902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.017268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.927097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.647864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1531                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13136370                       # Number of tag accesses
system.l2.tags.data_accesses                 13136370                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657658                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657658                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data            212089                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               212089                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3076                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161153                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164229                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164229                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164229                       # number of overall hits
system.l2.overall_hits::total                  164229                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455297                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518378                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518732                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data             518378                       # number of overall misses
system.l2.overall_misses::total                518732                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20058428500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20058428500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     71156000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 101613312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101684468500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      71156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  121671741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121742897000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     71156000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 121671741000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121742897000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657658                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        212089                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           212089                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682961                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682961                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953752                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738579                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759534                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759534                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 316204.437613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 316204.437613                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 201005.649718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 223353.942142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 223336.566022                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 201005.649718                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 234716.251461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234693.246223                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 201005.649718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 234716.251461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234693.246223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508269                       # number of writebacks
system.l2.writebacks::total                    508269                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455297                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518732                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19424078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19424078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     67616000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  97063882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97131498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     67616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 116487961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116555577000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     67616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 116487961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116555577000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738579                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759534                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 306204.437613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 306204.437613                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 191005.649718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 213353.942142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213336.566022                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 191005.649718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 224716.251461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224693.246223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 191005.649718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 224716.251461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224693.246223                       # average overall mshr miss latency
system.l2.replacements                         516778                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.880861                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035136                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    287999                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.594235                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.893006                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.117260                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16143.870595                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000055                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000556                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985344                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985955                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               16960152831                       # Number of tag accesses
system.l3.tags.data_accesses              16960152831                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508269                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508269                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                695                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   695                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         230052                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            230052                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                230747                       # number of demand (read+write) hits
system.l3.demand_hits::total                   230747                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               230747                       # number of overall hits
system.l3.overall_hits::total                  230747                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62740                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62740                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       224891                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          225245                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              287631                       # number of demand (read+write) misses
system.l3.demand_misses::total                 287985                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data             287631                       # number of overall misses
system.l3.overall_misses::total                287985                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18714826000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18714826000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     63722000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  88263651500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  88327373500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      63722000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  106978477500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     107042199500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     63722000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 106978477500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    107042199500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508269                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508269                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455297                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518378                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518732                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518378                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518732                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989044                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989044                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.494328                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.494721                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.554867                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.555171                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.554867                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.555171                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 298291.775582                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 298291.775582                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 180005.649718                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 392473.026933                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 392139.108526                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 180005.649718                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 371929.581651                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 371693.662864                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 180005.649718                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 371929.581651                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 371693.662864                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               264921                       # number of writebacks
system.l3.writebacks::total                    264921                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62740                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62740                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       224891                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       225245                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         287631                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            287985                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        287631                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           287985                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17710986000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17710986000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     58058000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  84665395500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  84723453500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     58058000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 102376381500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 102434439500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     58058000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 102376381500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 102434439500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989044                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989044                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.494328                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.494721                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.554867                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.555171                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.554867                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.555171                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 282291.775582                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 282291.775582                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 164005.649718                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 376473.026933                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 376139.108526                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 164005.649718                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 355929.581651                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 355693.662864                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 164005.649718                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 355929.581651                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 355693.662864                       # average overall mshr miss latency
system.l3.replacements                         271615                       # number of replacements
system.membus.snoop_filter.tot_requests        559318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       271333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             225245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       264921                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6412                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225245                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       847303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       847303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35385984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35385984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35385984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287985                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1619002000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1439925000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1577193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            668                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1165927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          212089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         212089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616450                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2471487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2472243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85776960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85799616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          517072                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32529216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1412122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000473                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1411454     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    668      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1412122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1446254500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129955000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035148                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            294                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1106992611000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455297                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       773190                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14841                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455297                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553880                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65728064                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          271615                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16954944                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           790347                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000372                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.019283                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 790053     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    294      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             790347                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025843000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778098000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
