<stg><name>dense_latency<ap_ufixed<15, 0, 4, 0, 0>, ap_fixed<14, 6, 5, 3, 0>, config5></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1694

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1 %data_31_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_31_val

]]></Node>
<StgValue><ssdm name="data_31_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:2 %data_30_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:3 %data_29_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:4 %data_28_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:5 %data_27_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:6 %data_26_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_26_val

]]></Node>
<StgValue><ssdm name="data_26_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:7 %data_25_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_25_val

]]></Node>
<StgValue><ssdm name="data_25_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:8 %data_24_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:9 %data_23_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:10 %data_22_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:11 %data_21_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:12 %data_20_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_20_val

]]></Node>
<StgValue><ssdm name="data_20_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:13 %data_19_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_19_val

]]></Node>
<StgValue><ssdm name="data_19_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:14 %data_18_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_18_val

]]></Node>
<StgValue><ssdm name="data_18_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:15 %data_17_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_17_val

]]></Node>
<StgValue><ssdm name="data_17_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:16 %data_16_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_16_val

]]></Node>
<StgValue><ssdm name="data_16_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:17 %data_15_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:18 %data_14_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:19 %data_13_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:20 %data_12_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:21 %data_11_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:22 %data_10_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:23 %data_9_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:24 %data_8_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:25 %data_7_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:26 %data_6_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:27 %data_5_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:28 %data_4_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:29 %data_3_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:30 %data_2_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:31 %data_1_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:32 %data_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:33 %zext_ln40 = zext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:34 %zext_ln40_1 = zext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:35 %zext_ln40_2 = zext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:36 %zext_ln40_3 = zext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:37 %zext_ln40_4 = zext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:38 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_387

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:39 %mul_ln73 = mul i17 %zext_ln40_4, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:40 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:41 %rend1026 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_387, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend1026"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:42 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_375

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:43 %mul_ln73_1 = mul i19 %zext_ln40_3, i19 524280

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:44 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:45 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_1, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:46 %sext_ln41 = sext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:47 %rend1024 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_375, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend1024"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:48 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_371

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:49 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_0_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:50 %rend1020 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_371, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend1020"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:51 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_373

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:52 %mul_ln73_2 = mul i20 %zext_ln40_2, i20 1048567

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:53 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:54 %trunc_ln41_1 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_2, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:55 %sext_ln41_1 = sext i9 %trunc_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:56 %rend1018 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_373, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend1018"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:57 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_423

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:58 %mul_ln73_3 = mul i18 %zext_ln40_1, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:59 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_3, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:60 %trunc_ln41_2 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_3, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:61 %sext_ln41_2 = sext i7 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:62 %rend1016 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_423, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend1016"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:63 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_382

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:64 %sub_ln73 = sub i16 0, i16 %zext_ln40

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:65 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:66 %trunc_ln41_3 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:67 %sext_ln41_3 = sext i5 %trunc_ln41_3

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:68 %sext_ln41_4 = sext i5 %trunc_ln41_3

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:69 %rend1014 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_382, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend1014"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:70 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_367

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:71 %mul_ln73_4 = mul i18 %zext_ln40_1, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:72 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:73 %rend1010 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_367, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend1010"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:74 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_380

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:75 %mul_ln73_5 = mul i18 %zext_ln40_1, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:76 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:77 %trunc_ln41_4 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_5, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:78 %sext_ln41_5 = sext i7 %trunc_ln41_4

]]></Node>
<StgValue><ssdm name="sext_ln41_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:79 %rend1008 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_380, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend1008"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:80 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_420

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:81 %mul_ln73_6 = mul i19 %zext_ln40_3, i19 9

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:82 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:83 %rend1004 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_420, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend1004"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:84 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_406

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:85 %mul_ln73_7 = mul i17 %zext_ln40_4, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:86 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_7, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:87 %trunc_ln41_5 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_7, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:88 %sext_ln41_6 = sext i6 %trunc_ln41_5

]]></Node>
<StgValue><ssdm name="sext_ln41_6"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:89 %rend1002 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_406, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend1002"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:90 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_422

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:91 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:92 %rend996 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_422, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend996"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:93 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:94 %mul_ln73_8 = mul i18 %zext_ln40_1, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:95 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:96 %rend994 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend994"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:97 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_417

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:98 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:99 %rend990 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_417, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend990"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:100 %zext_ln40_5 = zext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:101 %zext_ln40_6 = zext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:102 %zext_ln40_7 = zext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:103 %zext_ln40_8 = zext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:104 %zext_ln40_9 = zext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:105 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_419

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:106 %sub_ln73_1 = sub i16 0, i16 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:107 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:108 %trunc_ln41_6 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_1, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:109 %sext_ln41_7 = sext i5 %trunc_ln41_6

]]></Node>
<StgValue><ssdm name="sext_ln41_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:110 %sext_ln41_8 = sext i5 %trunc_ln41_6

]]></Node>
<StgValue><ssdm name="sext_ln41_8"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:111 %rend988 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_419, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend988"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:112 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:113 %mul_ln73_9 = mul i17 %zext_ln40_8, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:114 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:115 %rend986 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend986"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:116 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:117 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_1_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:118 %rend984 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend984"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:119 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_359

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:120 %mul_ln73_10 = mul i20 %zext_ln40_7, i20 26

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:121 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_10, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:122 %rend982 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_359, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend982"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:123 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_358

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:124 %mul_ln73_11 = mul i18 %zext_ln40_6, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:125 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_11, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:126 %rend980 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_358, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend980"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:127 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_401

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:128 %mul_ln73_12 = mul i19 %zext_ln40_5, i19 524280

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:129 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:130 %trunc_ln41_7 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_12, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:131 %sext_ln41_9 = sext i8 %trunc_ln41_7

]]></Node>
<StgValue><ssdm name="sext_ln41_9"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:132 %rend978 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_401, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend978"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:133 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_370

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:134 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:135 %rend974 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_370, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend974"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:136 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_399

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:137 %mul_ln73_13 = mul i19 %zext_ln40_5, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:138 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:139 %trunc_ln41_8 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_13, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:140 %sext_ln41_10 = sext i8 %trunc_ln41_8

]]></Node>
<StgValue><ssdm name="sext_ln41_10"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:141 %rend972 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_399, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend972"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:142 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_412

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:143 %mul_ln73_14 = mul i17 %zext_ln40_8, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:144 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:145 %trunc_ln41_9 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_14, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:146 %sext_ln41_11 = sext i6 %trunc_ln41_9

]]></Node>
<StgValue><ssdm name="sext_ln41_11"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:147 %sext_ln41_12 = sext i6 %trunc_ln41_9

]]></Node>
<StgValue><ssdm name="sext_ln41_12"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:148 %rend968 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_412, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend968"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:149 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_398

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:150 %mul_ln73_15 = mul i19 %zext_ln40_5, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:151 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_15, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:152 %rend966 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_398, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend966"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:153 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_366

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:154 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_1_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:155 %rend964 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_366, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend964"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:156 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_350

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:157 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:158 %rend960 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_350, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend960"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:159 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_404

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:160 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:161 %rend958 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_404, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend958"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:162 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_362

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:163 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:164 %rend956 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_362, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend956"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:165 %zext_ln40_10 = zext i15 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="22" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:166 %zext_ln40_11 = zext i15 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:167 %zext_ln40_12 = zext i15 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:168 %zext_ln40_13 = zext i15 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:169 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_403

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:170 %sub_ln73_2 = sub i16 0, i16 %zext_ln40_13

]]></Node>
<StgValue><ssdm name="sub_ln73_2"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:171 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:172 %trunc_ln41_s = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_2, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_s"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:173 %sext_ln41_13 = sext i5 %trunc_ln41_s

]]></Node>
<StgValue><ssdm name="sext_ln41_13"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:174 %sext_ln41_14 = sext i5 %trunc_ln41_s

]]></Node>
<StgValue><ssdm name="sext_ln41_14"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:175 %sext_ln41_15 = sext i5 %trunc_ln41_s

]]></Node>
<StgValue><ssdm name="sext_ln41_15"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:176 %rend952 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_403, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend952"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:177 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_345

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:178 %mul_ln73_16 = mul i17 %zext_ln40_12, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:179 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:180 %rend946 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_345, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend946"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:181 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_224

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.511:182 %mul_ln73_17 = mul i22 %zext_ln40_11, i22 4194266

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:183 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:184 %trunc_ln41_10 = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %mul_ln73_17, i32 11, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:185 %sext_ln41_16 = sext i11 %trunc_ln41_10

]]></Node>
<StgValue><ssdm name="sext_ln41_16"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:186 %rend944 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_224, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend944"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:187 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_357

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:188 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:189 %rend942 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_357, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend942"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:190 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_328

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:191 %mul_ln73_18 = mul i17 %zext_ln40_12, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:192 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:193 %trunc_ln41_11 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_18, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:194 %sext_ln41_17 = sext i6 %trunc_ln41_11

]]></Node>
<StgValue><ssdm name="sext_ln41_17"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:195 %rend940 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_328, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend940"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:196 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_368

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:197 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:198 %rend938 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_368, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend938"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:199 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_353

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:200 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:201 %rend934 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_353, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend934"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:202 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_220

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:203 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:204 %rend930 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_220, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend930"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:205 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_352

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:206 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_2_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:207 %rend928 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_352, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend928"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:208 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_288

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:209 %mul_ln73_19 = mul i18 %zext_ln40_10, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:210 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_19, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:211 %trunc_ln41_12 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_19, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:212 %sext_ln41_18 = sext i7 %trunc_ln41_12

]]></Node>
<StgValue><ssdm name="sext_ln41_18"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:213 %sext_ln41_19 = sext i7 %trunc_ln41_12

]]></Node>
<StgValue><ssdm name="sext_ln41_19"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:214 %rend926 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_288, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend926"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:215 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_325

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:216 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:217 %rend924 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_325, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend924"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:218 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_216

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:219 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_19, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:220 %rend922 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_216, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend922"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:221 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_338

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:222 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:223 %rend920 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_338, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend920"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:224 %zext_ln40_14 = zext i15 %data_3_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:225 %zext_ln40_15 = zext i15 %data_3_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:226 %zext_ln40_16 = zext i15 %data_3_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_16"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:227 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_272

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:228 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_3_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:229 %rend918 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_272, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend918"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:230 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_323

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:231 %mul_ln73_20 = mul i17 %zext_ln40_16, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:232 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:233 %trunc_ln41_13 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_20, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:234 %sext_ln41_20 = sext i6 %trunc_ln41_13

]]></Node>
<StgValue><ssdm name="sext_ln41_20"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:235 %sext_ln41_21 = sext i6 %trunc_ln41_13

]]></Node>
<StgValue><ssdm name="sext_ln41_21"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:236 %sext_ln41_22 = sext i6 %trunc_ln41_13

]]></Node>
<StgValue><ssdm name="sext_ln41_22"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:237 %rend916 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_323, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend916"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:238 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_332

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:239 %mul_ln73_21 = mul i17 %zext_ln40_16, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:240 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:241 %rend914 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_332, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend914"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:242 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_343

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:243 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:244 %rend908 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_343, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend908"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:245 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_410

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:246 %sub_ln73_3 = sub i16 0, i16 %zext_ln40_15

]]></Node>
<StgValue><ssdm name="sub_ln73_3"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:247 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_3, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:248 %trunc_ln41_14 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_3, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:249 %sext_ln41_23 = sext i5 %trunc_ln41_14

]]></Node>
<StgValue><ssdm name="sext_ln41_23"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:250 %rend900 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_410, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend900"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:251 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_329

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:252 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:253 %rend898 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_329, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend898"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:254 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_262

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:255 %mul_ln73_22 = mul i18 %zext_ln40_14, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:256 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_22, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:257 %rend896 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_262, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend896"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:258 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_324

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:259 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_3_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:260 %rend894 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_324, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend894"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:261 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_339

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:262 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:263 %rend892 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_339, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend892"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:264 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_336

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:265 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:266 %rend890 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_336, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend890"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:267 %zext_ln70 = zext i15 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:268 %zext_ln70_1 = zext i15 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:269 %zext_ln70_2 = zext i15 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:270 %zext_ln70_3 = zext i15 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:271 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_333

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:272 %mul_ln73_23 = mul i18 %zext_ln70_3, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:273 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:274 %trunc_ln41_15 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_23, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:275 %sext_ln41_24 = sext i7 %trunc_ln41_15

]]></Node>
<StgValue><ssdm name="sext_ln41_24"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:276 %rend880 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_333, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend880"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:277 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_335

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:278 %mul_ln73_24 = mul i18 %zext_ln70_3, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:279 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_24, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:280 %rend878 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_335, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend878"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:281 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_321

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:282 %mul_ln73_25 = mul i17 %zext_ln70_2, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:283 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_25, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:284 %trunc_ln41_16 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_25, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:285 %sext_ln41_25 = sext i6 %trunc_ln41_16

]]></Node>
<StgValue><ssdm name="sext_ln41_25"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:286 %rend876 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_321, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend876"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:287 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_334

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:288 %mul_ln73_26 = mul i19 %zext_ln70_1, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:289 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:290 %trunc_ln41_17 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_26, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:291 %sext_ln41_26 = sext i8 %trunc_ln41_17

]]></Node>
<StgValue><ssdm name="sext_ln41_26"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:292 %rend874 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_334, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend874"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:293 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_319

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:294 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:295 %rend872 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_319, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend872"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:296 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_318

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:297 %mul_ln73_27 = mul i17 %zext_ln70_2, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:298 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:299 %rend870 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_318, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend870"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:300 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_385

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:301 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:302 %rend868 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_385, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend868"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:303 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_369

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:304 %mul_ln73_28 = mul i19 %zext_ln70_1, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:305 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_28, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:306 %trunc_ln41_18 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_28, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:307 %sext_ln41_27 = sext i8 %trunc_ln41_18

]]></Node>
<StgValue><ssdm name="sext_ln41_27"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:308 %sext_ln41_28 = sext i8 %trunc_ln41_18

]]></Node>
<StgValue><ssdm name="sext_ln41_28"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:309 %rend864 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_369, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend864"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:310 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_342

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:311 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:312 %rend862 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_342, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend862"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:313 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_364

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:314 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_4_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:315 %rend860 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_364, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend860"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:316 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_363

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:317 %sub_ln73_4 = sub i16 0, i16 %zext_ln70

]]></Node>
<StgValue><ssdm name="sub_ln73_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:319 %trunc_ln41_19 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_4, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:320 %sext_ln41_29 = sext i5 %trunc_ln41_19

]]></Node>
<StgValue><ssdm name="sext_ln41_29"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:321 %sext_ln41_30 = sext i5 %trunc_ln41_19

]]></Node>
<StgValue><ssdm name="sext_ln41_30"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:322 %rend858 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_363, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend858"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:323 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_349

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_28, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:325 %rend856 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_349, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend856"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:326 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_365

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_4_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:328 %rend854 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_365, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend854"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:329 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_360

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:330 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_4_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:331 %rend852 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_360, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend852"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:332 %zext_ln40_17 = zext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_17"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:333 %zext_ln40_18 = zext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_18"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:334 %zext_ln40_19 = zext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_19"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:335 %zext_ln40_20 = zext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_20"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:336 %zext_ln40_21 = zext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_21"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:337 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_346

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:338 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:339 %rend848 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_346, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend848"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:340 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_361

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:341 %mul_ln73_29 = mul i17 %zext_ln40_21, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:342 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:343 %trunc_ln41_20 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_29, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_20"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:344 %sext_ln41_31 = sext i6 %trunc_ln41_20

]]></Node>
<StgValue><ssdm name="sext_ln41_31"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:345 %sext_ln41_32 = sext i6 %trunc_ln41_20

]]></Node>
<StgValue><ssdm name="sext_ln41_32"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:346 %rend846 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_361, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend846"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:347 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_240

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:348 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_5_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:349 %rend842 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_240, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend842"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:350 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_306

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:351 %mul_ln73_30 = mul i19 %zext_ln40_20, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:352 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:353 %trunc_ln41_21 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_30, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_21"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:354 %sext_ln41_33 = sext i8 %trunc_ln41_21

]]></Node>
<StgValue><ssdm name="sext_ln41_33"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:355 %rend840 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_306, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend840"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:356 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_305

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:357 %mul_ln73_31 = mul i19 %zext_ln40_20, i19 15

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:358 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_31, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:359 %rend838 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_305, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend838"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:360 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_251

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:361 %mul_ln73_32 = mul i20 %zext_ln40_19, i20 1048563

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:362 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:363 %trunc_ln41_22 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_32, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_22"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:364 %sext_ln41_34 = sext i9 %trunc_ln41_22

]]></Node>
<StgValue><ssdm name="sext_ln41_34"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:365 %rend836 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_251, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend836"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:366 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_317

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:367 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:368 %rend834 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_317, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend834"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:369 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_341

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:370 %sub_ln73_5 = sub i16 0, i16 %zext_ln40_18

]]></Node>
<StgValue><ssdm name="sub_ln73_5"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:371 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:372 %trunc_ln41_23 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_5, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_23"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:373 %sext_ln41_35 = sext i5 %trunc_ln41_23

]]></Node>
<StgValue><ssdm name="sext_ln41_35"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:374 %sext_ln41_36 = sext i5 %trunc_ln41_23

]]></Node>
<StgValue><ssdm name="sext_ln41_36"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:375 %rend832 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_341, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend832"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:376 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_314

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:377 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_5_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:378 %rend830 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_314, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend830"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:379 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_326

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:380 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:381 %rend828 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_326, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend828"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:382 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_298

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:383 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:384 %rend824 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_298, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend824"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:385 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_244

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:386 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:387 %rend818 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_244, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend818"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:388 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_296

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:389 %mul_ln73_33 = mul i18 %zext_ln40_17, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:390 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:391 %trunc_ln41_24 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_33, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_24"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:392 %sext_ln41_37 = sext i7 %trunc_ln41_24

]]></Node>
<StgValue><ssdm name="sext_ln41_37"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:393 %rend816 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_296, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend816"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:394 %zext_ln40_22 = zext i15 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_22"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:395 %zext_ln40_23 = zext i15 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_23"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:396 %zext_ln40_24 = zext i15 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_24"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:397 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_309

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:398 %mul_ln73_34 = mul i17 %zext_ln40_24, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:399 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:400 %trunc_ln41_25 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_34, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_25"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:401 %sext_ln41_38 = sext i6 %trunc_ln41_25

]]></Node>
<StgValue><ssdm name="sext_ln41_38"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:402 %sext_ln41_39 = sext i6 %trunc_ln41_25

]]></Node>
<StgValue><ssdm name="sext_ln41_39"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:403 %rend812 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_309, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend812"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:404 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_294

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:405 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:406 %rend810 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_294, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend810"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:407 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_307

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:408 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_6_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:409 %rend808 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_307, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend808"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:410 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_292

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:411 %mul_ln73_35 = mul i19 %zext_ln40_23, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:412 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:413 %rend806 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_292, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend806"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:414 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_291

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:415 %mul_ln73_36 = mul i19 %zext_ln40_23, i19 14

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:416 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:417 %rend804 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_291, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend804"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:418 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_277

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:419 %mul_ln73_37 = mul i19 %zext_ln40_23, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:420 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:421 %trunc_ln41_26 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_37, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_26"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:422 %sext_ln41_40 = sext i8 %trunc_ln41_26

]]></Node>
<StgValue><ssdm name="sext_ln41_40"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:423 %rend802 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_277, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend802"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:424 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_236

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:425 %mul_ln73_38 = mul i19 %zext_ln40_23, i19 524281

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:426 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:427 %trunc_ln41_27 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_38, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_27"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:428 %sext_ln41_41 = sext i8 %trunc_ln41_27

]]></Node>
<StgValue><ssdm name="sext_ln41_41"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:429 %rend798 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_236, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend798"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:430 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:431 %mul_ln73_39 = mul i18 %zext_ln40_22, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:432 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:433 %rend796 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend796"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:434 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:435 %mul_ln73_40 = mul i18 %zext_ln40_22, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:436 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:437 %rend794 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend794"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:438 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_300

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:439 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:440 %rend788 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_300, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend788"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:441 %zext_ln73 = zext i15 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:442 %sub_ln73_6 = sub i16 0, i16 %zext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73_6"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:443 %trunc_ln41_28 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_6, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_28"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:444 %sext_ln40 = sext i5 %trunc_ln41_28

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:445 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:446 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_6_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:447 %rend784 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend784"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:448 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_290

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:449 %mul_ln73_41 = mul i17 %zext_ln40_24, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:450 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:451 %rend782 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_290, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend782"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:452 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_285

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:453 %mul_ln73_42 = mul i18 %zext_ln40_22, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:454 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_42, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:455 %trunc_ln41_29 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_42, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_29"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:456 %sext_ln41_42 = sext i7 %trunc_ln41_29

]]></Node>
<StgValue><ssdm name="sext_ln41_42"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:457 %rend780 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_285, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend780"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:458 %zext_ln40_25 = zext i15 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_25"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:459 %zext_ln40_26 = zext i15 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_26"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:460 %zext_ln40_27 = zext i15 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_27"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:461 %zext_ln40_28 = zext i15 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_28"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:462 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_271

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:463 %mul_ln73_43 = mul i17 %zext_ln40_28, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:464 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:465 %rend774 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_271, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend774"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:466 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_228

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:467 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_7_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:468 %rend772 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_228, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend772"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:469 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_269

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:470 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_7_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:471 %rend770 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_269, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend770"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:472 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_282

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:473 %mul_ln73_44 = mul i17 %zext_ln40_28, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:474 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:475 %trunc_ln41_30 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_44, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_30"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:476 %sext_ln41_43 = sext i6 %trunc_ln41_30

]]></Node>
<StgValue><ssdm name="sext_ln41_43"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:477 %rend768 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_282, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend768"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:478 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_281

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:479 %mul_ln73_45 = mul i21 %zext_ln40_27, i21 2097123

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:480 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:481 %trunc_ln41_31 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_45, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_31"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:482 %sext_ln41_44 = sext i10 %trunc_ln41_31

]]></Node>
<StgValue><ssdm name="sext_ln41_44"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:483 %rend766 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_281, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend766"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:484 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_280

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:485 %sub_ln73_7 = sub i16 0, i16 %zext_ln40_26

]]></Node>
<StgValue><ssdm name="sub_ln73_7"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:486 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_7, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:487 %trunc_ln41_32 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_7, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_32"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:488 %sext_ln41_45 = sext i5 %trunc_ln41_32

]]></Node>
<StgValue><ssdm name="sext_ln41_45"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:489 %sext_ln41_46 = sext i5 %trunc_ln41_32

]]></Node>
<StgValue><ssdm name="sext_ln41_46"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:490 %rend764 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_280, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend764"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:491 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_302

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:492 %mul_ln73_46 = mul i18 %zext_ln40_25, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:493 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_46, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:494 %rend762 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_302, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend762"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:495 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_266

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:496 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:497 %rend760 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_266, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend760"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:498 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_232

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:499 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_7_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:500 %rend750 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_232, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend750"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:501 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_235

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:502 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:503 %rend748 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_235, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend748"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:504 %rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_303

]]></Node>
<StgValue><ssdm name="rbegin101"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:505 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_7_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:506 %rend746 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_303, i32 %rbegin101

]]></Node>
<StgValue><ssdm name="rend746"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:507 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_276

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:508 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_7_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:509 %rend742 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_276, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend742"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:510 %zext_ln40_29 = zext i15 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_29"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:511 %zext_ln40_30 = zext i15 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_30"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:512 %zext_ln40_31 = zext i15 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_31"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:513 %rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_289

]]></Node>
<StgValue><ssdm name="rbegin103"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:514 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_8_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:515 %rend740 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_289, i32 %rbegin103

]]></Node>
<StgValue><ssdm name="rend740"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:516 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_287

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:517 %mul_ln73_47 = mul i18 %zext_ln40_31, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:518 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_47, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:519 %trunc_ln41_33 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_47, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_33"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:520 %sext_ln41_47 = sext i7 %trunc_ln41_33

]]></Node>
<StgValue><ssdm name="sext_ln41_47"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:521 %rend738 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_287, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend738"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:522 %rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_273

]]></Node>
<StgValue><ssdm name="rbegin105"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:523 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:524 %rend736 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_273, i32 %rbegin105

]]></Node>
<StgValue><ssdm name="rend736"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:525 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_286

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:526 %mul_ln73_48 = mul i19 %zext_ln40_30, i19 9

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:527 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:528 %rend734 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_286, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend734"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:529 %rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_284

]]></Node>
<StgValue><ssdm name="rbegin107"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:530 %mul_ln73_49 = mul i18 %zext_ln40_31, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:531 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_49, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:532 %trunc_ln41_34 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_49, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_34"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:533 %sext_ln41_48 = sext i7 %trunc_ln41_34

]]></Node>
<StgValue><ssdm name="sext_ln41_48"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:534 %sext_ln41_49 = sext i7 %trunc_ln41_34

]]></Node>
<StgValue><ssdm name="sext_ln41_49"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:535 %rend730 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_284, i32 %rbegin107

]]></Node>
<StgValue><ssdm name="rend730"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:536 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_354

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:537 %mul_ln73_50 = mul i19 %zext_ln40_30, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_50"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:538 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_50, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:539 %trunc_ln41_35 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_50, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_35"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:540 %sext_ln41_50 = sext i8 %trunc_ln41_35

]]></Node>
<StgValue><ssdm name="sext_ln41_50"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:541 %rend728 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_354, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend728"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:542 %zext_ln73_1 = zext i15 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:543 %sub_ln73_8 = sub i16 0, i16 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73_8"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:544 %trunc_ln41_36 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_8, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_36"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:545 %sext_ln40_1 = sext i5 %trunc_ln41_36

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:546 %rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_327

]]></Node>
<StgValue><ssdm name="rbegin109"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:547 %mul_ln73_51 = mul i19 %zext_ln40_30, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_51"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:548 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:549 %trunc_ln41_37 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_51, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_37"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:550 %sext_ln41_51 = sext i8 %trunc_ln41_37

]]></Node>
<StgValue><ssdm name="sext_ln41_51"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:551 %rend724 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_327, i32 %rbegin109

]]></Node>
<StgValue><ssdm name="rend724"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:552 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_254

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:553 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:554 %rend722 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_254, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend722"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:555 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_268

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:556 %mul_ln73_52 = mul i17 %zext_ln40_29, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_52"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:557 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:558 %trunc_ln41_38 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_52, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_38"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:559 %sext_ln41_52 = sext i6 %trunc_ln41_38

]]></Node>
<StgValue><ssdm name="sext_ln41_52"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:560 %rend720 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_268, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend720"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:561 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_311

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:562 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:563 %rend718 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_311, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend718"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:564 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_310

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:565 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_47, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:566 %rend716 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_310, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend716"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:567 %rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_348

]]></Node>
<StgValue><ssdm name="rbegin117"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:568 %mul_ln73_53 = mul i17 %zext_ln40_29, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_53"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:569 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_53, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:570 %rend714 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_348, i32 %rbegin117

]]></Node>
<StgValue><ssdm name="rend714"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:571 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_344

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:572 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_8_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:573 %rend712 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_344, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend712"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:574 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_279

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:575 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_49, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:576 %rend708 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_279, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend708"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:577 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_265

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:578 %mul_ln73_54 = mul i19 %zext_ln40_30, i19 524281

]]></Node>
<StgValue><ssdm name="mul_ln73_54"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:579 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:580 %trunc_ln41_39 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_54, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_39"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:581 %sext_ln41_53 = sext i8 %trunc_ln41_39

]]></Node>
<StgValue><ssdm name="sext_ln41_53"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:582 %rend706 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_265, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend706"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:583 %zext_ln40_32 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_32"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:584 %zext_ln40_33 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_33"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:585 %zext_ln40_34 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_34"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:586 %zext_ln40_35 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_35"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:587 %zext_ln40_36 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_36"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:588 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_278

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:589 %mul_ln73_55 = mul i18 %zext_ln40_36, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_55"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:590 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_55, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:591 %rend704 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_278, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend704"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:592 %rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_316

]]></Node>
<StgValue><ssdm name="rbegin125"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:593 %mul_ln73_56 = mul i17 %zext_ln40_35, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_56"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:594 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_56, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:595 %rend702 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_316, i32 %rbegin125

]]></Node>
<StgValue><ssdm name="rend702"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:596 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_301

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:597 %mul_ln73_57 = mul i20 %zext_ln40_34, i20 1048560

]]></Node>
<StgValue><ssdm name="mul_ln73_57"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:598 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:599 %trunc_ln41_40 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_57, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_40"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:600 %sext_ln41_54 = sext i9 %trunc_ln41_40

]]></Node>
<StgValue><ssdm name="sext_ln41_54"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:601 %rend696 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_301, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend696"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:602 %zext_ln73_2 = zext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:603 %sub_ln73_9 = sub i16 0, i16 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="sub_ln73_9"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:604 %trunc_ln41_41 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_9, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_41"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:605 %sext_ln40_2 = sext i5 %trunc_ln41_41

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:606 %rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_270

]]></Node>
<StgValue><ssdm name="rbegin128"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:607 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_9_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:608 %rend684 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_270, i32 %rbegin128

]]></Node>
<StgValue><ssdm name="rend684"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:609 %rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_283

]]></Node>
<StgValue><ssdm name="rbegin130"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:610 %mul_ln73_58 = mul i21 %zext_ln40_33, i21 55

]]></Node>
<StgValue><ssdm name="mul_ln73_58"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:611 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_58, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:612 %rend682 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_283, i32 %rbegin130

]]></Node>
<StgValue><ssdm name="rend682"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:613 %rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_297

]]></Node>
<StgValue><ssdm name="rbegin132"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:614 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_9_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:615 %rend680 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_297, i32 %rbegin132

]]></Node>
<StgValue><ssdm name="rend680"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:616 %rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_889

]]></Node>
<StgValue><ssdm name="rbegin134"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:617 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:618 %rend678 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_889, i32 %rbegin134

]]></Node>
<StgValue><ssdm name="rend678"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:619 %rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_293

]]></Node>
<StgValue><ssdm name="rbegin136"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:620 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_56, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:621 %rend674 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_293, i32 %rbegin136

]]></Node>
<StgValue><ssdm name="rend674"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:622 %rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_252

]]></Node>
<StgValue><ssdm name="rbegin137"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:623 %mul_ln73_59 = mul i19 %zext_ln40_32, i19 10

]]></Node>
<StgValue><ssdm name="mul_ln73_59"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:624 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_59, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:625 %rend672 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_252, i32 %rbegin137

]]></Node>
<StgValue><ssdm name="rend672"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:626 %zext_ln40_37 = zext i15 %data_10_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_37"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:627 %zext_ln40_38 = zext i15 %data_10_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_38"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:628 %zext_ln40_39 = zext i15 %data_10_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_39"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:629 %rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_304

]]></Node>
<StgValue><ssdm name="rbegin138"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:630 %mul_ln73_60 = mul i17 %zext_ln40_39, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_60"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:631 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:632 %trunc_ln41_42 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_60, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_42"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:633 %sext_ln41_55 = sext i6 %trunc_ln41_42

]]></Node>
<StgValue><ssdm name="sext_ln41_55"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:634 %sext_ln41_56 = sext i6 %trunc_ln41_42

]]></Node>
<StgValue><ssdm name="sext_ln41_56"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:635 %rend670 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_304, i32 %rbegin138

]]></Node>
<StgValue><ssdm name="rend670"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:636 %rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_275

]]></Node>
<StgValue><ssdm name="rbegin139"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:637 %mul_ln73_61 = mul i18 %zext_ln40_38, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_61"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:638 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_61, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:639 %trunc_ln41_43 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_61, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_43"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:640 %sext_ln41_57 = sext i7 %trunc_ln41_43

]]></Node>
<StgValue><ssdm name="sext_ln41_57"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:641 %sext_ln41_58 = sext i7 %trunc_ln41_43

]]></Node>
<StgValue><ssdm name="sext_ln41_58"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:642 %rend668 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_275, i32 %rbegin139

]]></Node>
<StgValue><ssdm name="rend668"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:643 %rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_315

]]></Node>
<StgValue><ssdm name="rbegin140"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:644 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_10_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:645 %rend660 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_315, i32 %rbegin140

]]></Node>
<StgValue><ssdm name="rend660"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:646 %rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_274

]]></Node>
<StgValue><ssdm name="rbegin141"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:647 %mul_ln73_62 = mul i17 %zext_ln40_39, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_62"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:648 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_62, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:649 %rend658 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_274, i32 %rbegin141

]]></Node>
<StgValue><ssdm name="rend658"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:650 %rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_245

]]></Node>
<StgValue><ssdm name="rbegin142"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:651 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:652 %rend656 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_245, i32 %rbegin142

]]></Node>
<StgValue><ssdm name="rend656"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:653 %rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_257

]]></Node>
<StgValue><ssdm name="rbegin144"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:654 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:655 %rend654 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_257, i32 %rbegin144

]]></Node>
<StgValue><ssdm name="rend654"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:656 %rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_388

]]></Node>
<StgValue><ssdm name="rbegin146"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:657 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_10_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:658 %rend652 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_388, i32 %rbegin146

]]></Node>
<StgValue><ssdm name="rend652"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:659 %rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_241

]]></Node>
<StgValue><ssdm name="rbegin148"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:660 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_61, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:661 %rend648 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_241, i32 %rbegin148

]]></Node>
<StgValue><ssdm name="rend648"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:662 %rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_226

]]></Node>
<StgValue><ssdm name="rbegin149"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:663 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_10_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:664 %rend646 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_226, i32 %rbegin149

]]></Node>
<StgValue><ssdm name="rend646"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:665 %rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_225

]]></Node>
<StgValue><ssdm name="rbegin150"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:666 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_10_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:667 %rend642 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_225, i32 %rbegin150

]]></Node>
<StgValue><ssdm name="rend642"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:668 %rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_238

]]></Node>
<StgValue><ssdm name="rbegin152"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:669 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_10_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:670 %rend638 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_238, i32 %rbegin152

]]></Node>
<StgValue><ssdm name="rend638"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:671 %rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_264

]]></Node>
<StgValue><ssdm name="rbegin154"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:672 %mul_ln73_63 = mul i19 %zext_ln40_37, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_63"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:673 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:674 %trunc_ln41_44 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_63, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_44"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:675 %sext_ln41_59 = sext i8 %trunc_ln41_44

]]></Node>
<StgValue><ssdm name="sext_ln41_59"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:676 %rend636 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_264, i32 %rbegin154

]]></Node>
<StgValue><ssdm name="rend636"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:677 %zext_ln40_40 = zext i15 %data_11_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_40"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:678 %zext_ln40_41 = zext i15 %data_11_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_41"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:679 %zext_ln40_42 = zext i15 %data_11_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_42"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:680 %zext_ln40_43 = zext i15 %data_11_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_43"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:681 %rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_396

]]></Node>
<StgValue><ssdm name="rbegin156"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:682 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:683 %rend634 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_396, i32 %rbegin156

]]></Node>
<StgValue><ssdm name="rend634"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:684 %rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_249

]]></Node>
<StgValue><ssdm name="rbegin158"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:685 %mul_ln73_64 = mul i18 %zext_ln40_43, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_64"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:686 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_64, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:687 %trunc_ln41_45 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_64, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_45"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:688 %sext_ln41_60 = sext i7 %trunc_ln41_45

]]></Node>
<StgValue><ssdm name="sext_ln41_60"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:689 %rend632 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_249, i32 %rbegin158

]]></Node>
<StgValue><ssdm name="rend632"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:690 %rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_234

]]></Node>
<StgValue><ssdm name="rbegin160"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:691 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:692 %rend630 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_234, i32 %rbegin160

]]></Node>
<StgValue><ssdm name="rend630"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:693 %rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_260

]]></Node>
<StgValue><ssdm name="rbegin162"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:694 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:695 %rend628 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_260, i32 %rbegin162

]]></Node>
<StgValue><ssdm name="rend628"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:696 %rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_392

]]></Node>
<StgValue><ssdm name="rbegin164"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:697 %mul_ln73_65 = mul i21 %zext_ln40_42, i21 2097134

]]></Node>
<StgValue><ssdm name="mul_ln73_65"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:698 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_65, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:699 %trunc_ln41_46 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_65, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_46"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:700 %sext_ln41_61 = sext i10 %trunc_ln41_46

]]></Node>
<StgValue><ssdm name="sext_ln41_61"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:701 %rend626 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_392, i32 %rbegin164

]]></Node>
<StgValue><ssdm name="rend626"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:702 %rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_217

]]></Node>
<StgValue><ssdm name="rbegin166"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:703 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:704 %rend624 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_217, i32 %rbegin166

]]></Node>
<StgValue><ssdm name="rend624"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:705 %rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_230

]]></Node>
<StgValue><ssdm name="rbegin168"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:706 %mul_ln73_66 = mul i17 %zext_ln40_41, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_66"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:707 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:708 %rend620 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_230, i32 %rbegin168

]]></Node>
<StgValue><ssdm name="rend620"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:709 %rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_322

]]></Node>
<StgValue><ssdm name="rbegin170"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:710 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:711 %rend618 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_322, i32 %rbegin170

]]></Node>
<StgValue><ssdm name="rend618"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:712 %rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_243

]]></Node>
<StgValue><ssdm name="rbegin172"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:713 %mul_ln73_67 = mul i17 %zext_ln40_41, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_67"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:714 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_67, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:715 %trunc_ln41_47 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_67, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_47"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:716 %sext_ln41_62 = sext i6 %trunc_ln41_47

]]></Node>
<StgValue><ssdm name="sext_ln41_62"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:717 %rend616 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_243, i32 %rbegin172

]]></Node>
<StgValue><ssdm name="rend616"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:718 %rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_256

]]></Node>
<StgValue><ssdm name="rbegin174"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:719 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:720 %rend614 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_256, i32 %rbegin174

]]></Node>
<StgValue><ssdm name="rend614"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:721 %rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_213

]]></Node>
<StgValue><ssdm name="rbegin175"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:722 %mul_ln73_68 = mul i19 %zext_ln40_40, i19 12

]]></Node>
<StgValue><ssdm name="mul_ln73_68"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:723 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_68, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:724 %rend612 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_213, i32 %rbegin175

]]></Node>
<StgValue><ssdm name="rend612"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:725 %rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_253

]]></Node>
<StgValue><ssdm name="rbegin176"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:726 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:727 %rend610 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_253, i32 %rbegin176

]]></Node>
<StgValue><ssdm name="rend610"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:728 %rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_239

]]></Node>
<StgValue><ssdm name="rbegin178"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:729 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:730 %rend608 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_239, i32 %rbegin178

]]></Node>
<StgValue><ssdm name="rend608"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:731 %rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_263

]]></Node>
<StgValue><ssdm name="rbegin180"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:732 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_11_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:733 %rend606 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_263, i32 %rbegin180

]]></Node>
<StgValue><ssdm name="rend606"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:734 %rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_223

]]></Node>
<StgValue><ssdm name="rbegin182"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:735 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_67, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:736 %rend604 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_223, i32 %rbegin182

]]></Node>
<StgValue><ssdm name="rend604"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:737 %rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_248

]]></Node>
<StgValue><ssdm name="rbegin184"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:738 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:739 %rend602 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_248, i32 %rbegin184

]]></Node>
<StgValue><ssdm name="rend602"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:740 %zext_ln70_4 = zext i15 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:741 %zext_ln70_5 = zext i15 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:742 %zext_ln70_6 = zext i15 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:743 %zext_ln70_7 = zext i15 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_7"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:744 %zext_ln73_3 = zext i15 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:745 %sub_ln73_10 = sub i16 0, i16 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="sub_ln73_10"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:746 %trunc_ln41_48 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_10, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_48"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:747 %sext_ln40_3 = sext i5 %trunc_ln41_48

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:748 %rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_395

]]></Node>
<StgValue><ssdm name="rbegin186"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:749 %mul_ln73_69 = mul i18 %zext_ln70_7, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_69"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:750 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_69, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:751 %trunc_ln41_49 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_69, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_49"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:752 %sext_ln41_63 = sext i7 %trunc_ln41_49

]]></Node>
<StgValue><ssdm name="sext_ln41_63"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:753 %sext_ln41_64 = sext i7 %trunc_ln41_49

]]></Node>
<StgValue><ssdm name="sext_ln41_64"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:754 %rend596 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_395, i32 %rbegin186

]]></Node>
<StgValue><ssdm name="rend596"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:755 %rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_259

]]></Node>
<StgValue><ssdm name="rbegin188"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:756 %mul_ln73_70 = mul i18 %zext_ln70_7, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_70"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:757 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_70, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:758 %rend594 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_259, i32 %rbegin188

]]></Node>
<StgValue><ssdm name="rend594"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:759 %rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_219

]]></Node>
<StgValue><ssdm name="rbegin190"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:760 %mul_ln73_71 = mul i17 %zext_ln70_6, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_71"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:761 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_71, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:762 %rend592 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_219, i32 %rbegin190

]]></Node>
<StgValue><ssdm name="rend592"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:763 %rbegin192 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_218

]]></Node>
<StgValue><ssdm name="rbegin192"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:764 %mul_ln73_72 = mul i21 %zext_ln70_5, i21 2097121

]]></Node>
<StgValue><ssdm name="mul_ln73_72"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:765 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_72, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:766 %trunc_ln41_50 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_72, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_50"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:767 %sext_ln41_65 = sext i10 %trunc_ln41_50

]]></Node>
<StgValue><ssdm name="sext_ln41_65"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:768 %rend590 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_218, i32 %rbegin192

]]></Node>
<StgValue><ssdm name="rend590"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:769 %rbegin194 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_231

]]></Node>
<StgValue><ssdm name="rbegin194"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:770 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_71, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:771 %rend588 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_231, i32 %rbegin194

]]></Node>
<StgValue><ssdm name="rend588"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:772 %rbegin195 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_229

]]></Node>
<StgValue><ssdm name="rbegin195"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:773 %mul_ln73_73 = mul i18 %zext_ln70_7, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_73"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:774 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:775 %rend586 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_229, i32 %rbegin195

]]></Node>
<StgValue><ssdm name="rend586"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:776 %rbegin196 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_299

]]></Node>
<StgValue><ssdm name="rbegin196"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:777 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_71, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:778 %rend584 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_299, i32 %rbegin196

]]></Node>
<StgValue><ssdm name="rend584"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:779 %rbegin198 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_312

]]></Node>
<StgValue><ssdm name="rbegin198"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:780 %mul_ln73_74 = mul i19 %zext_ln70_4, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_74"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:781 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_74, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:782 %trunc_ln41_51 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_74, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_51"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:783 %sext_ln41_66 = sext i8 %trunc_ln41_51

]]></Node>
<StgValue><ssdm name="sext_ln41_66"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:784 %rend582 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_312, i32 %rbegin198

]]></Node>
<StgValue><ssdm name="rend582"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:785 %rbegin200 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_212

]]></Node>
<StgValue><ssdm name="rbegin200"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:786 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:787 %rend580 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_212, i32 %rbegin200

]]></Node>
<StgValue><ssdm name="rend580"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:788 %rbegin201 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_295

]]></Node>
<StgValue><ssdm name="rbegin201"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:789 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_70, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:790 %rend576 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_295, i32 %rbegin201

]]></Node>
<StgValue><ssdm name="rend576"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:791 %rbegin202 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_308

]]></Node>
<StgValue><ssdm name="rbegin202"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:792 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_70, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:793 %rend574 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_308, i32 %rbegin202

]]></Node>
<StgValue><ssdm name="rend574"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:794 %rbegin203 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_355

]]></Node>
<StgValue><ssdm name="rbegin203"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:795 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_71, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:796 %rend572 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_355, i32 %rbegin203

]]></Node>
<StgValue><ssdm name="rend572"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:797 %rbegin204 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_246

]]></Node>
<StgValue><ssdm name="rbegin204"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:798 %mul_ln73_75 = mul i17 %zext_ln70_6, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_75"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:799 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_75, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:800 %trunc_ln41_52 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_75, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_52"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:801 %sext_ln41_67 = sext i6 %trunc_ln41_52

]]></Node>
<StgValue><ssdm name="sext_ln41_67"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:802 %rend568 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_246, i32 %rbegin204

]]></Node>
<StgValue><ssdm name="rend568"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:803 %rbegin205 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_233

]]></Node>
<StgValue><ssdm name="rbegin205"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:804 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_69, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:805 %rend566 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_233, i32 %rbegin205

]]></Node>
<StgValue><ssdm name="rend566"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:806 %zext_ln70_8 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_8"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:807 %zext_ln70_9 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_9"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:808 %zext_ln70_10 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_10"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="22" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:809 %zext_ln70_11 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_11"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:810 %zext_ln70_12 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_12"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:811 %rbegin206 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_258

]]></Node>
<StgValue><ssdm name="rbegin206"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:812 %mul_ln73_76 = mul i18 %zext_ln70_12, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_76"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:813 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_76, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:814 %rend562 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_258, i32 %rbegin206

]]></Node>
<StgValue><ssdm name="rend562"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:815 %rbegin208 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_351

]]></Node>
<StgValue><ssdm name="rbegin208"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.511:816 %mul_ln73_77 = mul i22 %zext_ln70_11, i22 4194254

]]></Node>
<StgValue><ssdm name="mul_ln73_77"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:817 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_77, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="11" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:818 %trunc_ln41_53 = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %mul_ln73_77, i32 11, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln41_53"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:819 %sext_ln41_68 = sext i11 %trunc_ln41_53

]]></Node>
<StgValue><ssdm name="sext_ln41_68"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:820 %rend552 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_351, i32 %rbegin208

]]></Node>
<StgValue><ssdm name="rend552"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:821 %rbegin210 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_215

]]></Node>
<StgValue><ssdm name="rbegin210"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:822 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:823 %rend550 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_215, i32 %rbegin210

]]></Node>
<StgValue><ssdm name="rend550"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:824 %rbegin211 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_255

]]></Node>
<StgValue><ssdm name="rbegin211"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:825 %mul_ln73_78 = mul i19 %zext_ln70_10, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_78"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:826 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_78, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:827 %trunc_ln41_54 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_78, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_54"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:828 %sext_ln41_69 = sext i8 %trunc_ln41_54

]]></Node>
<StgValue><ssdm name="sext_ln41_69"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:829 %rend548 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_255, i32 %rbegin211

]]></Node>
<StgValue><ssdm name="rend548"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:830 %rbegin212 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_227

]]></Node>
<StgValue><ssdm name="rbegin212"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:831 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_13_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:832 %rend546 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_227, i32 %rbegin212

]]></Node>
<StgValue><ssdm name="rend546"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:833 %rbegin213 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_347

]]></Node>
<StgValue><ssdm name="rbegin213"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:834 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_76, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:835 %rend544 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_347, i32 %rbegin213

]]></Node>
<StgValue><ssdm name="rend544"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:836 %rbegin214 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_237

]]></Node>
<StgValue><ssdm name="rbegin214"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:837 %mul_ln73_79 = mul i18 %zext_ln70_12, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_79"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:838 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_79, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:839 %rend542 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_237, i32 %rbegin214

]]></Node>
<StgValue><ssdm name="rend542"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:840 %rbegin216 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_330

]]></Node>
<StgValue><ssdm name="rbegin216"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:841 %mul_ln73_80 = mul i20 %zext_ln70_9, i20 31

]]></Node>
<StgValue><ssdm name="mul_ln73_80"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:842 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_80, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:843 %rend540 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_330, i32 %rbegin216

]]></Node>
<StgValue><ssdm name="rend540"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:844 %rbegin218 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_222

]]></Node>
<StgValue><ssdm name="rbegin218"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:845 %mul_ln73_81 = mul i17 %zext_ln70_8, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_81"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:846 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_81, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:847 %rend538 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_222, i32 %rbegin218

]]></Node>
<StgValue><ssdm name="rend538"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:848 %rbegin220 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_221

]]></Node>
<StgValue><ssdm name="rbegin220"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:849 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_13_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:850 %rend536 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_221, i32 %rbegin220

]]></Node>
<StgValue><ssdm name="rend536"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:851 %zext_ln73_4 = zext i15 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:852 %sub_ln73_11 = sub i16 0, i16 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="sub_ln73_11"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:853 %trunc_ln41_55 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_11, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_55"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:854 %sext_ln40_4 = sext i5 %trunc_ln41_55

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:855 %rbegin222 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_261

]]></Node>
<StgValue><ssdm name="rbegin222"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:856 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_13_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:857 %rend530 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_261, i32 %rbegin222

]]></Node>
<StgValue><ssdm name="rend530"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:858 %zext_ln40_44 = zext i15 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_44"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:859 %zext_ln40_45 = zext i15 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_45"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:860 %zext_ln40_46 = zext i15 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_46"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:861 %zext_ln40_47 = zext i15 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_47"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:862 %rbegin224 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_247

]]></Node>
<StgValue><ssdm name="rbegin224"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:863 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_14_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:864 %rend526 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_247, i32 %rbegin224

]]></Node>
<StgValue><ssdm name="rend526"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:865 %rbegin225 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_340

]]></Node>
<StgValue><ssdm name="rbegin225"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:866 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:867 %rend524 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_340, i32 %rbegin225

]]></Node>
<StgValue><ssdm name="rend524"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:868 %rbegin226 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_209

]]></Node>
<StgValue><ssdm name="rbegin226"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:869 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_14_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:870 %rend522 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_209, i32 %rbegin226

]]></Node>
<StgValue><ssdm name="rend522"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:871 %rbegin228 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195

]]></Node>
<StgValue><ssdm name="rbegin228"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:872 %mul_ln73_82 = mul i18 %zext_ln40_47, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_82"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:873 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_82, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:874 %trunc_ln41_56 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_82, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_56"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:875 %sext_ln41_70 = sext i7 %trunc_ln41_56

]]></Node>
<StgValue><ssdm name="sext_ln41_70"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:876 %rend520 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin228

]]></Node>
<StgValue><ssdm name="rend520"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:877 %rbegin229 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_463

]]></Node>
<StgValue><ssdm name="rbegin229"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:878 %mul_ln73_83 = mul i21 %zext_ln40_46, i21 2097132

]]></Node>
<StgValue><ssdm name="mul_ln73_83"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:879 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_83, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:880 %trunc_ln41_57 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_83, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_57"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:881 %sext_ln41_71 = sext i10 %trunc_ln41_57

]]></Node>
<StgValue><ssdm name="sext_ln41_71"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:882 %rend518 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_463, i32 %rbegin229

]]></Node>
<StgValue><ssdm name="rend518"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:883 %rbegin230 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_337

]]></Node>
<StgValue><ssdm name="rbegin230"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:884 %mul_ln73_84 = mul i17 %zext_ln40_45, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_84"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:885 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_84, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:886 %trunc_ln41_58 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_84, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_58"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:887 %sext_ln41_72 = sext i6 %trunc_ln41_58

]]></Node>
<StgValue><ssdm name="sext_ln41_72"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:888 %rend516 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_337, i32 %rbegin230

]]></Node>
<StgValue><ssdm name="rend516"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:889 %rbegin231 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162

]]></Node>
<StgValue><ssdm name="rbegin231"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:890 %mul_ln73_85 = mul i18 %zext_ln40_47, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_85"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:891 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_85, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:892 %rend514 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin231

]]></Node>
<StgValue><ssdm name="rend514"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:893 %rbegin232 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192

]]></Node>
<StgValue><ssdm name="rbegin232"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:894 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:895 %rend512 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin232

]]></Node>
<StgValue><ssdm name="rend512"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:896 %rbegin234 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_320

]]></Node>
<StgValue><ssdm name="rbegin234"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:897 %mul_ln73_86 = mul i18 %zext_ln40_47, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_86"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:898 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_86, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:899 %rend506 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_320, i32 %rbegin234

]]></Node>
<StgValue><ssdm name="rend506"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:900 %rbegin236 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173

]]></Node>
<StgValue><ssdm name="rbegin236"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:901 %mul_ln73_87 = mul i19 %zext_ln40_44, i19 10

]]></Node>
<StgValue><ssdm name="mul_ln73_87"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:902 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_87, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:903 %rend504 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin236

]]></Node>
<StgValue><ssdm name="rend504"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:904 %rbegin237 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189

]]></Node>
<StgValue><ssdm name="rbegin237"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:905 %mul_ln73_88 = mul i17 %zext_ln40_45, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_88"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:906 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_88, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:907 %rend502 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin237

]]></Node>
<StgValue><ssdm name="rend502"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:908 %rbegin238 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188

]]></Node>
<StgValue><ssdm name="rbegin238"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:909 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:910 %rend500 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin238

]]></Node>
<StgValue><ssdm name="rend500"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:911 %rbegin240 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_200

]]></Node>
<StgValue><ssdm name="rbegin240"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:912 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:913 %rend498 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_200, i32 %rbegin240

]]></Node>
<StgValue><ssdm name="rend498"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:914 %rbegin242 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186

]]></Node>
<StgValue><ssdm name="rbegin242"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:915 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_14_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:916 %rend496 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin242

]]></Node>
<StgValue><ssdm name="rend496"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:917 %rbegin243 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_199

]]></Node>
<StgValue><ssdm name="rbegin243"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:918 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:919 %rend494 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_199, i32 %rbegin243

]]></Node>
<StgValue><ssdm name="rend494"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:920 %zext_ln70_13 = zext i15 %data_15_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_13"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:921 %zext_ln70_14 = zext i15 %data_15_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_14"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:922 %zext_ln70_15 = zext i15 %data_15_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_15"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:923 %zext_ln70_16 = zext i15 %data_15_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_16"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:924 %rbegin244 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_211

]]></Node>
<StgValue><ssdm name="rbegin244"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:925 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:926 %rend490 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_211, i32 %rbegin244

]]></Node>
<StgValue><ssdm name="rend490"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:927 %rbegin246 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168

]]></Node>
<StgValue><ssdm name="rbegin246"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:928 %mul_ln73_89 = mul i18 %zext_ln70_16, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_89"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:929 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_89, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:930 %rend486 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin246

]]></Node>
<StgValue><ssdm name="rend486"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:931 %rbegin247 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181

]]></Node>
<StgValue><ssdm name="rbegin247"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:932 %mul_ln73_90 = mul i18 %zext_ln70_16, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_90"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:933 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_90, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:934 %trunc_ln41_59 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_90, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_59"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:935 %sext_ln41_73 = sext i7 %trunc_ln41_59

]]></Node>
<StgValue><ssdm name="sext_ln41_73"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:936 %rend484 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin247

]]></Node>
<StgValue><ssdm name="rend484"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:937 %rbegin248 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166

]]></Node>
<StgValue><ssdm name="rbegin248"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:938 %mul_ln73_91 = mul i20 %zext_ln70_15, i20 1048561

]]></Node>
<StgValue><ssdm name="mul_ln73_91"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:939 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_91, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:940 %trunc_ln41_60 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_91, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_60"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:941 %sext_ln41_74 = sext i9 %trunc_ln41_60

]]></Node>
<StgValue><ssdm name="sext_ln41_74"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:942 %rend482 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin248

]]></Node>
<StgValue><ssdm name="rend482"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:943 %rbegin250 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_208

]]></Node>
<StgValue><ssdm name="rbegin250"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:944 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:945 %rend480 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_208, i32 %rbegin250

]]></Node>
<StgValue><ssdm name="rend480"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:946 %rbegin252 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177

]]></Node>
<StgValue><ssdm name="rbegin252"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:947 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_15_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:948 %rend478 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin252

]]></Node>
<StgValue><ssdm name="rend478"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:949 %rbegin254 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_206

]]></Node>
<StgValue><ssdm name="rbegin254"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:950 %mul_ln73_92 = mul i17 %zext_ln70_14, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_92"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:951 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_92, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:952 %rend476 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_206, i32 %rbegin254

]]></Node>
<StgValue><ssdm name="rend476"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:953 %rbegin256 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_205

]]></Node>
<StgValue><ssdm name="rbegin256"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:954 %mul_ln73_93 = mul i19 %zext_ln70_13, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_93"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:955 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_93, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:956 %trunc_ln41_61 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_93, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_61"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:957 %sext_ln41_75 = sext i8 %trunc_ln41_61

]]></Node>
<StgValue><ssdm name="sext_ln41_75"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:958 %rend474 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_205, i32 %rbegin256

]]></Node>
<StgValue><ssdm name="rend474"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:959 %rbegin258 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160

]]></Node>
<StgValue><ssdm name="rbegin258"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:960 %mul_ln73_94 = mul i18 %zext_ln70_16, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_94"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:961 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_94, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:962 %trunc_ln41_62 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_94, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_62"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:963 %sext_ln41_76 = sext i7 %trunc_ln41_62

]]></Node>
<StgValue><ssdm name="sext_ln41_76"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:964 %rend472 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin258

]]></Node>
<StgValue><ssdm name="rend472"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:965 %rbegin260 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_203

]]></Node>
<StgValue><ssdm name="rbegin260"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:966 %mul_ln73_95 = mul i19 %zext_ln70_13, i19 15

]]></Node>
<StgValue><ssdm name="mul_ln73_95"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:967 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_95, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:968 %rend470 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_203, i32 %rbegin260

]]></Node>
<StgValue><ssdm name="rend470"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:969 %rbegin262 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172

]]></Node>
<StgValue><ssdm name="rbegin262"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:970 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_15_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:971 %rend468 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin262

]]></Node>
<StgValue><ssdm name="rend468"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:972 %rbegin264 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_197

]]></Node>
<StgValue><ssdm name="rbegin264"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:973 %mul_ln73_96 = mul i17 %zext_ln70_14, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_96"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:974 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_96, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:975 %trunc_ln41_63 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_96, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_63"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:976 %sext_ln41_77 = sext i6 %trunc_ln41_63

]]></Node>
<StgValue><ssdm name="sext_ln41_77"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:977 %rend464 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_197, i32 %rbegin264

]]></Node>
<StgValue><ssdm name="rend464"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:978 %rbegin266 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_184

]]></Node>
<StgValue><ssdm name="rbegin266"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:979 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_15_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:980 %rend460 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_184, i32 %rbegin266

]]></Node>
<StgValue><ssdm name="rend460"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:981 %rbegin268 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_196

]]></Node>
<StgValue><ssdm name="rbegin268"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:982 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_15_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:983 %rend458 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_196, i32 %rbegin268

]]></Node>
<StgValue><ssdm name="rend458"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:984 %zext_ln70_17 = zext i15 %data_16_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_17"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:985 %zext_ln70_18 = zext i15 %data_16_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_18"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:986 %zext_ln70_19 = zext i15 %data_16_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_19"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:987 %zext_ln70_20 = zext i15 %data_16_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_20"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:988 %rbegin270 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194

]]></Node>
<StgValue><ssdm name="rbegin270"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:989 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_16_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:990 %rend454 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin270

]]></Node>
<StgValue><ssdm name="rend454"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:991 %rbegin272 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180

]]></Node>
<StgValue><ssdm name="rbegin272"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:992 %mul_ln73_97 = mul i17 %zext_ln70_20, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_97"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:993 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_97, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:994 %rend452 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin272

]]></Node>
<StgValue><ssdm name="rend452"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:995 %rbegin274 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165

]]></Node>
<StgValue><ssdm name="rbegin274"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:996 %mul_ln73_98 = mul i19 %zext_ln70_19, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_98"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:997 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_98, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:998 %trunc_ln41_64 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_98, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_64"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:999 %sext_ln41_78 = sext i8 %trunc_ln41_64

]]></Node>
<StgValue><ssdm name="sext_ln41_78"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1000 %rend450 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin274

]]></Node>
<StgValue><ssdm name="rend450"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1001 %rbegin275 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_242

]]></Node>
<StgValue><ssdm name="rbegin275"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1002 %mul_ln73_99 = mul i19 %zext_ln70_19, i19 524280

]]></Node>
<StgValue><ssdm name="mul_ln73_99"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1003 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_99, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1004 %trunc_ln41_65 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_99, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_65"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1005 %sext_ln41_79 = sext i8 %trunc_ln41_65

]]></Node>
<StgValue><ssdm name="sext_ln41_79"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1006 %rend448 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_242, i32 %rbegin275

]]></Node>
<StgValue><ssdm name="rend448"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1007 %rbegin276 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_214

]]></Node>
<StgValue><ssdm name="rbegin276"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:1008 %mul_ln73_100 = mul i20 %zext_ln70_18, i20 1048561

]]></Node>
<StgValue><ssdm name="mul_ln73_100"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1009 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_100, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1010 %trunc_ln41_66 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_100, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_66"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:1011 %sext_ln41_80 = sext i9 %trunc_ln41_66

]]></Node>
<StgValue><ssdm name="sext_ln41_80"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1012 %rend446 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_214, i32 %rbegin276

]]></Node>
<StgValue><ssdm name="rend446"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1013 %rbegin278 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_313

]]></Node>
<StgValue><ssdm name="rbegin278"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1014 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_16_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1015 %rend442 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_313, i32 %rbegin278

]]></Node>
<StgValue><ssdm name="rend442"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1016 %rbegin280 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_202

]]></Node>
<StgValue><ssdm name="rbegin280"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1017 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_16_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1018 %rend440 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_202, i32 %rbegin280

]]></Node>
<StgValue><ssdm name="rend440"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1019 %rbegin282 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_267

]]></Node>
<StgValue><ssdm name="rbegin282"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1020 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1021 %rend438 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_267, i32 %rbegin282

]]></Node>
<StgValue><ssdm name="rend438"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1022 %rbegin284 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171

]]></Node>
<StgValue><ssdm name="rbegin284"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1023 %mul_ln73_101 = mul i17 %zext_ln70_20, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_101"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1024 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_101, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1025 %trunc_ln41_67 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_101, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_67"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1026 %sext_ln41_81 = sext i6 %trunc_ln41_67

]]></Node>
<StgValue><ssdm name="sext_ln41_81"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1027 %rend432 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin284

]]></Node>
<StgValue><ssdm name="rend432"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1028 %rbegin285 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin285"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1029 %mul_ln73_102 = mul i18 %zext_ln70_17, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_102"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1030 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_102, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1031 %rend426 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin285

]]></Node>
<StgValue><ssdm name="rend426"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1032 %rbegin286 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_210

]]></Node>
<StgValue><ssdm name="rbegin286"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1033 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_102, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1034 %rend424 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_210, i32 %rbegin286

]]></Node>
<StgValue><ssdm name="rend424"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1035 %zext_ln70_21 = zext i15 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_21"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1036 %zext_ln70_22 = zext i15 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_22"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1037 %zext_ln70_23 = zext i15 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_23"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1038 %zext_ln70_24 = zext i15 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_24"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1039 %zext_ln70_25 = zext i15 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_25"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1040 %rbegin288 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169

]]></Node>
<StgValue><ssdm name="rbegin288"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1041 %mul_ln73_103 = mul i19 %zext_ln70_25, i19 12

]]></Node>
<StgValue><ssdm name="mul_ln73_103"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1042 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_103, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1043 %rend414 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin288

]]></Node>
<StgValue><ssdm name="rend414"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1044 %rbegin290 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178

]]></Node>
<StgValue><ssdm name="rbegin290"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1045 %mul_ln73_104 = mul i18 %zext_ln70_24, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_104"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1046 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_104, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1047 %trunc_ln41_68 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_104, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_68"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1048 %sext_ln41_82 = sext i7 %trunc_ln41_68

]]></Node>
<StgValue><ssdm name="sext_ln41_82"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1049 %sext_ln41_83 = sext i7 %trunc_ln41_68

]]></Node>
<StgValue><ssdm name="sext_ln41_83"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1050 %rend412 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin290

]]></Node>
<StgValue><ssdm name="rend412"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1051 %rbegin292 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167

]]></Node>
<StgValue><ssdm name="rbegin292"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1052 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1053 %rend410 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin292

]]></Node>
<StgValue><ssdm name="rend410"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1054 %rbegin294 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176

]]></Node>
<StgValue><ssdm name="rbegin294"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:1055 %mul_ln73_105 = mul i20 %zext_ln70_23, i20 1048564

]]></Node>
<StgValue><ssdm name="mul_ln73_105"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1056 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_105, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1057 %trunc_ln41_69 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_105, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_69"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:1058 %sext_ln41_84 = sext i9 %trunc_ln41_69

]]></Node>
<StgValue><ssdm name="sext_ln41_84"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1059 %rend408 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin294

]]></Node>
<StgValue><ssdm name="rend408"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1060 %rbegin295 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161

]]></Node>
<StgValue><ssdm name="rbegin295"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1061 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1062 %rend406 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin295

]]></Node>
<StgValue><ssdm name="rend406"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1063 %rbegin296 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150

]]></Node>
<StgValue><ssdm name="rbegin296"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1064 %mul_ln73_106 = mul i17 %zext_ln70_22, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_106"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1065 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_106, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1066 %trunc_ln41_70 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_106, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_70"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1067 %sext_ln41_85 = sext i6 %trunc_ln41_70

]]></Node>
<StgValue><ssdm name="sext_ln41_85"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1068 %rend404 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin296

]]></Node>
<StgValue><ssdm name="rend404"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1069 %rbegin298 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159

]]></Node>
<StgValue><ssdm name="rbegin298"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1070 %mul_ln73_107 = mul i18 %zext_ln70_24, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_107"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1071 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_107, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1072 %trunc_ln41_71 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_107, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_71"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1073 %sext_ln41_86 = sext i7 %trunc_ln41_71

]]></Node>
<StgValue><ssdm name="sext_ln41_86"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1074 %rend402 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin298

]]></Node>
<StgValue><ssdm name="rend402"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1075 %rbegin300 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_204

]]></Node>
<StgValue><ssdm name="rbegin300"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1076 %sub_ln73_12 = sub i16 0, i16 %zext_ln70_21

]]></Node>
<StgValue><ssdm name="sub_ln73_12"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1077 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1078 %trunc_ln41_72 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_12, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_72"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1079 %sext_ln41_87 = sext i5 %trunc_ln41_72

]]></Node>
<StgValue><ssdm name="sext_ln41_87"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1080 %sext_ln41_88 = sext i5 %trunc_ln41_72

]]></Node>
<StgValue><ssdm name="sext_ln41_88"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1081 %rend398 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_204, i32 %rbegin300

]]></Node>
<StgValue><ssdm name="rend398"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1082 %rbegin302 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190

]]></Node>
<StgValue><ssdm name="rbegin302"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1083 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_107, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1084 %rend396 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin302

]]></Node>
<StgValue><ssdm name="rend396"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1085 %rbegin304 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146

]]></Node>
<StgValue><ssdm name="rbegin304"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1086 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_104, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1087 %rend394 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin304

]]></Node>
<StgValue><ssdm name="rend394"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1088 %rbegin306 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_187

]]></Node>
<StgValue><ssdm name="rbegin306"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1089 %mul_ln73_108 = mul i17 %zext_ln70_22, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_108"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1090 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_108, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1091 %rend392 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_187, i32 %rbegin306

]]></Node>
<StgValue><ssdm name="rend392"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1092 %rbegin308 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_201

]]></Node>
<StgValue><ssdm name="rbegin308"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1093 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_17_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1094 %rend390 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_201, i32 %rbegin308

]]></Node>
<StgValue><ssdm name="rend390"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1095 %zext_ln40_48 = zext i15 %data_18_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_48"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1096 %zext_ln40_49 = zext i15 %data_18_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_49"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1097 %zext_ln40_50 = zext i15 %data_18_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_50"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1098 %zext_ln40_51 = zext i15 %data_18_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_51"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1099 %rbegin310 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157

]]></Node>
<StgValue><ssdm name="rbegin310"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1100 %sub_ln73_13 = sub i16 0, i16 %zext_ln40_51

]]></Node>
<StgValue><ssdm name="sub_ln73_13"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1101 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1102 %trunc_ln41_73 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_13, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_73"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1103 %sext_ln41_89 = sext i5 %trunc_ln41_73

]]></Node>
<StgValue><ssdm name="sext_ln41_89"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1104 %sext_ln41_90 = sext i5 %trunc_ln41_73

]]></Node>
<StgValue><ssdm name="sext_ln41_90"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1105 %rend386 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin310

]]></Node>
<StgValue><ssdm name="rend386"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1106 %rbegin312 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185

]]></Node>
<StgValue><ssdm name="rbegin312"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1107 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1108 %rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin312

]]></Node>
<StgValue><ssdm name="rend384"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1109 %rbegin314 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_198

]]></Node>
<StgValue><ssdm name="rbegin314"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1110 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_18_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1111 %rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_198, i32 %rbegin314

]]></Node>
<StgValue><ssdm name="rend382"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1112 %rbegin316 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_437

]]></Node>
<StgValue><ssdm name="rbegin316"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1113 %mul_ln73_109 = mul i18 %zext_ln40_50, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_109"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1114 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_109, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1115 %trunc_ln41_74 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_109, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_74"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1116 %sext_ln41_91 = sext i7 %trunc_ln41_74

]]></Node>
<StgValue><ssdm name="sext_ln41_91"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1117 %rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_437, i32 %rbegin316

]]></Node>
<StgValue><ssdm name="rend380"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1118 %rbegin318 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148

]]></Node>
<StgValue><ssdm name="rbegin318"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:1119 %mul_ln73_110 = mul i20 %zext_ln40_49, i20 1048560

]]></Node>
<StgValue><ssdm name="mul_ln73_110"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1120 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_110, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1121 %trunc_ln41_75 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_110, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_75"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:1122 %sext_ln41_92 = sext i9 %trunc_ln41_75

]]></Node>
<StgValue><ssdm name="sext_ln41_92"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1123 %rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin318

]]></Node>
<StgValue><ssdm name="rend376"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1124 %rbegin319 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155

]]></Node>
<StgValue><ssdm name="rbegin319"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1125 %mul_ln73_111 = mul i18 %zext_ln40_50, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_111"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1126 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_111, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1127 %rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin319

]]></Node>
<StgValue><ssdm name="rend374"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1128 %rbegin320 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136

]]></Node>
<StgValue><ssdm name="rbegin320"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1129 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_109, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1130 %rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin320

]]></Node>
<StgValue><ssdm name="rend366"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1131 %rbegin322 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149

]]></Node>
<StgValue><ssdm name="rbegin322"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1132 %mul_ln73_112 = mul i17 %zext_ln40_48, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_112"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1133 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_112, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1134 %rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin322

]]></Node>
<StgValue><ssdm name="rend364"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1135 %rbegin323 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147

]]></Node>
<StgValue><ssdm name="rbegin323"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1136 %mul_ln73_113 = mul i17 %zext_ln40_48, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_113"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1137 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_113, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1138 %trunc_ln41_76 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_113, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_76"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1139 %sext_ln41_93 = sext i6 %trunc_ln41_76

]]></Node>
<StgValue><ssdm name="sext_ln41_93"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1140 %rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin323

]]></Node>
<StgValue><ssdm name="rend360"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1141 %rbegin324 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin324"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1142 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1143 %rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin324

]]></Node>
<StgValue><ssdm name="rend354"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1144 %rbegin325 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin325"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1145 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1146 %rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin325

]]></Node>
<StgValue><ssdm name="rend352"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1147 %zext_ln70_26 = zext i15 %data_19_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_26"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1148 %zext_ln70_27 = zext i15 %data_19_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_27"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1149 %zext_ln70_28 = zext i15 %data_19_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_28"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1150 %rbegin326 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144

]]></Node>
<StgValue><ssdm name="rbegin326"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1151 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_19_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1152 %rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin326

]]></Node>
<StgValue><ssdm name="rend346"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1153 %rbegin328 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin328"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:1154 %mul_ln73_114 = mul i21 %zext_ln70_28, i21 2097135

]]></Node>
<StgValue><ssdm name="mul_ln73_114"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1155 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_114, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1156 %trunc_ln41_77 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_114, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_77"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:1157 %sext_ln41_94 = sext i10 %trunc_ln41_77

]]></Node>
<StgValue><ssdm name="sext_ln41_94"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1158 %rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin328

]]></Node>
<StgValue><ssdm name="rend342"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1159 %rbegin330 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170

]]></Node>
<StgValue><ssdm name="rbegin330"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1160 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_19_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1161 %rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin330

]]></Node>
<StgValue><ssdm name="rend340"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1162 %rbegin332 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153

]]></Node>
<StgValue><ssdm name="rbegin332"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1163 %mul_ln73_115 = mul i18 %zext_ln70_27, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_115"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1164 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_115, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1165 %trunc_ln41_78 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_115, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_78"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1166 %sext_ln41_95 = sext i7 %trunc_ln41_78

]]></Node>
<StgValue><ssdm name="sext_ln41_95"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1167 %sext_ln41_96 = sext i7 %trunc_ln41_78

]]></Node>
<StgValue><ssdm name="sext_ln41_96"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1168 %rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin332

]]></Node>
<StgValue><ssdm name="rend338"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1169 %rbegin334 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140

]]></Node>
<StgValue><ssdm name="rbegin334"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1170 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_19_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1171 %rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin334

]]></Node>
<StgValue><ssdm name="rend336"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1172 %rbegin329 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137

]]></Node>
<StgValue><ssdm name="rbegin329"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1173 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_115, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1174 %rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin329

]]></Node>
<StgValue><ssdm name="rend330"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1175 %rbegin327 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_433

]]></Node>
<StgValue><ssdm name="rbegin327"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1176 %mul_ln73_116 = mul i17 %zext_ln70_26, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_116"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1177 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_116, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1178 %trunc_ln41_79 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_116, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_79"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1179 %sext_ln41_97 = sext i6 %trunc_ln41_79

]]></Node>
<StgValue><ssdm name="sext_ln41_97"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1180 %rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_433, i32 %rbegin327

]]></Node>
<StgValue><ssdm name="rend328"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1181 %zext_ln73_5 = zext i15 %data_19_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1182 %sub_ln73_14 = sub i16 0, i16 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="sub_ln73_14"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1183 %trunc_ln41_80 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_14, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_80"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1184 %sext_ln40_5 = sext i5 %trunc_ln41_80

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1185 %rbegin321 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin321"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1186 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1187 %rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin321

]]></Node>
<StgValue><ssdm name="rend322"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1188 %rbegin317 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin317"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1189 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_116, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1190 %rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin317

]]></Node>
<StgValue><ssdm name="rend318"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1191 %rbegin315 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin315"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1192 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_19_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1193 %rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin315

]]></Node>
<StgValue><ssdm name="rend316"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1194 %zext_ln40_52 = zext i15 %data_20_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_52"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1195 %zext_ln40_53 = zext i15 %data_20_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_53"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1196 %zext_ln40_54 = zext i15 %data_20_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_54"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1197 %rbegin313 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_429

]]></Node>
<StgValue><ssdm name="rbegin313"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1198 %mul_ln73_117 = mul i17 %zext_ln40_54, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_117"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1199 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_117, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1200 %trunc_ln41_81 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_117, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_81"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1201 %sext_ln41_98 = sext i6 %trunc_ln41_81

]]></Node>
<StgValue><ssdm name="sext_ln41_98"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1202 %sext_ln41_99 = sext i6 %trunc_ln41_81

]]></Node>
<StgValue><ssdm name="sext_ln41_99"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1203 %sext_ln41_100 = sext i6 %trunc_ln41_81

]]></Node>
<StgValue><ssdm name="sext_ln41_100"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1204 %rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_429, i32 %rbegin313

]]></Node>
<StgValue><ssdm name="rend314"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1205 %rbegin311 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin311"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1206 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_20_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1207 %rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin311

]]></Node>
<StgValue><ssdm name="rend312"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1208 %rbegin307 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154

]]></Node>
<StgValue><ssdm name="rbegin307"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1209 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_117, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1210 %rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin307

]]></Node>
<StgValue><ssdm name="rend308"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1211 %rbegin305 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163

]]></Node>
<StgValue><ssdm name="rbegin305"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1212 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_117, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1213 %rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin305

]]></Node>
<StgValue><ssdm name="rend306"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1214 %rbegin303 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_207

]]></Node>
<StgValue><ssdm name="rbegin303"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1215 %mul_ln73_118 = mul i19 %zext_ln40_53, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_118"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1216 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_118, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1217 %trunc_ln41_82 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_118, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_82"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1218 %sext_ln41_101 = sext i8 %trunc_ln41_82

]]></Node>
<StgValue><ssdm name="sext_ln41_101"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1219 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_207, i32 %rbegin303

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1220 %rbegin301 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193

]]></Node>
<StgValue><ssdm name="rbegin301"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1221 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1222 %rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin301

]]></Node>
<StgValue><ssdm name="rend302"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1223 %rbegin299 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174

]]></Node>
<StgValue><ssdm name="rbegin299"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1224 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_117, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1225 %rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin299

]]></Node>
<StgValue><ssdm name="rend300"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1226 %rbegin297 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191

]]></Node>
<StgValue><ssdm name="rbegin297"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1227 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1228 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin297

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1229 %rbegin293 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin293"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1230 %mul_ln73_119 = mul i17 %zext_ln40_54, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_119"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1231 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_119, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1232 %rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin293

]]></Node>
<StgValue><ssdm name="rend294"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1233 %rbegin291 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin291"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1234 %mul_ln73_120 = mul i18 %zext_ln40_52, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_120"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1235 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_120, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1236 %trunc_ln41_83 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_120, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_83"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1237 %sext_ln41_102 = sext i7 %trunc_ln41_83

]]></Node>
<StgValue><ssdm name="sext_ln41_102"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1238 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin291

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1239 %rbegin289 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin289"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1240 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_20_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1241 %rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin289

]]></Node>
<StgValue><ssdm name="rend290"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1242 %rbegin283 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin283"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1243 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_119, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1244 %rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin283

]]></Node>
<StgValue><ssdm name="rend284"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1245 %rbegin281 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin281"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1246 %mul_ln73_121 = mul i18 %zext_ln40_52, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_121"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1247 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_121, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1248 %rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin281

]]></Node>
<StgValue><ssdm name="rend282"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1249 %rbegin279 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin279"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1250 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_20_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1251 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin279

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1252 %zext_ln40_55 = zext i15 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_55"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1253 %zext_ln40_56 = zext i15 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_56"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1254 %zext_ln40_57 = zext i15 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_57"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1255 %rbegin277 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin277"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1256 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1257 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin277

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1258 %rbegin273 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143

]]></Node>
<StgValue><ssdm name="rbegin273"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1259 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_21_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1260 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin273

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1261 %rbegin271 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin271"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1262 %mul_ln73_122 = mul i18 %zext_ln40_57, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_122"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1263 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_122, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1264 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin271

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1265 %rbegin269 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin269"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1266 %mul_ln73_123 = mul i19 %zext_ln40_56, i19 524281

]]></Node>
<StgValue><ssdm name="mul_ln73_123"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1267 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_123, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1268 %trunc_ln41_84 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_123, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_84"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1269 %sext_ln41_103 = sext i8 %trunc_ln41_84

]]></Node>
<StgValue><ssdm name="sext_ln41_103"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1270 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin269

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1271 %rbegin267 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158

]]></Node>
<StgValue><ssdm name="rbegin267"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1272 %mul_ln73_124 = mul i18 %zext_ln40_57, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_124"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1273 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_124, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1274 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin267

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1275 %rbegin263 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139

]]></Node>
<StgValue><ssdm name="rbegin263"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1276 %mul_ln73_125 = mul i18 %zext_ln40_57, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_125"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1277 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_125, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1278 %trunc_ln41_85 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_125, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_85"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1279 %sext_ln41_104 = sext i7 %trunc_ln41_85

]]></Node>
<StgValue><ssdm name="sext_ln41_104"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1280 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin263

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1281 %rbegin261 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin261"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1282 %mul_ln73_126 = mul i19 %zext_ln40_56, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_126"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1283 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_126, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1284 %trunc_ln41_86 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_126, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_86"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1285 %sext_ln41_105 = sext i8 %trunc_ln41_86

]]></Node>
<StgValue><ssdm name="sext_ln41_105"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1286 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin261

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1287 %rbegin259 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin259"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1288 %sub_ln73_15 = sub i16 0, i16 %zext_ln40_55

]]></Node>
<StgValue><ssdm name="sub_ln73_15"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1289 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_15, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1290 %trunc_ln41_87 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_15, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_87"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1291 %sext_ln41_106 = sext i5 %trunc_ln41_87

]]></Node>
<StgValue><ssdm name="sext_ln41_106"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1292 %sext_ln41_107 = sext i5 %trunc_ln41_87

]]></Node>
<StgValue><ssdm name="sext_ln41_107"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1293 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin259

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1294 %rbegin257 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin257"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1295 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_15, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1296 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin257

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1297 %rbegin255 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152

]]></Node>
<StgValue><ssdm name="rbegin255"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1298 %mul_ln73_127 = mul i18 %zext_ln40_57, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_127"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1299 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_127, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1300 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin255

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1301 %rbegin253 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin253"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1302 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_15, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1303 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin253

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1304 %rbegin251 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin251"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1305 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_21_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1306 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin251

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1307 %rbegin249 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135

]]></Node>
<StgValue><ssdm name="rbegin249"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1308 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_125, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1309 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin249

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1310 %rbegin245 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_389

]]></Node>
<StgValue><ssdm name="rbegin245"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1311 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_21_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1312 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_389, i32 %rbegin245

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1313 %zext_ln40_58 = zext i15 %data_22_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_58"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1314 %zext_ln40_59 = zext i15 %data_22_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_59"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1315 %zext_ln40_60 = zext i15 %data_22_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_60"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1316 %rbegin241 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_652

]]></Node>
<StgValue><ssdm name="rbegin241"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1317 %mul_ln73_128 = mul i17 %zext_ln40_60, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_128"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_128, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1319 %trunc_ln41_88 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_128, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_88"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1320 %sext_ln41_108 = sext i6 %trunc_ln41_88

]]></Node>
<StgValue><ssdm name="sext_ln41_108"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1321 %sext_ln41_109 = sext i6 %trunc_ln41_88

]]></Node>
<StgValue><ssdm name="sext_ln41_109"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1322 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_652, i32 %rbegin241

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1323 %rbegin239 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin239"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_128, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1325 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin239

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1326 %rbegin235 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_372

]]></Node>
<StgValue><ssdm name="rbegin235"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_22_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1328 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_372, i32 %rbegin235

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1329 %rbegin233 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_688

]]></Node>
<StgValue><ssdm name="rbegin233"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1330 %mul_ln73_129 = mul i18 %zext_ln40_59, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_129"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1331 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_129, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1332 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_688, i32 %rbegin233

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1333 %zext_ln73_6 = zext i15 %data_22_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1334 %sub_ln73_16 = sub i16 0, i16 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="sub_ln73_16"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1335 %trunc_ln41_89 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_16, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_89"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1336 %sext_ln40_6 = sext i5 %trunc_ln41_89

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1337 %rbegin227 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin227"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1338 %mul_ln73_130 = mul i17 %zext_ln40_60, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_130"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1339 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_130, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1340 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin227

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1341 %rbegin223 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin223"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1342 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1343 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin223

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1344 %rbegin219 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin219"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1345 %mul_ln73_131 = mul i19 %zext_ln40_58, i19 12

]]></Node>
<StgValue><ssdm name="mul_ln73_131"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1346 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_131, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1347 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin219

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1348 %rbegin217 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin217"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1349 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1350 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin217

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1351 %rbegin215 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin215"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1352 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_22_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1353 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin215

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1354 %rbegin209 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin209"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1355 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_128, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1356 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin209

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1357 %zext_ln40_61 = zext i15 %data_23_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_61"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1358 %zext_ln40_62 = zext i15 %data_23_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_62"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1359 %zext_ln40_63 = zext i15 %data_23_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_63"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1360 %zext_ln40_64 = zext i15 %data_23_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_64"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1361 %rbegin207 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_141

]]></Node>
<StgValue><ssdm name="rbegin207"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1362 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_23_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1363 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_141, i32 %rbegin207

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1364 %rbegin197 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin197"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:1365 %mul_ln73_132 = mul i20 %zext_ln40_64, i20 1048561

]]></Node>
<StgValue><ssdm name="mul_ln73_132"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1366 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_132, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1367 %trunc_ln41_90 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_132, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln41_90"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:1368 %sext_ln41_110 = sext i9 %trunc_ln41_90

]]></Node>
<StgValue><ssdm name="sext_ln41_110"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1369 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin197

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1370 %rbegin193 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin193"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1371 %sub_ln73_17 = sub i16 0, i16 %zext_ln40_63

]]></Node>
<StgValue><ssdm name="sub_ln73_17"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1372 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1373 %trunc_ln41_91 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_17, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_91"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1374 %sext_ln41_111 = sext i5 %trunc_ln41_91

]]></Node>
<StgValue><ssdm name="sext_ln41_111"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1375 %sext_ln41_112 = sext i5 %trunc_ln41_91

]]></Node>
<StgValue><ssdm name="sext_ln41_112"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1376 %sext_ln41_113 = sext i5 %trunc_ln41_91

]]></Node>
<StgValue><ssdm name="sext_ln41_113"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1377 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin193

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1378 %rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin191"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1379 %mul_ln73_133 = mul i17 %zext_ln40_62, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_133"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1380 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_133, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1381 %trunc_ln41_92 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_133, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_92"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1382 %sext_ln41_114 = sext i6 %trunc_ln41_92

]]></Node>
<StgValue><ssdm name="sext_ln41_114"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1383 %sext_ln41_115 = sext i6 %trunc_ln41_92

]]></Node>
<StgValue><ssdm name="sext_ln41_115"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1384 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin191

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1385 %rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin189"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1386 %mul_ln73_134 = mul i17 %zext_ln40_62, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_134"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1387 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_134, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1388 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin189

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1389 %rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin187"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1390 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1391 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin187

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1392 %rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin185"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1393 %mul_ln73_135 = mul i18 %zext_ln40_61, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_135"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1394 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_135, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1395 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin185

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1396 %rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin183"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1398 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin183

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1399 %rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin181"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1400 %mul_ln73_136 = mul i18 %zext_ln40_61, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_136"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1401 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_136, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1402 %trunc_ln41_93 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_136, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_93"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1403 %sext_ln41_116 = sext i7 %trunc_ln41_93

]]></Node>
<StgValue><ssdm name="sext_ln41_116"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1404 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin181

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1405 %rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin179"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1406 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_133, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1407 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin179

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1408 %rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_250

]]></Node>
<StgValue><ssdm name="rbegin173"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1409 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_23_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1410 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_250, i32 %rbegin173

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1411 %zext_ln40_65 = zext i15 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_65"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1412 %zext_ln40_66 = zext i15 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_66"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1413 %zext_ln40_67 = zext i15 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_67"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1414 %zext_ln40_68 = zext i15 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_68"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1415 %rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179

]]></Node>
<StgValue><ssdm name="rbegin171"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1416 %sub_ln73_18 = sub i16 0, i16 %zext_ln40_68

]]></Node>
<StgValue><ssdm name="sub_ln73_18"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1417 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1418 %trunc_ln41_94 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_18, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_94"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1419 %sext_ln41_117 = sext i5 %trunc_ln41_94

]]></Node>
<StgValue><ssdm name="sext_ln41_117"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1420 %sext_ln41_118 = sext i5 %trunc_ln41_94

]]></Node>
<StgValue><ssdm name="sext_ln41_118"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1421 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin171

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1422 %rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin169"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1423 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1424 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin169

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1425 %rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin167"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1426 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1427 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin167

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1428 %rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142

]]></Node>
<StgValue><ssdm name="rbegin165"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1429 %mul_ln73_137 = mul i18 %zext_ln40_67, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_137"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1430 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_137, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1431 %trunc_ln41_95 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_137, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_95"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1432 %sext_ln41_119 = sext i7 %trunc_ln41_95

]]></Node>
<StgValue><ssdm name="sext_ln41_119"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1433 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin165

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1434 %rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_175

]]></Node>
<StgValue><ssdm name="rbegin163"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1435 %mul_ln73_138 = mul i17 %zext_ln40_66, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_138"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1436 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_138, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1437 %trunc_ln41_96 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_138, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_96"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1438 %sext_ln41_120 = sext i6 %trunc_ln41_96

]]></Node>
<StgValue><ssdm name="sext_ln41_120"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1439 %sext_ln41_121 = sext i6 %trunc_ln41_96

]]></Node>
<StgValue><ssdm name="sext_ln41_121"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1440 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_175, i32 %rbegin163

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1441 %rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin161"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1442 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1443 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin161

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1444 %rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin159"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1445 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1446 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin159

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1447 %rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin157"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1448 %mul_ln73_139 = mul i19 %zext_ln40_65, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_139"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1449 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_139, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1450 %trunc_ln41_97 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_139, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_97"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1451 %sext_ln41_122 = sext i8 %trunc_ln41_97

]]></Node>
<StgValue><ssdm name="sext_ln41_122"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1452 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin157

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1453 %rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin153"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1454 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_137, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1455 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin153

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1456 %rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin151"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1457 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1458 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin151

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1459 %rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin147"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1460 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1461 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin147

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1462 %rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin145"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1463 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_24_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1464 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin145

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1465 %rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin143"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1466 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_138, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1467 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin143

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1468 %zext_ln70_29 = zext i15 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_29"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1469 %zext_ln70_30 = zext i15 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_30"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1470 %zext_ln70_31 = zext i15 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_31"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1471 %zext_ln70_32 = zext i15 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_32"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1472 %rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin135"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1473 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1474 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin135

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1475 %rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin131"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1476 %mul_ln73_140 = mul i18 %zext_ln70_32, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_140"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1477 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_140, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1478 %trunc_ln41_98 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_140, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_98"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1479 %sext_ln41_123 = sext i7 %trunc_ln41_98

]]></Node>
<StgValue><ssdm name="sext_ln41_123"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1480 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin131

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1481 %rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin129"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1482 %mul_ln73_141 = mul i19 %zext_ln70_31, i19 9

]]></Node>
<StgValue><ssdm name="mul_ln73_141"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1483 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_141, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1484 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin129

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1485 %rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin127"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:1486 %mul_ln73_142 = mul i21 %zext_ln70_30, i21 2097134

]]></Node>
<StgValue><ssdm name="mul_ln73_142"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1487 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_142, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1488 %trunc_ln41_99 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_142, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_99"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:1489 %sext_ln41_124 = sext i10 %trunc_ln41_99

]]></Node>
<StgValue><ssdm name="sext_ln41_124"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1490 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin127

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1491 %rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin123"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1492 %mul_ln73_143 = mul i19 %zext_ln70_31, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_143"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1493 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_143, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1494 %trunc_ln41_100 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_143, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_100"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1495 %sext_ln41_125 = sext i8 %trunc_ln41_100

]]></Node>
<StgValue><ssdm name="sext_ln41_125"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1496 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin123

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1497 %rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin121"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1498 %mul_ln73_144 = mul i18 %zext_ln70_32, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_144"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1499 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_144, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1500 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin121

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1501 %rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin119"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1502 %mul_ln73_145 = mul i17 %zext_ln70_29, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_145"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1503 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_145, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1504 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin119

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1505 %zext_ln73_7 = zext i15 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1506 %sub_ln73_19 = sub i16 0, i16 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="sub_ln73_19"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1507 %trunc_ln41_101 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_19, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_101"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1508 %sext_ln40_7 = sext i5 %trunc_ln41_101

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1509 %rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin115"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1510 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1511 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin115

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1512 %rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin113"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1513 %mul_ln73_146 = mul i18 %zext_ln70_32, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_146"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1514 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_146, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1515 %trunc_ln41_102 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_146, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_102"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1516 %sext_ln41_126 = sext i7 %trunc_ln41_102

]]></Node>
<StgValue><ssdm name="sext_ln41_126"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1517 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin113

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1518 %rbegin335 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin335"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1519 %mul_ln73_147 = mul i17 %zext_ln70_29, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_147"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1520 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_147, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1521 %trunc_ln41_103 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_147, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_103"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1522 %sext_ln41_127 = sext i6 %trunc_ln41_103

]]></Node>
<StgValue><ssdm name="sext_ln41_127"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1523 %rend1130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin335

]]></Node>
<StgValue><ssdm name="rend1130"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1524 %rbegin336 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin336"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1525 %mul_ln73_148 = mul i18 %zext_ln70_32, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_148"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1526 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_148, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1527 %rend1128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin336

]]></Node>
<StgValue><ssdm name="rend1128"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1528 %rbegin337 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin337"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1529 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_144, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1530 %rend1124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin337

]]></Node>
<StgValue><ssdm name="rend1124"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="20" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1531 %zext_ln40_69 = zext i15 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_69"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1532 %zext_ln40_70 = zext i15 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_70"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1533 %zext_ln40_71 = zext i15 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_71"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1534 %rbegin338 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin338"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1535 %mul_ln73_149 = mul i18 %zext_ln40_71, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_149"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1536 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_149, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1537 %rend1122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin338

]]></Node>
<StgValue><ssdm name="rend1122"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1538 %rbegin339 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin339"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1539 %mul_ln73_150 = mul i17 %zext_ln40_70, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_150"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1540 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_150, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1541 %trunc_ln41_104 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_150, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_104"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1542 %sext_ln41_128 = sext i6 %trunc_ln41_104

]]></Node>
<StgValue><ssdm name="sext_ln41_128"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1543 %sext_ln41_129 = sext i6 %trunc_ln41_104

]]></Node>
<StgValue><ssdm name="sext_ln41_129"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1544 %rend1120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin339

]]></Node>
<StgValue><ssdm name="rend1120"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1545 %rbegin340 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin340"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1546 %mul_ln73_151 = mul i18 %zext_ln40_71, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_151"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1547 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_151, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1548 %rend1118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin340

]]></Node>
<StgValue><ssdm name="rend1118"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1549 %rbegin341 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin341"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1550 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_150, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1551 %rend1116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin341

]]></Node>
<StgValue><ssdm name="rend1116"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1552 %rbegin342 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin342"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1553 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_149, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1554 %rend1114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin342

]]></Node>
<StgValue><ssdm name="rend1114"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1555 %rbegin343 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin343"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1556 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_150, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1557 %rend1112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin343

]]></Node>
<StgValue><ssdm name="rend1112"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1558 %rbegin344 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin344"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1559 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_26_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1560 %rend1108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin344

]]></Node>
<StgValue><ssdm name="rend1108"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1561 %rbegin345 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin345"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1562 %mul_ln73_152 = mul i18 %zext_ln40_71, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_152"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1563 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_152, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1564 %rend1106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin345

]]></Node>
<StgValue><ssdm name="rend1106"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1565 %rbegin346 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin346"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1566 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1567 %rend1104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin346

]]></Node>
<StgValue><ssdm name="rend1104"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1568 %rbegin347 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin347"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.511:1569 %mul_ln73_153 = mul i20 %zext_ln40_69, i20 31

]]></Node>
<StgValue><ssdm name="mul_ln73_153"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1570 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln73_153, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1571 %rend1100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin347

]]></Node>
<StgValue><ssdm name="rend1100"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1572 %rbegin348 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin348"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1573 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1574 %rend1098 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin348

]]></Node>
<StgValue><ssdm name="rend1098"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1575 %zext_ln73_8 = zext i15 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1576 %sub_ln73_20 = sub i16 0, i16 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="sub_ln73_20"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1577 %trunc_ln41_105 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_20, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_105"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1578 %sext_ln40_8 = sext i5 %trunc_ln41_105

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1579 %rbegin349 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin349"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1580 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_151, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1581 %rend1094 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin349

]]></Node>
<StgValue><ssdm name="rend1094"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1582 %rbegin350 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin350"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1583 %mul_ln73_154 = mul i18 %zext_ln40_71, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_154"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1584 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_154, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1585 %rend1092 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin350

]]></Node>
<StgValue><ssdm name="rend1092"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1586 %rbegin351 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin351"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1587 %mul_ln73_155 = mul i17 %zext_ln40_70, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_155"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1588 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_155, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1589 %rend1090 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin351

]]></Node>
<StgValue><ssdm name="rend1090"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1590 %zext_ln40_72 = zext i15 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_72"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1591 %zext_ln40_73 = zext i15 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_73"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1592 %zext_ln40_74 = zext i15 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_74"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1593 %rbegin352 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin352"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1594 %mul_ln73_156 = mul i17 %zext_ln40_74, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_156"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1595 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_156, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1596 %trunc_ln41_106 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_156, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_106"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1597 %sext_ln41_130 = sext i6 %trunc_ln41_106

]]></Node>
<StgValue><ssdm name="sext_ln41_130"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1598 %sext_ln41_131 = sext i6 %trunc_ln41_106

]]></Node>
<StgValue><ssdm name="sext_ln41_131"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1599 %rend1086 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin352

]]></Node>
<StgValue><ssdm name="rend1086"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1600 %rbegin353 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin353"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1601 %mul_ln73_157 = mul i17 %zext_ln40_74, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_157"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1602 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_157, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1603 %rend1084 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin353

]]></Node>
<StgValue><ssdm name="rend1084"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1604 %rbegin354 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin354"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1605 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1606 %rend1082 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin354

]]></Node>
<StgValue><ssdm name="rend1082"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1607 %rbegin356 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_331

]]></Node>
<StgValue><ssdm name="rbegin356"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1608 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1609 %rend1080 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_331, i32 %rbegin356

]]></Node>
<StgValue><ssdm name="rend1080"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1610 %rbegin357 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin357"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1611 %sub_ln73_21 = sub i16 0, i16 %zext_ln40_73

]]></Node>
<StgValue><ssdm name="sub_ln73_21"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1612 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1613 %rend1078 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin357

]]></Node>
<StgValue><ssdm name="rend1078"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1614 %rbegin358 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin358"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1615 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_27_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1616 %rend1076 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin358

]]></Node>
<StgValue><ssdm name="rend1076"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1617 %rbegin359 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin359"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1618 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_156, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1619 %rend1072 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin359

]]></Node>
<StgValue><ssdm name="rend1072"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1620 %rbegin360 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin360"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1621 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1622 %rend1070 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin360

]]></Node>
<StgValue><ssdm name="rend1070"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1623 %rbegin361 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin361"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1624 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_27_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1625 %rend1060 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin361

]]></Node>
<StgValue><ssdm name="rend1060"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1626 %rbegin362 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin362"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1627 %mul_ln73_158 = mul i18 %zext_ln40_72, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_158"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1628 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_158, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1629 %trunc_ln41_107 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_158, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_107"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1630 %sext_ln41_132 = sext i7 %trunc_ln41_107

]]></Node>
<StgValue><ssdm name="sext_ln41_132"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1631 %rend1058 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin362

]]></Node>
<StgValue><ssdm name="rend1058"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1632 %rbegin363 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin363"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1633 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_27_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1634 %rend1056 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin363

]]></Node>
<StgValue><ssdm name="rend1056"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1635 %rbegin364 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin364"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1636 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_156, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1637 %rend1054 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin364

]]></Node>
<StgValue><ssdm name="rend1054"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1638 %zext_ln70_33 = zext i15 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_33"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1639 %zext_ln70_34 = zext i15 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_34"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1640 %zext_ln70_35 = zext i15 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_35"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1641 %rbegin365 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin365"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1642 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1643 %rend1050 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin365

]]></Node>
<StgValue><ssdm name="rend1050"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1644 %rbegin366 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin366"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1645 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_28_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1646 %rend1048 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin366

]]></Node>
<StgValue><ssdm name="rend1048"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1647 %rbegin367 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin367"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1648 %mul_ln73_159 = mul i17 %zext_ln70_35, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_159"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1649 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_159, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1650 %rend1046 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin367

]]></Node>
<StgValue><ssdm name="rend1046"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1651 %rbegin368 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin368"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.511:1652 %mul_ln73_160 = mul i21 %zext_ln70_34, i21 2097124

]]></Node>
<StgValue><ssdm name="mul_ln73_160"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1653 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_160, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1654 %trunc_ln41_108 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_160, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln41_108"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:1655 %sext_ln41_133 = sext i10 %trunc_ln41_108

]]></Node>
<StgValue><ssdm name="sext_ln41_133"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1656 %rend1042 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin368

]]></Node>
<StgValue><ssdm name="rend1042"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1657 %rbegin369 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin369"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1658 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_28_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1659 %rend1040 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin369

]]></Node>
<StgValue><ssdm name="rend1040"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1660 %rbegin370 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin370"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1661 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1662 %rend1036 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin370

]]></Node>
<StgValue><ssdm name="rend1036"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1663 %zext_ln73_9 = zext i15 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1664 %sub_ln73_22 = sub i16 0, i16 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="sub_ln73_22"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1665 %trunc_ln41_109 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_22, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_109"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1666 %sext_ln40_9 = sext i5 %trunc_ln41_109

]]></Node>
<StgValue><ssdm name="sext_ln40_9"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1667 %rbegin371 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin371"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1668 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_28_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1669 %rend1032 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin371

]]></Node>
<StgValue><ssdm name="rend1032"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1670 %rbegin372 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin372"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1671 %mul_ln73_161 = mul i18 %zext_ln70_33, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_161"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1672 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_161, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1673 %rend1030 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin372

]]></Node>
<StgValue><ssdm name="rend1030"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1674 %rbegin373 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin373"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1675 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1676 %rend1028 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin373

]]></Node>
<StgValue><ssdm name="rend1028"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1677 %rbegin374 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin374"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1678 %mul_ln73_162 = mul i18 %zext_ln70_33, i18 6

]]></Node>
<StgValue><ssdm name="mul_ln73_162"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1679 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_162, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1680 %rend1022 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin374

]]></Node>
<StgValue><ssdm name="rend1022"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1681 %rbegin375 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin375"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1682 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_159, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1683 %rend976 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin375

]]></Node>
<StgValue><ssdm name="rend976"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1684 %zext_ln40_75 = zext i15 %data_29_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_75"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1685 %zext_ln40_76 = zext i15 %data_29_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_76"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1686 %zext_ln40_77 = zext i15 %data_29_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_77"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1687 %zext_ln40_78 = zext i15 %data_29_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_78"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1688 %rbegin376 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin376"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1689 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_29_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1690 %rend932 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin376

]]></Node>
<StgValue><ssdm name="rend932"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1691 %rbegin378 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin378"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1692 %mul_ln73_163 = mul i19 %zext_ln40_78, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_163"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1693 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_163, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1694 %trunc_ln41_110 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_163, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_110"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1695 %sext_ln41_134 = sext i8 %trunc_ln41_110

]]></Node>
<StgValue><ssdm name="sext_ln41_134"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1696 %rend910 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin378

]]></Node>
<StgValue><ssdm name="rend910"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1697 %rbegin379 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin379"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1698 %mul_ln73_164 = mul i17 %zext_ln40_77, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_164"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1699 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_164, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1700 %rend888 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin379

]]></Node>
<StgValue><ssdm name="rend888"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1701 %rbegin380 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin380"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1702 %mul_ln73_165 = mul i18 %zext_ln40_76, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_165"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1703 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_165, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1704 %trunc_ln41_111 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_165, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_111"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1705 %sext_ln41_135 = sext i7 %trunc_ln41_111

]]></Node>
<StgValue><ssdm name="sext_ln41_135"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1706 %rend866 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin380

]]></Node>
<StgValue><ssdm name="rend866"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1707 %rbegin381 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin381"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1708 %mul_ln73_166 = mul i19 %zext_ln40_78, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_166"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1709 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_166, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1710 %rend844 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin381

]]></Node>
<StgValue><ssdm name="rend844"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1711 %rbegin382 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin382"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1712 %mul_ln73_167 = mul i18 %zext_ln40_76, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_167"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1713 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_167, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1714 %rend822 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin382

]]></Node>
<StgValue><ssdm name="rend822"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1715 %rbegin383 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin383"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1716 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1717 %rend800 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin383

]]></Node>
<StgValue><ssdm name="rend800"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1718 %rbegin384 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182

]]></Node>
<StgValue><ssdm name="rbegin384"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1719 %mul_ln73_168 = mul i18 %zext_ln40_76, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_168"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1720 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_168, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1721 %rend778 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin384

]]></Node>
<StgValue><ssdm name="rend778"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1722 %rbegin385 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin385"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1723 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_166, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1724 %rend754 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin385

]]></Node>
<StgValue><ssdm name="rend754"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1725 %rbegin386 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin386"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1726 %sub_ln73_23 = sub i16 0, i16 %zext_ln40_75

]]></Node>
<StgValue><ssdm name="sub_ln73_23"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1727 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1728 %rend732 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin386

]]></Node>
<StgValue><ssdm name="rend732"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1729 %rbegin387 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin387"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1730 %mul_ln73_169 = mul i17 %zext_ln40_77, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_169"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1731 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_169, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1732 %trunc_ln41_112 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_169, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_112"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1733 %sext_ln41_136 = sext i6 %trunc_ln41_112

]]></Node>
<StgValue><ssdm name="sext_ln41_136"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1734 %rend666 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin387

]]></Node>
<StgValue><ssdm name="rend666"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1735 %rbegin388 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin388"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1736 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1737 %rend644 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin388

]]></Node>
<StgValue><ssdm name="rend644"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1738 %rbegin389 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151

]]></Node>
<StgValue><ssdm name="rbegin389"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1739 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_167, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1740 %rend600 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin389

]]></Node>
<StgValue><ssdm name="rend600"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1741 %zext_ln40_79 = zext i15 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_79"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1742 %zext_ln40_80 = zext i15 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_80"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1743 %zext_ln40_81 = zext i15 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_81"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1744 %rbegin390 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin390"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1745 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_30_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1746 %rend578 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin390

]]></Node>
<StgValue><ssdm name="rend578"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1747 %rbegin391 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin391"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1748 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_30_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1749 %rend556 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin391

]]></Node>
<StgValue><ssdm name="rend556"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1750 %rbegin392 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin392"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1751 %mul_ln73_170 = mul i17 %zext_ln40_81, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_170"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1752 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_170, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1753 %rend510 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin392

]]></Node>
<StgValue><ssdm name="rend510"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1754 %rbegin393 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin393"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1755 %mul_ln73_171 = mul i19 %zext_ln40_80, i19 524281

]]></Node>
<StgValue><ssdm name="mul_ln73_171"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1756 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_171, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1757 %trunc_ln41_113 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_171, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_113"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1758 %sext_ln41_137 = sext i8 %trunc_ln41_113

]]></Node>
<StgValue><ssdm name="sext_ln41_137"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1759 %rend488 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin393

]]></Node>
<StgValue><ssdm name="rend488"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1760 %rbegin394 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin394"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1761 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_170, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1762 %rend466 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin394

]]></Node>
<StgValue><ssdm name="rend466"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1763 %rbegin395 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_568

]]></Node>
<StgValue><ssdm name="rbegin395"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1764 %mul_ln73_172 = mul i19 %zext_ln40_80, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_172"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1765 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_172, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1766 %trunc_ln41_114 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_172, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_114"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1767 %sext_ln41_138 = sext i8 %trunc_ln41_114

]]></Node>
<StgValue><ssdm name="sext_ln41_138"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1768 %rend422 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_568, i32 %rbegin395

]]></Node>
<StgValue><ssdm name="rend422"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1769 %rbegin396 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin396"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1770 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1771 %rend400 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin396

]]></Node>
<StgValue><ssdm name="rend400"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1772 %rbegin377 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin377"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1773 %mul_ln73_173 = mul i18 %zext_ln40_79, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_173"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1774 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_173, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1775 %trunc_ln41_115 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_173, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_115"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1776 %sext_ln41_139 = sext i7 %trunc_ln41_115

]]></Node>
<StgValue><ssdm name="sext_ln41_139"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1777 %rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin377

]]></Node>
<StgValue><ssdm name="rend378"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1778 %rbegin355 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin355"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1779 %mul_ln73_174 = mul i19 %zext_ln40_80, i19 12

]]></Node>
<StgValue><ssdm name="mul_ln73_174"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1780 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_174, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1781 %rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin355

]]></Node>
<StgValue><ssdm name="rend356"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1782 %rbegin333 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_564

]]></Node>
<StgValue><ssdm name="rbegin333"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1783 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_30_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1784 %rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_564, i32 %rbegin333

]]></Node>
<StgValue><ssdm name="rend334"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1785 %rbegin309 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin309"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1786 %mul_ln73_175 = mul i18 %zext_ln40_79, i18 5

]]></Node>
<StgValue><ssdm name="mul_ln73_175"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1787 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_175, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1788 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin309

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1789 %rbegin287 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin287"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1790 %mul_ln73_176 = mul i18 %zext_ln40_79, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_176"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1791 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_176, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1792 %trunc_ln41_116 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_176, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_116"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1793 %sext_ln41_140 = sext i7 %trunc_ln41_116

]]></Node>
<StgValue><ssdm name="sext_ln41_140"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1794 %rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin287

]]></Node>
<StgValue><ssdm name="rend288"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1795 %rbegin265 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin265"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1796 %mul_ln73_177 = mul i19 %zext_ln40_80, i19 524282

]]></Node>
<StgValue><ssdm name="mul_ln73_177"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1797 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_177, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1798 %trunc_ln41_117 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_177, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_117"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1799 %sext_ln41_141 = sext i8 %trunc_ln41_117

]]></Node>
<StgValue><ssdm name="sext_ln41_141"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1800 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin265

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1801 %zext_ln40_82 = zext i15 %data_31_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_82"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1802 %zext_ln40_83 = zext i15 %data_31_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_83"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1803 %zext_ln40_84 = zext i15 %data_31_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_84"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.511:1804 %zext_ln40_85 = zext i15 %data_31_val_read

]]></Node>
<StgValue><ssdm name="zext_ln40_85"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1805 %rbegin221 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin221"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1806 %mul_ln73_178 = mul i19 %zext_ln40_85, i19 524283

]]></Node>
<StgValue><ssdm name="mul_ln73_178"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1807 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_178, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1808 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin221

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1809 %rbegin199 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1422

]]></Node>
<StgValue><ssdm name="rbegin199"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.511:1810 %sub_ln73_24 = sub i16 0, i16 %zext_ln40_84

]]></Node>
<StgValue><ssdm name="sub_ln73_24"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1811 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_24, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1812 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1422, i32 %rbegin199

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1813 %rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_560

]]></Node>
<StgValue><ssdm name="rbegin177"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1814 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_31_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1815 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_560, i32 %rbegin177

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1816 %rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183

]]></Node>
<StgValue><ssdm name="rbegin155"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1817 %mul_ln73_179 = mul i17 %zext_ln40_83, i17 3

]]></Node>
<StgValue><ssdm name="mul_ln73_179"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1818 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_179, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1819 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin155

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1820 %rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin133"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1821 %mul_ln73_180 = mul i18 %zext_ln40_82, i18 7

]]></Node>
<StgValue><ssdm name="mul_ln73_180"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1822 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_180, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1823 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin133

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1824 %rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin111"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1825 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i15 %data_31_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1826 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin111

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1827 %rbegin397 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin397"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.511:1828 %mul_ln73_181 = mul i19 %zext_ln40_85, i19 524280

]]></Node>
<StgValue><ssdm name="mul_ln73_181"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1829 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln73_181, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1830 %rend1110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin397

]]></Node>
<StgValue><ssdm name="rend1110"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1831 %rbegin398 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin398"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.511:1832 %mul_ln73_182 = mul i17 %zext_ln40_83, i17 131070

]]></Node>
<StgValue><ssdm name="mul_ln73_182"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1833 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_182, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1834 %rend1044 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin398

]]></Node>
<StgValue><ssdm name="rend1044"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1835 %rbegin399 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin399"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1836 %mul_ln73_183 = mul i18 %zext_ln40_82, i18 262140

]]></Node>
<StgValue><ssdm name="mul_ln73_183"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1837 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_183, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1838 %rend998 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin399

]]></Node>
<StgValue><ssdm name="rend998"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1839 %rbegin400 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_511

]]></Node>
<StgValue><ssdm name="rbegin400"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1840 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_24, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1841 %rend776 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_511, i32 %rbegin400

]]></Node>
<StgValue><ssdm name="rend776"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1842 %rbegin401 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin401"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.511:1843 %mul_ln73_184 = mul i18 %zext_ln40_82, i18 262141

]]></Node>
<StgValue><ssdm name="mul_ln73_184"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1844 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln73_184, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1845 %rend554 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin401

]]></Node>
<StgValue><ssdm name="rend554"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1846 %rbegin331 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin331"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1847 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i16 %sub_ln73_24, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1848 %rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin331

]]></Node>
<StgValue><ssdm name="rend332"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.511:1849 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_507

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.511:1850 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln73_182, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1851 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_507, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1852 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1853 %zext_ln57 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1854 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_0_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1855 %zext_ln57_1 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1856 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_4, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1857 %zext_ln57_2 = zext i7 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1858 %tmp_92 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_0_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1859 %zext_ln57_3 = zext i5 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1860 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_6, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1861 %zext_ln57_4 = zext i8 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="1864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1862 %trunc_ln41_118 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_8, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_118"/></StgValue>
</operation>

<operation id="1865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1863 %tmp_94 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_0_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1864 %zext_ln41 = zext i4 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="1867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1865 %tmp_95 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_1_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1866 %zext_ln57_5 = zext i4 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="1869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1867 %tmp_96 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_10, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:1868 %zext_ln57_6 = zext i9 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="1871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1869 %tmp_97 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_11, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1870 %zext_ln41_9 = zext i7 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="1873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1871 %tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_15, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1872 %zext_ln41_1 = zext i8 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="1875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1873 %tmp_99 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_2_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1874 %zext_ln57_7 = zext i5 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln57_7"/></StgValue>
</operation>

<operation id="1877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1875 %zext_ln57_8 = zext i5 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln57_8"/></StgValue>
</operation>

<operation id="1878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1876 %tmp_100 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_16, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1877 %zext_ln57_9 = zext i6 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln57_9"/></StgValue>
</operation>

<operation id="1880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1878 %zext_ln57_10 = zext i6 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln57_10"/></StgValue>
</operation>

<operation id="1881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1879 %tmp_101 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_1_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1880 %zext_ln57_11 = zext i5 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln57_11"/></StgValue>
</operation>

<operation id="1883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1881 %or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln57_11

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1882 %sext_ln57 = sext i7 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="1885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1883 %zext_ln57_12 = zext i8 %sext_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_12"/></StgValue>
</operation>

<operation id="1886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1884 %tmp_102 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_3_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1885 %zext_ln57_13 = zext i5 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln57_13"/></StgValue>
</operation>

<operation id="1888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1886 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_31, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1887 %zext_ln41_11 = zext i8 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="1890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1888 %trunc_ln41_119 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_36, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_119"/></StgValue>
</operation>

<operation id="1891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1889 %tmp_104 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_10_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1890 %zext_ln57_14 = zext i4 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln57_14"/></StgValue>
</operation>

<operation id="1893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1891 %zext_ln57_15 = zext i4 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln57_15"/></StgValue>
</operation>

<operation id="1894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1892 %zext_ln57_16 = zext i4 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln57_16"/></StgValue>
</operation>

<operation id="1895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1893 %tmp_105 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_129, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1894 %zext_ln57_17 = zext i7 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln57_17"/></StgValue>
</operation>

<operation id="1897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1895 %tmp_106 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_5_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1896 %zext_ln57_18 = zext i4 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln57_18"/></StgValue>
</operation>

<operation id="1899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1897 %tmp_107 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_40, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1898 %zext_ln57_19 = zext i7 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln57_19"/></StgValue>
</operation>

<operation id="1901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1899 %tmp_108 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_14_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1900 %zext_ln57_20 = zext i5 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln57_20"/></StgValue>
</operation>

<operation id="1903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1901 %tmp_109 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_76, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1902 %zext_ln41_27 = zext i7 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln41_27"/></StgValue>
</operation>

<operation id="1905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1903 %tmp_110 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_20_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1904 %zext_ln41_2 = zext i5 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="1907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1905 %tmp_111 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_22_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1906 %zext_ln57_21 = zext i6 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln57_21"/></StgValue>
</operation>

<operation id="1909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1907 %tmp_112 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_134, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1908 %zext_ln57_22 = zext i6 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln57_22"/></StgValue>
</operation>

<operation id="1911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1909 %tmp_113 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_145, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1910 %zext_ln41_38 = zext i6 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln41_38"/></StgValue>
</operation>

<operation id="1913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1911 %trunc_ln41_120 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_149, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_120"/></StgValue>
</operation>

<operation id="1914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1912 %sext_ln57_1 = sext i7 %trunc_ln41_120

]]></Node>
<StgValue><ssdm name="sext_ln57_1"/></StgValue>
</operation>

<operation id="1915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1913 %tmp_114 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_3_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1914 %zext_ln57_23 = zext i6 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln57_23"/></StgValue>
</operation>

<operation id="1917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1915 %tmp_115 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_27, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1916 %zext_ln41_39 = zext i6 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln41_39"/></StgValue>
</operation>

<operation id="1919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1917 %zext_ln41_40 = zext i6 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln41_40"/></StgValue>
</operation>

<operation id="1920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1918 %tmp_116 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_46, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1919 %zext_ln41_3 = zext i7 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="1922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1920 %tmp_117 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_9_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1921 %zext_ln57_24 = zext i6 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln57_24"/></StgValue>
</operation>

<operation id="1924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1922 %tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_66, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1923 %zext_ln57_25 = zext i6 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln57_25"/></StgValue>
</operation>

<operation id="1926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1924 %zext_ln57_26 = zext i6 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln57_26"/></StgValue>
</operation>

<operation id="1927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1925 %tmp_119 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_73, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1926 %zext_ln57_27 = zext i7 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln57_27"/></StgValue>
</operation>

<operation id="1929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1927 %tmp_120 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_15_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1928 %zext_ln57_28 = zext i4 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln57_28"/></StgValue>
</operation>

<operation id="1931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1929 %zext_ln57_29 = zext i4 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln57_29"/></StgValue>
</operation>

<operation id="1932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1930 %zext_ln57_30 = zext i4 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln57_30"/></StgValue>
</operation>

<operation id="1933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1931 %trunc_ln41_121 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_85, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_121"/></StgValue>
</operation>

<operation id="1934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1932 %tmp_121 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_16_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1933 %zext_ln57_31 = zext i4 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln57_31"/></StgValue>
</operation>

<operation id="1936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1934 %zext_ln57_32 = zext i4 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln57_32"/></StgValue>
</operation>

<operation id="1937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1935 %zext_ln57_33 = zext i4 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln57_33"/></StgValue>
</operation>

<operation id="1938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1936 %tmp_122 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_18_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1937 %zext_ln57_34 = zext i5 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln57_34"/></StgValue>
</operation>

<operation id="1940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1938 %zext_ln57_35 = zext i5 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln57_35"/></StgValue>
</operation>

<operation id="1941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1939 %tmp_123 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_22_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1940 %zext_ln41_4 = zext i5 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="1943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1941 %zext_ln41_5 = zext i5 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="1944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1942 %tmp_124 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_26_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1943 %zext_ln57_36 = zext i4 %tmp_124

]]></Node>
<StgValue><ssdm name="zext_ln57_36"/></StgValue>
</operation>

<operation id="1946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1944 %tmp_125 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_4_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1945 %zext_ln57_37 = zext i4 %tmp_125

]]></Node>
<StgValue><ssdm name="zext_ln57_37"/></StgValue>
</operation>

<operation id="1948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1946 %zext_ln57_38 = zext i4 %tmp_125

]]></Node>
<StgValue><ssdm name="zext_ln57_38"/></StgValue>
</operation>

<operation id="1949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1947 %tmp_126 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_21, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1948 %zext_ln41_41 = zext i6 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln41_41"/></StgValue>
</operation>

<operation id="1951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1949 %tmp_127 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_6_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1950 %zext_ln41_6 = zext i4 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="1953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1951 %zext_ln41_7 = zext i4 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="1954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1952 %tmp_128 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_7_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1953 %zext_ln41_42 = zext i4 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln41_42"/></StgValue>
</operation>

<operation id="1956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1954 %zext_ln41_43 = zext i4 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln41_43"/></StgValue>
</operation>

<operation id="1957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1955 %zext_ln41_8 = zext i4 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="1958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1956 %tmp_129 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_8_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1957 %zext_ln57_39 = zext i4 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln57_39"/></StgValue>
</operation>

<operation id="1960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1958 %zext_ln57_40 = zext i4 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln57_40"/></StgValue>
</operation>

<operation id="1961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1959 %tmp_130 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_9_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1960 %zext_ln57_41 = zext i5 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln57_41"/></StgValue>
</operation>

<operation id="1963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1961 %tmp_131 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_10_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1962 %zext_ln41_10 = zext i5 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="1965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1963 %tmp_132 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_11_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1964 %zext_ln41_44 = zext i4 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln41_44"/></StgValue>
</operation>

<operation id="1967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1965 %zext_ln41_45 = zext i4 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln41_45"/></StgValue>
</operation>

<operation id="1968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1966 %zext_ln41_12 = zext i4 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="1969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:1967 %zext_ln41_13 = zext i4 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="1970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1968 %tmp_133 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_12_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1969 %zext_ln57_42 = zext i5 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln57_42"/></StgValue>
</operation>

<operation id="1972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1970 %tmp_134 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_15_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1971 %zext_ln41_14 = zext i5 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="1974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1972 %tmp_135 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_16_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1973 %zext_ln57_43 = zext i6 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln57_43"/></StgValue>
</operation>

<operation id="1976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1974 %tmp_136 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_108, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1975 %zext_ln57_44 = zext i6 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln57_44"/></StgValue>
</operation>

<operation id="1978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1976 %tmp_137 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_19_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1977 %zext_ln57_45 = zext i5 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln57_45"/></StgValue>
</operation>

<operation id="1980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1978 %zext_ln57_46 = zext i5 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln57_46"/></StgValue>
</operation>

<operation id="1981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1979 %tmp_138 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_119, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1980 %zext_ln57_47 = zext i6 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln57_47"/></StgValue>
</operation>

<operation id="1983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1981 %zext_ln57_48 = zext i6 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln57_48"/></StgValue>
</operation>

<operation id="1984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1982 %tmp_139 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_148, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1983 %zext_ln57_49 = zext i7 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln57_49"/></StgValue>
</operation>

<operation id="1986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1984 %tmp_140 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_151, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:1985 %zext_ln41_46 = zext i7 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln41_46"/></StgValue>
</operation>

<operation id="1988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1986 %trunc_ln41_122 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_21, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_122"/></StgValue>
</operation>

<operation id="1989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1987 %sext_ln57_2 = sext i5 %trunc_ln41_122

]]></Node>
<StgValue><ssdm name="sext_ln57_2"/></StgValue>
</operation>

<operation id="1990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1988 %sext_ln57_3 = sext i5 %trunc_ln41_122

]]></Node>
<StgValue><ssdm name="sext_ln57_3"/></StgValue>
</operation>

<operation id="1991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1989 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_35, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1990 %zext_ln57_50 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln57_50"/></StgValue>
</operation>

<operation id="1993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1991 %tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_48, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:1992 %zext_ln57_51 = zext i8 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln57_51"/></StgValue>
</operation>

<operation id="1995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1993 %tmp_143 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_10_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1994 %zext_ln57_52 = zext i6 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln57_52"/></StgValue>
</operation>

<operation id="1997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1995 %tmp_144 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_71, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1996 %zext_ln57_53 = zext i6 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln57_53"/></StgValue>
</operation>

<operation id="1999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:1997 %zext_ln57_54 = zext i6 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln57_54"/></StgValue>
</operation>

<operation id="2000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:1998 %tmp_145 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_13_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:1999 %zext_ln57_55 = zext i5 %tmp_145

]]></Node>
<StgValue><ssdm name="zext_ln57_55"/></StgValue>
</operation>

<operation id="2002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2000 %zext_ln57_56 = zext i5 %tmp_145

]]></Node>
<StgValue><ssdm name="zext_ln57_56"/></StgValue>
</operation>

<operation id="2003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2001 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_103, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2002 %zext_ln57_57 = zext i8 %tmp_146

]]></Node>
<StgValue><ssdm name="zext_ln57_57"/></StgValue>
</operation>

<operation id="2005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2003 %tmp_147 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_22_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2004 %zext_ln57_58 = zext i4 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln57_58"/></StgValue>
</operation>

<operation id="2007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2005 %zext_ln57_59 = zext i4 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln57_59"/></StgValue>
</operation>

<operation id="2008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2006 %tmp_148 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_122, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2007 %zext_ln41_15 = zext i7 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="2010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2008 %tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_23_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2009 %zext_ln57_60 = zext i6 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln57_60"/></StgValue>
</operation>

<operation id="2012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2010 %tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_141, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2011 %zext_ln57_61 = zext i8 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln57_61"/></StgValue>
</operation>

<operation id="2014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2012 %tmp_151 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_62, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2013 %zext_ln57_62 = zext i6 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln57_62"/></StgValue>
</operation>

<operation id="2016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2014 %tmp_152 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_19_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2015 %zext_ln57_63 = zext i4 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln57_63"/></StgValue>
</operation>

<operation id="2018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2016 %zext_ln57_64 = zext i4 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln57_64"/></StgValue>
</operation>

<operation id="2019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2017 %zext_ln57_65 = zext i4 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln57_65"/></StgValue>
</operation>

<operation id="2020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2018 %tmp_153 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_111, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2019 %zext_ln57_66 = zext i7 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln57_66"/></StgValue>
</operation>

<operation id="2022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2020 %tmp_154 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_124, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2021 %zext_ln57_67 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln57_67"/></StgValue>
</operation>

<operation id="2024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2022 %tmp_155 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_23_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2023 %zext_ln57_68 = zext i5 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln57_68"/></StgValue>
</operation>

<operation id="2026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2024 %zext_ln57_69 = zext i5 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln57_69"/></StgValue>
</operation>

<operation id="2027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2025 %tmp_156 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_25_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2026 %zext_ln41_16 = zext i6 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="2029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2027 %tmp_157 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_27_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2028 %zext_ln41_47 = zext i4 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln41_47"/></StgValue>
</operation>

<operation id="2031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2029 %zext_ln41_48 = zext i4 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln41_48"/></StgValue>
</operation>

<operation id="2032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2030 %zext_ln41_17 = zext i4 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="2033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2031 %tmp_158 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_28_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2032 %zext_ln111 = zext i4 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="2035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2033 %zext_ln111_5 = zext i4 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="2036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2034 %tmp_159 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_28_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2035 %zext_ln57_70 = zext i6 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln57_70"/></StgValue>
</operation>

<operation id="2038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2036 %zext_ln57_71 = zext i6 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln57_71"/></StgValue>
</operation>

<operation id="2039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2037 %tmp_160 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_6_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2038 %zext_ln41_49 = zext i5 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln41_49"/></StgValue>
</operation>

<operation id="2041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2039 %tmp_161 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_7_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2040 %zext_ln41_18 = zext i6 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="2043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2041 %tmp_162 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_9_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2042 %zext_ln57_72 = zext i4 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln57_72"/></StgValue>
</operation>

<operation id="2045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2043 %zext_ln57_73 = zext i4 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln57_73"/></StgValue>
</operation>

<operation id="2046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2044 %trunc_ln57_2 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_79, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln57_2"/></StgValue>
</operation>

<operation id="2047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2045 %tmp_163 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_86, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2046 %zext_ln41_50 = zext i7 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln41_50"/></StgValue>
</operation>

<operation id="2049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2047 %tmp_164 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_16_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2048 %zext_ln41_19 = zext i5 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="2051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2049 %tmp_165 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_26_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2050 %zext_ln57_74 = zext i5 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln57_74"/></StgValue>
</operation>

<operation id="2053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2051 %tmp_166 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_27_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2052 %zext_ln57_75 = zext i5 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln57_75"/></StgValue>
</operation>

<operation id="2055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2053 %zext_ln57_76 = zext i5 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln57_76"/></StgValue>
</operation>

<operation id="2056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2054 %tmp_167 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_7_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2055 %zext_ln57_77 = zext i5 %tmp_167

]]></Node>
<StgValue><ssdm name="zext_ln57_77"/></StgValue>
</operation>

<operation id="2058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2056 %tmp_168 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_41, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2057 %zext_ln57_78 = zext i6 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln57_78"/></StgValue>
</operation>

<operation id="2060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2058 %tmp_169 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_56, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2059 %zext_ln57_79 = zext i6 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln57_79"/></StgValue>
</operation>

<operation id="2062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2060 %zext_ln57_80 = zext i6 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln57_80"/></StgValue>
</operation>

<operation id="2063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2061 %tmp_170 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_13_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2062 %zext_ln41_51 = zext i4 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln41_51"/></StgValue>
</operation>

<operation id="2065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2063 %zext_ln41_20 = zext i4 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="2066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2064 %tmp_171 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_14_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2065 %zext_ln41_52 = zext i4 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln41_52"/></StgValue>
</operation>

<operation id="2068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2066 %zext_ln41_21 = zext i4 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="2069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2067 %zext_ln41_22 = zext i4 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="2070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2068 %tmp_172 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_17_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2069 %zext_ln57_81 = zext i4 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln57_81"/></StgValue>
</operation>

<operation id="2072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2070 %tmp_173 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_102, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2071 %zext_ln57_82 = zext i7 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln57_82"/></StgValue>
</operation>

<operation id="2074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2072 %zext_ln57_83 = zext i7 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln57_83"/></StgValue>
</operation>

<operation id="2075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2073 %tmp_174 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_121, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2074 %zext_ln57_84 = zext i7 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln57_84"/></StgValue>
</operation>

<operation id="2077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2075 %tmp_175 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_24_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2076 %zext_ln41_23 = zext i5 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="2079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2077 %zext_ln41_24 = zext i5 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="2080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2078 %tmp_176 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_25_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2079 %zext_ln57_85 = zext i5 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln57_85"/></StgValue>
</operation>

<operation id="2082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2080 %trunc_ln57_3 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_154, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln57_3"/></StgValue>
</operation>

<operation id="2083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2081 %tmp_177 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_159, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2082 %zext_ln57_86 = zext i6 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln57_86"/></StgValue>
</operation>

<operation id="2085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2083 %zext_ln57_87 = zext i6 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln57_87"/></StgValue>
</operation>

<operation id="2086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2084 %tmp_178 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_3_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2085 %zext_ln41_53 = zext i4 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln41_53"/></StgValue>
</operation>

<operation id="2088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2086 %zext_ln41_25 = zext i4 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln41_25"/></StgValue>
</operation>

<operation id="2089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2087 %tmp_179 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_4_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2088 %zext_ln57_88 = zext i5 %tmp_179

]]></Node>
<StgValue><ssdm name="zext_ln57_88"/></StgValue>
</operation>

<operation id="2091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2089 %tmp_180 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_43, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2090 %zext_ln57_89 = zext i6 %tmp_180

]]></Node>
<StgValue><ssdm name="zext_ln57_89"/></StgValue>
</operation>

<operation id="2093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2091 %tmp_181 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_55, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2092 %zext_ln41_54 = zext i7 %tmp_181

]]></Node>
<StgValue><ssdm name="zext_ln41_54"/></StgValue>
</operation>

<operation id="2095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2093 %tmp_182 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_17_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2094 %zext_ln41_26 = zext i5 %tmp_182

]]></Node>
<StgValue><ssdm name="zext_ln41_26"/></StgValue>
</operation>

<operation id="2097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2095 %tmp_183 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_23_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2096 %zext_ln41_55 = zext i4 %tmp_183

]]></Node>
<StgValue><ssdm name="zext_ln41_55"/></StgValue>
</operation>

<operation id="2099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2097 %tmp_184 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_29_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2098 %zext_ln57_90 = zext i4 %tmp_184

]]></Node>
<StgValue><ssdm name="zext_ln57_90"/></StgValue>
</operation>

<operation id="2101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2099 %trunc_ln57_5 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_24, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln57_5"/></StgValue>
</operation>

<operation id="2102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2100 %tmp_185 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_70, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2101 %zext_ln57_91 = zext i7 %tmp_185

]]></Node>
<StgValue><ssdm name="zext_ln57_91"/></StgValue>
</operation>

<operation id="2104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2102 %trunc_ln57_7 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_89, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln57_7"/></StgValue>
</operation>

<operation id="2105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2103 %trunc_ln41_123 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_97, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_123"/></StgValue>
</operation>

<operation id="2106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2104 %tmp_186 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_18_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2105 %zext_ln41_28 = zext i4 %tmp_186

]]></Node>
<StgValue><ssdm name="zext_ln41_28"/></StgValue>
</operation>

<operation id="2108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2106 %tmp_187 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_21_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2107 %zext_ln57_92 = zext i4 %tmp_187

]]></Node>
<StgValue><ssdm name="zext_ln57_92"/></StgValue>
</operation>

<operation id="2110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2108 %zext_ln57_93 = zext i4 %tmp_187

]]></Node>
<StgValue><ssdm name="zext_ln57_93"/></StgValue>
</operation>

<operation id="2111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2109 %zext_ln57_94 = zext i4 %tmp_187

]]></Node>
<StgValue><ssdm name="zext_ln57_94"/></StgValue>
</operation>

<operation id="2112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2110 %tmp_188 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_164, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2111 %zext_ln41_56 = zext i6 %tmp_188

]]></Node>
<StgValue><ssdm name="zext_ln41_56"/></StgValue>
</operation>

<operation id="2114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2112 %trunc_ln41_124 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_166, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_124"/></StgValue>
</operation>

<operation id="2115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2113 %sext_ln41_142 = sext i8 %trunc_ln41_124

]]></Node>
<StgValue><ssdm name="sext_ln41_142"/></StgValue>
</operation>

<operation id="2116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2114 %sext_ln41_143 = sext i8 %trunc_ln41_124

]]></Node>
<StgValue><ssdm name="sext_ln41_143"/></StgValue>
</operation>

<operation id="2117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2115 %trunc_ln41_125 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_167, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_125"/></StgValue>
</operation>

<operation id="2118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2116 %sext_ln57_4 = sext i7 %trunc_ln41_125

]]></Node>
<StgValue><ssdm name="sext_ln57_4"/></StgValue>
</operation>

<operation id="2119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2117 %sext_ln57_5 = sext i7 %trunc_ln41_125

]]></Node>
<StgValue><ssdm name="sext_ln57_5"/></StgValue>
</operation>

<operation id="2120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2118 %tmp_189 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_39, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2119 %zext_ln57_95 = zext i7 %tmp_189

]]></Node>
<StgValue><ssdm name="zext_ln57_95"/></StgValue>
</operation>

<operation id="2122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2120 %trunc_ln57_8 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_92, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln57_8"/></StgValue>
</operation>

<operation id="2123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2121 %trunc_ln57_9 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_130, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln57_9"/></StgValue>
</operation>

<operation id="2124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2122 %tmp_190 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_144, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2123 %zext_ln57_96 = zext i7 %tmp_190

]]></Node>
<StgValue><ssdm name="zext_ln57_96"/></StgValue>
</operation>

<operation id="2126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2124 %tmp_191 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_152, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2125 %zext_ln41_57 = zext i7 %tmp_191

]]></Node>
<StgValue><ssdm name="zext_ln41_57"/></StgValue>
</operation>

<operation id="2128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2126 %trunc_ln41_126 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_168, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_126"/></StgValue>
</operation>

<operation id="2129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2127 %trunc_ln41_127 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_23, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_127"/></StgValue>
</operation>

<operation id="2130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2128 %sext_ln111_2 = sext i5 %trunc_ln41_127

]]></Node>
<StgValue><ssdm name="sext_ln111_2"/></StgValue>
</operation>

<operation id="2131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2129 %sext_ln111_3 = sext i5 %trunc_ln41_127

]]></Node>
<StgValue><ssdm name="sext_ln111_3"/></StgValue>
</operation>

<operation id="2132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2130 %tmp_192 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_30_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2131 %zext_ln57_97 = zext i4 %tmp_192

]]></Node>
<StgValue><ssdm name="zext_ln57_97"/></StgValue>
</operation>

<operation id="2134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2132 %zext_ln57_98 = zext i4 %tmp_192

]]></Node>
<StgValue><ssdm name="zext_ln57_98"/></StgValue>
</operation>

<operation id="2135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2133 %zext_ln57_99 = zext i4 %tmp_192

]]></Node>
<StgValue><ssdm name="zext_ln57_99"/></StgValue>
</operation>

<operation id="2136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2134 %tmp_193 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_9, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2135 %zext_ln57_100 = zext i6 %tmp_193

]]></Node>
<StgValue><ssdm name="zext_ln57_100"/></StgValue>
</operation>

<operation id="2138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2136 %tmp_194 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_17_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2137 %zext_ln57_101 = zext i6 %tmp_194

]]></Node>
<StgValue><ssdm name="zext_ln57_101"/></StgValue>
</operation>

<operation id="2140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2138 %tmp_195 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_20_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2139 %zext_ln41_58 = zext i4 %tmp_195

]]></Node>
<StgValue><ssdm name="zext_ln41_58"/></StgValue>
</operation>

<operation id="2142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2140 %zext_ln41_59 = zext i4 %tmp_195

]]></Node>
<StgValue><ssdm name="zext_ln41_59"/></StgValue>
</operation>

<operation id="2143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2141 %zext_ln41_29 = zext i4 %tmp_195

]]></Node>
<StgValue><ssdm name="zext_ln41_29"/></StgValue>
</operation>

<operation id="2144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2142 %tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_21_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2143 %zext_ln57_102 = zext i6 %tmp_196

]]></Node>
<StgValue><ssdm name="zext_ln57_102"/></StgValue>
</operation>

<operation id="2146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2144 %tmp_197 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_157, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2145 %zext_ln41_60 = zext i6 %tmp_197

]]></Node>
<StgValue><ssdm name="zext_ln41_60"/></StgValue>
</operation>

<operation id="2148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2146 %tmp_198 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_30_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2147 %zext_ln41_30 = zext i5 %tmp_198

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="2150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2148 %trunc_ln41_128 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_170, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_128"/></StgValue>
</operation>

<operation id="2151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2149 %sext_ln57_6 = sext i6 %trunc_ln41_128

]]></Node>
<StgValue><ssdm name="sext_ln57_6"/></StgValue>
</operation>

<operation id="2152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2150 %sext_ln57_7 = sext i6 %trunc_ln41_128

]]></Node>
<StgValue><ssdm name="sext_ln57_7"/></StgValue>
</operation>

<operation id="2153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2151 %tmp_199 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_22, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2152 %zext_ln57_103 = zext i7 %tmp_199

]]></Node>
<StgValue><ssdm name="zext_ln57_103"/></StgValue>
</operation>

<operation id="2155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2153 %tmp_200 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_5_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2154 %zext_ln41_61 = zext i5 %tmp_200

]]></Node>
<StgValue><ssdm name="zext_ln41_61"/></StgValue>
</operation>

<operation id="2157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2155 %zext_ln41_31 = zext i5 %tmp_200

]]></Node>
<StgValue><ssdm name="zext_ln41_31"/></StgValue>
</operation>

<operation id="2158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2156 %tmp_201 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %data_6_val_read, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2157 %zext_ln41_32 = zext i7 %tmp_201

]]></Node>
<StgValue><ssdm name="zext_ln41_32"/></StgValue>
</operation>

<operation id="2160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2158 %tmp_202 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %data_7_val_read, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2159 %zext_ln57_104 = zext i7 %tmp_202

]]></Node>
<StgValue><ssdm name="zext_ln57_104"/></StgValue>
</operation>

<operation id="2162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2160 %tmp_203 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %mul_ln73_58, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2161 %zext_ln57_105 = zext i10 %tmp_203

]]></Node>
<StgValue><ssdm name="zext_ln57_105"/></StgValue>
</operation>

<operation id="2164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2162 %tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_68, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2163 %zext_ln57_106 = zext i8 %tmp_204

]]></Node>
<StgValue><ssdm name="zext_ln57_106"/></StgValue>
</operation>

<operation id="2166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2164 %tmp_205 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_80, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2165 %zext_ln57_107 = zext i9 %tmp_205

]]></Node>
<StgValue><ssdm name="zext_ln57_107"/></StgValue>
</operation>

<operation id="2168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2166 %tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_87, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2167 %zext_ln41_33 = zext i8 %tmp_206

]]></Node>
<StgValue><ssdm name="zext_ln41_33"/></StgValue>
</operation>

<operation id="2170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2168 %tmp_207 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %data_16_val_read, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2169 %zext_ln57_108 = zext i8 %tmp_207

]]></Node>
<StgValue><ssdm name="zext_ln57_108"/></StgValue>
</operation>

<operation id="2172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2170 %tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_95, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2171 %zext_ln41_34 = zext i8 %tmp_208

]]></Node>
<StgValue><ssdm name="zext_ln41_34"/></StgValue>
</operation>

<operation id="2174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2172 %tmp_209 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_19_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2173 %zext_ln57_109 = zext i6 %tmp_209

]]></Node>
<StgValue><ssdm name="zext_ln57_109"/></StgValue>
</operation>

<operation id="2176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2174 %tmp_210 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_112, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2175 %zext_ln57_110 = zext i6 %tmp_210

]]></Node>
<StgValue><ssdm name="zext_ln57_110"/></StgValue>
</operation>

<operation id="2178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2176 %tmp_211 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_127, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2177 %zext_ln57_111 = zext i7 %tmp_211

]]></Node>
<StgValue><ssdm name="zext_ln57_111"/></StgValue>
</operation>

<operation id="2180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2178 %tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_131, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2179 %zext_ln57_112 = zext i8 %tmp_212

]]></Node>
<StgValue><ssdm name="zext_ln57_112"/></StgValue>
</operation>

<operation id="2182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2180 %tmp_213 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_135, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2181 %zext_ln57_113 = zext i7 %tmp_213

]]></Node>
<StgValue><ssdm name="zext_ln57_113"/></StgValue>
</operation>

<operation id="2184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2182 %tmp_214 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %mul_ln73_153, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2183 %zext_ln41_35 = zext i9 %tmp_214

]]></Node>
<StgValue><ssdm name="zext_ln41_35"/></StgValue>
</operation>

<operation id="2186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2184 %tmp_215 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %data_29_val_read, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2185 %zext_ln57_114 = zext i8 %tmp_215

]]></Node>
<StgValue><ssdm name="zext_ln57_114"/></StgValue>
</operation>

<operation id="2188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2186 %tmp_216 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_161, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2187 %zext_ln57_115 = zext i7 %tmp_216

]]></Node>
<StgValue><ssdm name="zext_ln57_115"/></StgValue>
</operation>

<operation id="2190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2188 %tmp_217 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_174, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2189 %zext_ln57_116 = zext i8 %tmp_217

]]></Node>
<StgValue><ssdm name="zext_ln57_116"/></StgValue>
</operation>

<operation id="2192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2190 %tmp_218 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_2_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2191 %zext_ln57_117 = zext i4 %tmp_218

]]></Node>
<StgValue><ssdm name="zext_ln57_117"/></StgValue>
</operation>

<operation id="2194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2192 %zext_ln57_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln57_5

]]></Node>
<StgValue><ssdm name="zext_ln57_1_cast"/></StgValue>
</operation>

<operation id="2195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2193 %zext_ln57_118 = zext i6 %zext_ln57_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln57_118"/></StgValue>
</operation>

<operation id="2196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2194 %tmp_219 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_81, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2195 %zext_ln57_119 = zext i6 %tmp_219

]]></Node>
<StgValue><ssdm name="zext_ln57_119"/></StgValue>
</operation>

<operation id="2198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2196 %tmp_220 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_88, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2197 %zext_ln57_120 = zext i6 %tmp_220

]]></Node>
<StgValue><ssdm name="zext_ln57_120"/></StgValue>
</operation>

<operation id="2200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2198 %tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_29_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2199 %zext_ln41_62 = zext i5 %tmp_221

]]></Node>
<StgValue><ssdm name="zext_ln41_62"/></StgValue>
</operation>

<operation id="2202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2200 %tmp_222 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_53, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2201 %zext_ln41_36 = zext i6 %tmp_222

]]></Node>
<StgValue><ssdm name="zext_ln41_36"/></StgValue>
</operation>

<operation id="2204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2202 %tmp_223 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_24_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2203 %zext_ln57_121 = zext i4 %tmp_223

]]></Node>
<StgValue><ssdm name="zext_ln57_121"/></StgValue>
</operation>

<operation id="2206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2204 %tmp_224 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_162, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2205 %zext_ln57_122 = zext i7 %tmp_224

]]></Node>
<StgValue><ssdm name="zext_ln57_122"/></StgValue>
</operation>

<operation id="2208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2206 %tmp_225 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_175, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2207 %zext_ln57_123 = zext i7 %tmp_225

]]></Node>
<StgValue><ssdm name="zext_ln57_123"/></StgValue>
</operation>

<operation id="2210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2208 %tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_59, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2209 %zext_ln57_124 = zext i8 %tmp_226

]]></Node>
<StgValue><ssdm name="zext_ln57_124"/></StgValue>
</operation>

<operation id="2212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2210 %tmp_227 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_13_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2211 %zext_ln41_63 = zext i6 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln41_63"/></StgValue>
</operation>

<operation id="2214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2212 %tmp_228 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_155, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2213 %zext_ln41_37 = zext i6 %tmp_228

]]></Node>
<StgValue><ssdm name="zext_ln41_37"/></StgValue>
</operation>

<operation id="2216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2214 %tmp_229 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_30_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2215 %zext_ln41_64 = zext i6 %tmp_229

]]></Node>
<StgValue><ssdm name="zext_ln41_64"/></StgValue>
</operation>

<operation id="2218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2216 %trunc_ln41_129 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_178, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_129"/></StgValue>
</operation>

<operation id="2219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2217 %sext_ln111_4 = sext i8 %trunc_ln41_129

]]></Node>
<StgValue><ssdm name="sext_ln111_4"/></StgValue>
</operation>

<operation id="2220" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2218 %add_ln111 = add i8 %sext_ln57_1, i8 %zext_ln57_99

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="2221" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2219 %add_ln111_1 = add i8 %add_ln111, i8 %sext_ln41_131

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="2222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2220 %sext_ln111_6 = sext i8 %add_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111_6"/></StgValue>
</operation>

<operation id="2223" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2221 %add_ln111_2 = add i6 %zext_ln57_90, i6 %sext_ln41_118

]]></Node>
<StgValue><ssdm name="add_ln111_2"/></StgValue>
</operation>

<operation id="2224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2222 %sext_ln111_7 = sext i6 %add_ln111_2

]]></Node>
<StgValue><ssdm name="sext_ln111_7"/></StgValue>
</operation>

<operation id="2225" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2223 %add_ln111_3 = add i7 %sext_ln41_109, i7 %sext_ln41_100

]]></Node>
<StgValue><ssdm name="add_ln111_3"/></StgValue>
</operation>

<operation id="2226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2224 %sext_ln111_10 = sext i7 %add_ln111_3

]]></Node>
<StgValue><ssdm name="sext_ln111_10"/></StgValue>
</operation>

<operation id="2227" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2225 %add_ln111_4 = add i8 %sext_ln111_10, i8 %sext_ln111_7

]]></Node>
<StgValue><ssdm name="add_ln111_4"/></StgValue>
</operation>

<operation id="2228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2226 %sext_ln111_11 = sext i8 %add_ln111_4

]]></Node>
<StgValue><ssdm name="sext_ln111_11"/></StgValue>
</operation>

<operation id="2229" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2227 %add_ln111_5 = add i9 %sext_ln111_11, i9 %sext_ln111_6

]]></Node>
<StgValue><ssdm name="add_ln111_5"/></StgValue>
</operation>

<operation id="2230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2228 %sext_ln111_12 = sext i9 %add_ln111_5

]]></Node>
<StgValue><ssdm name="sext_ln111_12"/></StgValue>
</operation>

<operation id="2231" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2229 %add_ln111_6 = add i6 %zext_ln41_55, i6 %sext_ln41_90

]]></Node>
<StgValue><ssdm name="add_ln111_6"/></StgValue>
</operation>

<operation id="2232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2230 %sext_ln111_13 = sext i6 %add_ln111_6

]]></Node>
<StgValue><ssdm name="sext_ln111_13"/></StgValue>
</operation>

<operation id="2233" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2231 %add_ln111_7 = add i6 %zext_ln41_52, i6 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln111_7"/></StgValue>
</operation>

<operation id="2234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2232 %sext_ln111_14 = sext i6 %add_ln111_7

]]></Node>
<StgValue><ssdm name="sext_ln111_14"/></StgValue>
</operation>

<operation id="2235" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2233 %add_ln111_8 = add i7 %sext_ln111_14, i7 %sext_ln111_13

]]></Node>
<StgValue><ssdm name="add_ln111_8"/></StgValue>
</operation>

<operation id="2236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2234 %sext_ln111_15 = sext i7 %add_ln111_8

]]></Node>
<StgValue><ssdm name="sext_ln111_15"/></StgValue>
</operation>

<operation id="2237" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2235 %add_ln111_9 = add i7 %sext_ln41_56, i7 %zext_ln41_45

]]></Node>
<StgValue><ssdm name="add_ln111_9"/></StgValue>
</operation>

<operation id="2238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2236 %sext_ln111_16 = sext i7 %add_ln111_9

]]></Node>
<StgValue><ssdm name="sext_ln111_16"/></StgValue>
</operation>

<operation id="2239" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2237 %add_ln111_10 = add i8 %zext_ln41_54, i8 %sext_ln41_39

]]></Node>
<StgValue><ssdm name="add_ln111_10"/></StgValue>
</operation>

<operation id="2240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2238 %sext_ln111_17 = sext i8 %add_ln111_10

]]></Node>
<StgValue><ssdm name="sext_ln111_17"/></StgValue>
</operation>

<operation id="2241" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2239 %add_ln111_11 = add i9 %sext_ln111_17, i9 %sext_ln111_16

]]></Node>
<StgValue><ssdm name="add_ln111_11"/></StgValue>
</operation>

<operation id="2242" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2240 %add_ln111_15 = add i9 %add_ln111_11, i9 %sext_ln111_15

]]></Node>
<StgValue><ssdm name="add_ln111_15"/></StgValue>
</operation>

<operation id="2243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2241 %sext_ln111_18 = sext i9 %add_ln111_15

]]></Node>
<StgValue><ssdm name="sext_ln111_18"/></StgValue>
</operation>

<operation id="2244" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2242 %add_ln111_16 = add i10 %sext_ln111_18, i10 %sext_ln111_12

]]></Node>
<StgValue><ssdm name="add_ln111_16"/></StgValue>
</operation>

<operation id="2245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2243 %sext_ln111_19 = sext i10 %add_ln111_16

]]></Node>
<StgValue><ssdm name="sext_ln111_19"/></StgValue>
</operation>

<operation id="2246" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2244 %add_ln111_17 = add i6 %tmp_180, i6 %zext_ln57_40

]]></Node>
<StgValue><ssdm name="add_ln111_17"/></StgValue>
</operation>

<operation id="2247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2245 %zext_ln111_6 = zext i6 %add_ln111_17

]]></Node>
<StgValue><ssdm name="zext_ln111_6"/></StgValue>
</operation>

<operation id="2248" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2246 %add_ln111_18 = add i7 %sext_ln41_15, i7 %zext_ln57_88

]]></Node>
<StgValue><ssdm name="add_ln111_18"/></StgValue>
</operation>

<operation id="2249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2247 %sext_ln111_20 = sext i7 %add_ln111_18

]]></Node>
<StgValue><ssdm name="sext_ln111_20"/></StgValue>
</operation>

<operation id="2250" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2248 %add_ln111_20 = add i8 %sext_ln111_20, i8 %zext_ln111_6

]]></Node>
<StgValue><ssdm name="add_ln111_20"/></StgValue>
</operation>

<operation id="2251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2249 %sext_ln111_21 = sext i8 %add_ln111_20

]]></Node>
<StgValue><ssdm name="sext_ln111_21"/></StgValue>
</operation>

<operation id="2252" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2250 %add_ln111_22 = add i6 %sext_ln41_8, i6 %zext_ln41_53

]]></Node>
<StgValue><ssdm name="add_ln111_22"/></StgValue>
</operation>

<operation id="2253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2251 %sext_ln111_22 = sext i6 %add_ln111_22

]]></Node>
<StgValue><ssdm name="sext_ln111_22"/></StgValue>
</operation>

<operation id="2254" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2252 %add_ln111_23 = add i9 %zext_ln57, i9 %sext_ln111_4

]]></Node>
<StgValue><ssdm name="add_ln111_23"/></StgValue>
</operation>

<operation id="2255" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2253 %add_ln111_25 = add i9 %add_ln111_23, i9 %sext_ln111_22

]]></Node>
<StgValue><ssdm name="add_ln111_25"/></StgValue>
</operation>

<operation id="2256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2254 %sext_ln111_23 = sext i9 %add_ln111_25

]]></Node>
<StgValue><ssdm name="sext_ln111_23"/></StgValue>
</operation>

<operation id="2257" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2255 %add_ln111_27 = add i10 %sext_ln111_23, i10 %sext_ln111_21

]]></Node>
<StgValue><ssdm name="add_ln111_27"/></StgValue>
</operation>

<operation id="2258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2256 %sext_ln111_24 = sext i10 %add_ln111_27

]]></Node>
<StgValue><ssdm name="sext_ln111_24"/></StgValue>
</operation>

<operation id="2259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2257 %tmp_230 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_28_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2258 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %tmp_230

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="2261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2259 %sext_ln111 = sext i8 %or_ln1

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="2262" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2260 %add_ln111_37 = add i7 %zext_ln41_16, i7 %zext_ln57_46

]]></Node>
<StgValue><ssdm name="add_ln111_37"/></StgValue>
</operation>

<operation id="2263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2261 %zext_ln111_1 = zext i7 %add_ln111_37

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="2264" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2262 %add_ln111_38 = add i9 %zext_ln111_1, i9 %sext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111_38"/></StgValue>
</operation>

<operation id="2265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2263 %sext_ln111_1 = sext i9 %add_ln111_38

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="2266" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2264 %add_ln111_39 = add i6 %zext_ln41_26, i6 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln111_39"/></StgValue>
</operation>

<operation id="2267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2265 %zext_ln111_2 = zext i6 %add_ln111_39

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="2268" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2266 %add_ln111_40 = add i6 %zext_ln41_14, i6 %zext_ln57_56

]]></Node>
<StgValue><ssdm name="add_ln111_40"/></StgValue>
</operation>

<operation id="2269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2267 %zext_ln111_3 = zext i6 %add_ln111_40

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="2270" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2268 %add_ln111_41 = add i7 %zext_ln111_3, i7 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="add_ln111_41"/></StgValue>
</operation>

<operation id="2271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2269 %zext_ln111_4 = zext i7 %add_ln111_41

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="2272" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2270 %add_ln111_42 = add i10 %zext_ln111_4, i10 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="add_ln111_42"/></StgValue>
</operation>

<operation id="2273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2271 %sext_ln111_25 = sext i10 %add_ln111_42

]]></Node>
<StgValue><ssdm name="sext_ln111_25"/></StgValue>
</operation>

<operation id="2274" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2272 %add_ln111_43 = add i11 %sext_ln111_25, i11 %sext_ln111_24

]]></Node>
<StgValue><ssdm name="add_ln111_43"/></StgValue>
</operation>

<operation id="2275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2273 %sext_ln111_26 = sext i11 %add_ln111_43

]]></Node>
<StgValue><ssdm name="sext_ln111_26"/></StgValue>
</operation>

<operation id="2276" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2274 %add_ln111_12 = add i12 %sext_ln111_26, i12 %sext_ln111_19

]]></Node>
<StgValue><ssdm name="add_ln111_12"/></StgValue>
</operation>

<operation id="2277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2275 %sext_ln41_144 = sext i12 %add_ln111_12

]]></Node>
<StgValue><ssdm name="sext_ln41_144"/></StgValue>
</operation>

<operation id="2278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2276 %trunc_ln41_130 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sub_ln73_24, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln41_130"/></StgValue>
</operation>

<operation id="2279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2277 %sext_ln57_8 = sext i5 %trunc_ln41_130

]]></Node>
<StgValue><ssdm name="sext_ln57_8"/></StgValue>
</operation>

<operation id="2280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2278 %sext_ln57_9 = sext i5 %trunc_ln41_130

]]></Node>
<StgValue><ssdm name="sext_ln57_9"/></StgValue>
</operation>

<operation id="2281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2279 %sext_ln57_10 = sext i5 %trunc_ln41_130

]]></Node>
<StgValue><ssdm name="sext_ln57_10"/></StgValue>
</operation>

<operation id="2282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2280 %tmp_231 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_31_val_read, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2281 %zext_ln111_7 = zext i4 %tmp_231

]]></Node>
<StgValue><ssdm name="zext_ln111_7"/></StgValue>
</operation>

<operation id="2284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2282 %tmp_232 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_179, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2283 %zext_ln111_9 = zext i6 %tmp_232

]]></Node>
<StgValue><ssdm name="zext_ln111_9"/></StgValue>
</operation>

<operation id="2286" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2284 %add_ln111_44 = add i11 %sext_ln41_1, i11 %zext_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln111_44"/></StgValue>
</operation>

<operation id="2287" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2285 %add_ln111_45 = add i8 %zext_ln57_10, i8 %sext_ln41_25

]]></Node>
<StgValue><ssdm name="add_ln111_45"/></StgValue>
</operation>

<operation id="2288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2286 %sext_ln111_27 = sext i8 %add_ln111_45

]]></Node>
<StgValue><ssdm name="sext_ln111_27"/></StgValue>
</operation>

<operation id="2289" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2287 %add_ln111_46 = add i11 %sext_ln111_27, i11 %add_ln111_44

]]></Node>
<StgValue><ssdm name="add_ln111_46"/></StgValue>
</operation>

<operation id="2290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2288 %sext_ln111_28 = sext i11 %add_ln111_46

]]></Node>
<StgValue><ssdm name="sext_ln111_28"/></StgValue>
</operation>

<operation id="2291" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2289 %add_ln111_47 = add i10 %zext_ln57_50, i10 %sext_ln41_33

]]></Node>
<StgValue><ssdm name="add_ln111_47"/></StgValue>
</operation>

<operation id="2292" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2290 %add_ln111_48 = add i9 %zext_ln57_51, i9 %sext_ln41_43

]]></Node>
<StgValue><ssdm name="add_ln111_48"/></StgValue>
</operation>

<operation id="2293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2291 %sext_ln111_29 = sext i9 %add_ln111_48

]]></Node>
<StgValue><ssdm name="sext_ln111_29"/></StgValue>
</operation>

<operation id="2294" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2292 %add_ln111_49 = add i10 %sext_ln111_29, i10 %add_ln111_47

]]></Node>
<StgValue><ssdm name="add_ln111_49"/></StgValue>
</operation>

<operation id="2295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2293 %sext_ln111_30 = sext i10 %add_ln111_49

]]></Node>
<StgValue><ssdm name="sext_ln111_30"/></StgValue>
</operation>

<operation id="2296" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2294 %add_ln111_50 = add i12 %sext_ln111_30, i12 %sext_ln111_28

]]></Node>
<StgValue><ssdm name="add_ln111_50"/></StgValue>
</operation>

<operation id="2297" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2295 %add_ln111_51 = add i6 %zext_ln41_13, i6 %tmp_144

]]></Node>
<StgValue><ssdm name="add_ln111_51"/></StgValue>
</operation>

<operation id="2298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2296 %zext_ln111_10 = zext i6 %add_ln111_51

]]></Node>
<StgValue><ssdm name="zext_ln111_10"/></StgValue>
</operation>

<operation id="2299" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2297 %add_ln111_52 = add i8 %sext_ln41_70, i8 %sext_ln41_73

]]></Node>
<StgValue><ssdm name="add_ln111_52"/></StgValue>
</operation>

<operation id="2300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2298 %sext_ln111_31 = sext i8 %add_ln111_52

]]></Node>
<StgValue><ssdm name="sext_ln111_31"/></StgValue>
</operation>

<operation id="2301" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2299 %add_ln111_53 = add i9 %sext_ln111_31, i9 %zext_ln111_10

]]></Node>
<StgValue><ssdm name="add_ln111_53"/></StgValue>
</operation>

<operation id="2302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2300 %sext_ln111_32 = sext i9 %add_ln111_53

]]></Node>
<StgValue><ssdm name="sext_ln111_32"/></StgValue>
</operation>

<operation id="2303" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2301 %add_ln111_54 = add i10 %zext_ln57_57, i10 %sext_ln41_78

]]></Node>
<StgValue><ssdm name="add_ln111_54"/></StgValue>
</operation>

<operation id="2304" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2302 %add_ln111_55 = add i8 %sext_ln41_91, i8 %zext_ln57_58

]]></Node>
<StgValue><ssdm name="add_ln111_55"/></StgValue>
</operation>

<operation id="2305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2303 %sext_ln111_33 = sext i8 %add_ln111_55

]]></Node>
<StgValue><ssdm name="sext_ln111_33"/></StgValue>
</operation>

<operation id="2306" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2304 %add_ln111_56 = add i10 %sext_ln111_33, i10 %add_ln111_54

]]></Node>
<StgValue><ssdm name="add_ln111_56"/></StgValue>
</operation>

<operation id="2307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2305 %sext_ln111_34 = sext i10 %add_ln111_56

]]></Node>
<StgValue><ssdm name="sext_ln111_34"/></StgValue>
</operation>

<operation id="2308" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2306 %add_ln111_57 = add i11 %sext_ln111_34, i11 %sext_ln111_32

]]></Node>
<StgValue><ssdm name="add_ln111_57"/></StgValue>
</operation>

<operation id="2309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2307 %sext_ln111_35 = sext i11 %add_ln111_57

]]></Node>
<StgValue><ssdm name="sext_ln111_35"/></StgValue>
</operation>

<operation id="2310" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2308 %add_ln111_58 = add i12 %sext_ln111_35, i12 %add_ln111_50

]]></Node>
<StgValue><ssdm name="add_ln111_58"/></StgValue>
</operation>

<operation id="2311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2309 %sext_ln111_36 = sext i12 %add_ln111_58

]]></Node>
<StgValue><ssdm name="sext_ln111_36"/></StgValue>
</operation>

<operation id="2312" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2310 %add_ln111_59 = add i8 %zext_ln41_15, i8 %zext_ln57_60

]]></Node>
<StgValue><ssdm name="add_ln111_59"/></StgValue>
</operation>

<operation id="2313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2311 %zext_ln111_11 = zext i8 %add_ln111_59

]]></Node>
<StgValue><ssdm name="zext_ln111_11"/></StgValue>
</operation>

<operation id="2314" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2312 %add_ln111_60 = add i9 %sext_ln41_99, i9 %zext_ln57_61

]]></Node>
<StgValue><ssdm name="add_ln111_60"/></StgValue>
</operation>

<operation id="2315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2313 %sext_ln111_37 = sext i9 %add_ln111_60

]]></Node>
<StgValue><ssdm name="sext_ln111_37"/></StgValue>
</operation>

<operation id="2316" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2314 %add_ln111_61 = add i10 %sext_ln111_37, i10 %zext_ln111_11

]]></Node>
<StgValue><ssdm name="add_ln111_61"/></StgValue>
</operation>

<operation id="2317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2315 %sext_ln111_38 = sext i10 %add_ln111_61

]]></Node>
<StgValue><ssdm name="sext_ln111_38"/></StgValue>
</operation>

<operation id="2318" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2316 %add_ln111_62 = add i8 %sext_ln41_119, i8 %sext_ln41_129

]]></Node>
<StgValue><ssdm name="add_ln111_62"/></StgValue>
</operation>

<operation id="2319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2317 %sext_ln111_39 = sext i8 %add_ln111_62

]]></Node>
<StgValue><ssdm name="sext_ln111_39"/></StgValue>
</operation>

<operation id="2320" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2318 %add_ln111_63 = add i8 %zext_ln57_87, i8 %sext_ln41_135

]]></Node>
<StgValue><ssdm name="add_ln111_63"/></StgValue>
</operation>

<operation id="2321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2319 %sext_ln111_40 = sext i8 %add_ln111_63

]]></Node>
<StgValue><ssdm name="sext_ln111_40"/></StgValue>
</operation>

<operation id="2322" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2320 %add_ln111_64 = add i9 %sext_ln111_40, i9 %sext_ln111_39

]]></Node>
<StgValue><ssdm name="add_ln111_64"/></StgValue>
</operation>

<operation id="2323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2321 %sext_ln111_41 = sext i9 %add_ln111_64

]]></Node>
<StgValue><ssdm name="sext_ln111_41"/></StgValue>
</operation>

<operation id="2324" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2322 %add_ln111_65 = add i11 %sext_ln111_41, i11 %sext_ln111_38

]]></Node>
<StgValue><ssdm name="add_ln111_65"/></StgValue>
</operation>

<operation id="2325" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2323 %add_ln111_66 = add i8 %sext_ln57_7, i8 %zext_ln111_9

]]></Node>
<StgValue><ssdm name="add_ln111_66"/></StgValue>
</operation>

<operation id="2326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2324 %sext_ln111_42 = sext i8 %add_ln111_66

]]></Node>
<StgValue><ssdm name="sext_ln111_42"/></StgValue>
</operation>

<operation id="2327" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2325 %add_ln111_67 = add i6 %zext_ln57_13, i6 %zext_ln57_41

]]></Node>
<StgValue><ssdm name="add_ln111_67"/></StgValue>
</operation>

<operation id="2328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2326 %zext_ln111_12 = zext i6 %add_ln111_67

]]></Node>
<StgValue><ssdm name="zext_ln111_12"/></StgValue>
</operation>

<operation id="2329" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2327 %add_ln111_68 = add i9 %zext_ln111_12, i9 %sext_ln111_42

]]></Node>
<StgValue><ssdm name="add_ln111_68"/></StgValue>
</operation>

<operation id="2330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2328 %sext_ln111_43 = sext i9 %add_ln111_68

]]></Node>
<StgValue><ssdm name="sext_ln111_43"/></StgValue>
</operation>

<operation id="2331" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2329 %add_ln111_69 = add i7 %zext_ln57_52, i7 %zext_ln57_55

]]></Node>
<StgValue><ssdm name="add_ln111_69"/></StgValue>
</operation>

<operation id="2332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2330 %zext_ln111_8 = zext i7 %add_ln111_69

]]></Node>
<StgValue><ssdm name="zext_ln111_8"/></StgValue>
</operation>

<operation id="2333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2331 %zext_ln111_9_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln111_9_cast"/></StgValue>
</operation>

<operation id="2334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2332 %zext_ln111_13 = zext i6 %zext_ln111_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln111_13"/></StgValue>
</operation>

<operation id="2335" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2333 %add_ln111_70 = add i8 %zext_ln111_13, i8 %zext_ln111_8

]]></Node>
<StgValue><ssdm name="add_ln111_70"/></StgValue>
</operation>

<operation id="2336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2334 %zext_ln111_16 = zext i8 %add_ln111_70

]]></Node>
<StgValue><ssdm name="zext_ln111_16"/></StgValue>
</operation>

<operation id="2337" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2335 %add_ln111_71 = add i10 %zext_ln111_16, i10 %sext_ln111_43

]]></Node>
<StgValue><ssdm name="add_ln111_71"/></StgValue>
</operation>

<operation id="2338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2336 %sext_ln111_44 = sext i10 %add_ln111_71

]]></Node>
<StgValue><ssdm name="sext_ln111_44"/></StgValue>
</operation>

<operation id="2339" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2337 %add_ln111_72 = add i11 %sext_ln111_44, i11 %add_ln111_65

]]></Node>
<StgValue><ssdm name="add_ln111_72"/></StgValue>
</operation>

<operation id="2340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2338 %sext_ln111_45 = sext i11 %add_ln111_72

]]></Node>
<StgValue><ssdm name="sext_ln111_45"/></StgValue>
</operation>

<operation id="2341" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2339 %add_ln111_13 = add i13 %sext_ln111_45, i13 %sext_ln111_36

]]></Node>
<StgValue><ssdm name="add_ln111_13"/></StgValue>
</operation>

<operation id="2342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="14" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2340 %sext_ln111_46 = sext i13 %add_ln111_13

]]></Node>
<StgValue><ssdm name="sext_ln111_46"/></StgValue>
</operation>

<operation id="2343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2341 %tmp_233 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_180, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2342 %zext_ln111_17 = zext i7 %tmp_233

]]></Node>
<StgValue><ssdm name="zext_ln111_17"/></StgValue>
</operation>

<operation id="2345" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2343 %add_ln111_73 = add i9 %sext_ln41_2, i9 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln111_73"/></StgValue>
</operation>

<operation id="2346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2344 %sext_ln111_47 = sext i9 %add_ln111_73

]]></Node>
<StgValue><ssdm name="sext_ln111_47"/></StgValue>
</operation>

<operation id="2347" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2345 %add_ln111_74 = add i12 %sext_ln41_16, i12 %sext_ln41_22

]]></Node>
<StgValue><ssdm name="add_ln111_74"/></StgValue>
</operation>

<operation id="2348" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2346 %add_ln111_75 = add i12 %add_ln111_74, i12 %sext_ln111_47

]]></Node>
<StgValue><ssdm name="add_ln111_75"/></StgValue>
</operation>

<operation id="2349" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2347 %add_ln111_76 = add i10 %zext_ln41_11, i10 %sext_ln41_26

]]></Node>
<StgValue><ssdm name="add_ln111_76"/></StgValue>
</operation>

<operation id="2350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2348 %sext_ln111_48 = sext i10 %add_ln111_76

]]></Node>
<StgValue><ssdm name="sext_ln111_48"/></StgValue>
</operation>

<operation id="2351" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2349 %add_ln111_77 = add i8 %trunc_ln41_119, i8 %zext_ln57_14

]]></Node>
<StgValue><ssdm name="add_ln111_77"/></StgValue>
</operation>

<operation id="2352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2350 %zext_ln111_20 = zext i8 %add_ln111_77

]]></Node>
<StgValue><ssdm name="zext_ln111_20"/></StgValue>
</operation>

<operation id="2353" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2351 %add_ln111_78 = add i11 %zext_ln111_20, i11 %sext_ln111_48

]]></Node>
<StgValue><ssdm name="add_ln111_78"/></StgValue>
</operation>

<operation id="2354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2352 %sext_ln111_49 = sext i11 %add_ln111_78

]]></Node>
<StgValue><ssdm name="sext_ln111_49"/></StgValue>
</operation>

<operation id="2355" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2353 %add_ln111_79 = add i12 %sext_ln111_49, i12 %add_ln111_75

]]></Node>
<StgValue><ssdm name="add_ln111_79"/></StgValue>
</operation>

<operation id="2356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2354 %sext_ln111_50 = sext i12 %add_ln111_79

]]></Node>
<StgValue><ssdm name="sext_ln111_50"/></StgValue>
</operation>

<operation id="2357" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2355 %add_ln111_80 = add i11 %sext_ln41_44, i11 %sext_ln41_49

]]></Node>
<StgValue><ssdm name="add_ln111_80"/></StgValue>
</operation>

<operation id="2358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2356 %sext_ln111_51 = sext i11 %add_ln111_80

]]></Node>
<StgValue><ssdm name="sext_ln111_51"/></StgValue>
</operation>

<operation id="2359" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2357 %add_ln111_81 = add i11 %sext_ln41_54, i11 %sext_ln41_61

]]></Node>
<StgValue><ssdm name="add_ln111_81"/></StgValue>
</operation>

<operation id="2360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2358 %sext_ln111_52 = sext i11 %add_ln111_81

]]></Node>
<StgValue><ssdm name="sext_ln111_52"/></StgValue>
</operation>

<operation id="2361" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2359 %add_ln111_82 = add i12 %sext_ln111_52, i12 %sext_ln111_51

]]></Node>
<StgValue><ssdm name="add_ln111_82"/></StgValue>
</operation>

<operation id="2362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2360 %sext_ln111_53 = sext i12 %add_ln111_82

]]></Node>
<StgValue><ssdm name="sext_ln111_53"/></StgValue>
</operation>

<operation id="2363" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2361 %add_ln111_83 = add i12 %sext_ln41_65, i12 %sext_ln41_68

]]></Node>
<StgValue><ssdm name="add_ln111_83"/></StgValue>
</operation>

<operation id="2364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2362 %sext_ln111_54 = sext i12 %add_ln111_83

]]></Node>
<StgValue><ssdm name="sext_ln111_54"/></StgValue>
</operation>

<operation id="2365" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2363 %add_ln111_84 = add i11 %sext_ln41_71, i11 %sext_ln41_74

]]></Node>
<StgValue><ssdm name="add_ln111_84"/></StgValue>
</operation>

<operation id="2366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2364 %sext_ln111_55 = sext i11 %add_ln111_84

]]></Node>
<StgValue><ssdm name="sext_ln111_55"/></StgValue>
</operation>

<operation id="2367" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2365 %add_ln111_85 = add i13 %sext_ln111_55, i13 %sext_ln111_54

]]></Node>
<StgValue><ssdm name="add_ln111_85"/></StgValue>
</operation>

<operation id="2368" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2366 %add_ln111_86 = add i13 %add_ln111_85, i13 %sext_ln111_53

]]></Node>
<StgValue><ssdm name="add_ln111_86"/></StgValue>
</operation>

<operation id="2369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="14" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2367 %sext_ln111_56 = sext i13 %add_ln111_86

]]></Node>
<StgValue><ssdm name="sext_ln111_56"/></StgValue>
</operation>

<operation id="2370" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:2368 %add_ln111_87 = add i14 %sext_ln111_56, i14 %sext_ln111_50

]]></Node>
<StgValue><ssdm name="add_ln111_87"/></StgValue>
</operation>

<operation id="2371" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2369 %add_ln111_88 = add i9 %sext_ln41_79, i9 %sext_ln41_83

]]></Node>
<StgValue><ssdm name="add_ln111_88"/></StgValue>
</operation>

<operation id="2372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2370 %sext_ln111_57 = sext i9 %add_ln111_88

]]></Node>
<StgValue><ssdm name="sext_ln111_57"/></StgValue>
</operation>

<operation id="2373" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2371 %add_ln111_89 = add i11 %sext_ln41_92, i11 %sext_ln41_94

]]></Node>
<StgValue><ssdm name="add_ln111_89"/></StgValue>
</operation>

<operation id="2374" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2372 %add_ln111_90 = add i11 %add_ln111_89, i11 %sext_ln111_57

]]></Node>
<StgValue><ssdm name="add_ln111_90"/></StgValue>
</operation>

<operation id="2375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2373 %sext_ln111_58 = sext i11 %add_ln111_90

]]></Node>
<StgValue><ssdm name="sext_ln111_58"/></StgValue>
</operation>

<operation id="2376" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2374 %add_ln111_91 = add i9 %sext_ln41_101, i9 %sext_ln41_103

]]></Node>
<StgValue><ssdm name="add_ln111_91"/></StgValue>
</operation>

<operation id="2377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2375 %sext_ln111_59 = sext i9 %add_ln111_91

]]></Node>
<StgValue><ssdm name="sext_ln111_59"/></StgValue>
</operation>

<operation id="2378" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2376 %add_ln111_92 = add i10 %zext_ln57_17, i10 %sext_ln41_110

]]></Node>
<StgValue><ssdm name="add_ln111_92"/></StgValue>
</operation>

<operation id="2379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2377 %sext_ln111_60 = sext i10 %add_ln111_92

]]></Node>
<StgValue><ssdm name="sext_ln111_60"/></StgValue>
</operation>

<operation id="2380" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2378 %add_ln111_93 = add i11 %sext_ln111_60, i11 %sext_ln111_59

]]></Node>
<StgValue><ssdm name="add_ln111_93"/></StgValue>
</operation>

<operation id="2381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2379 %sext_ln111_61 = sext i11 %add_ln111_93

]]></Node>
<StgValue><ssdm name="sext_ln111_61"/></StgValue>
</operation>

<operation id="2382" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2380 %add_ln111_94 = add i12 %sext_ln111_61, i12 %sext_ln111_58

]]></Node>
<StgValue><ssdm name="add_ln111_94"/></StgValue>
</operation>

<operation id="2383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2381 %sext_ln111_62 = sext i12 %add_ln111_94

]]></Node>
<StgValue><ssdm name="sext_ln111_62"/></StgValue>
</operation>

<operation id="2384" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2382 %add_ln111_95 = add i11 %sext_ln41_121, i11 %sext_ln41_124

]]></Node>
<StgValue><ssdm name="add_ln111_95"/></StgValue>
</operation>

<operation id="2385" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2383 %add_ln111_96 = add i8 %sext_ln57_1, i8 %sext_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln111_96"/></StgValue>
</operation>

<operation id="2386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2384 %sext_ln111_63 = sext i8 %add_ln111_96

]]></Node>
<StgValue><ssdm name="sext_ln111_63"/></StgValue>
</operation>

<operation id="2387" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2385 %add_ln111_97 = add i11 %sext_ln111_63, i11 %add_ln111_95

]]></Node>
<StgValue><ssdm name="add_ln111_97"/></StgValue>
</operation>

<operation id="2388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2386 %sext_ln111_64 = sext i11 %add_ln111_97

]]></Node>
<StgValue><ssdm name="sext_ln111_64"/></StgValue>
</operation>

<operation id="2389" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2387 %add_ln111_98 = add i11 %sext_ln41_133, i11 %sext_ln41_143

]]></Node>
<StgValue><ssdm name="add_ln111_98"/></StgValue>
</operation>

<operation id="2390" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2388 %add_ln111_99 = add i9 %sext_ln41_137, i9 %zext_ln111_17

]]></Node>
<StgValue><ssdm name="add_ln111_99"/></StgValue>
</operation>

<operation id="2391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2389 %sext_ln111_65 = sext i9 %add_ln111_99

]]></Node>
<StgValue><ssdm name="sext_ln111_65"/></StgValue>
</operation>

<operation id="2392" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2390 %add_ln111_100 = add i11 %sext_ln111_65, i11 %add_ln111_98

]]></Node>
<StgValue><ssdm name="add_ln111_100"/></StgValue>
</operation>

<operation id="2393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2391 %sext_ln111_66 = sext i11 %add_ln111_100

]]></Node>
<StgValue><ssdm name="sext_ln111_66"/></StgValue>
</operation>

<operation id="2394" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2392 %add_ln111_101 = add i12 %sext_ln111_66, i12 %sext_ln111_64

]]></Node>
<StgValue><ssdm name="add_ln111_101"/></StgValue>
</operation>

<operation id="2395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2393 %sext_ln111_67 = sext i12 %add_ln111_101

]]></Node>
<StgValue><ssdm name="sext_ln111_67"/></StgValue>
</operation>

<operation id="2396" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2394 %add_ln111_102 = add i13 %sext_ln111_67, i13 %sext_ln111_62

]]></Node>
<StgValue><ssdm name="add_ln111_102"/></StgValue>
</operation>

<operation id="2397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="14" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2395 %sext_ln111_68 = sext i13 %add_ln111_102

]]></Node>
<StgValue><ssdm name="sext_ln111_68"/></StgValue>
</operation>

<operation id="2398" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:2396 %add_ln111_14 = add i14 %sext_ln111_68, i14 %add_ln111_87

]]></Node>
<StgValue><ssdm name="add_ln111_14"/></StgValue>
</operation>

<operation id="2399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2397 %trunc_ln41_131 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln73_181, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln41_131"/></StgValue>
</operation>

<operation id="2400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2398 %sext_ln111_69 = sext i8 %trunc_ln41_131

]]></Node>
<StgValue><ssdm name="sext_ln111_69"/></StgValue>
</operation>

<operation id="2401" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2399 %add_ln111_103 = add i6 %zext_ln57_36, i6 %sext_ln41_113

]]></Node>
<StgValue><ssdm name="add_ln111_103"/></StgValue>
</operation>

<operation id="2402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2400 %sext_ln111_70 = sext i6 %add_ln111_103

]]></Node>
<StgValue><ssdm name="sext_ln111_70"/></StgValue>
</operation>

<operation id="2403" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2401 %add_ln111_104 = add i7 %sext_ln111_70, i7 %sext_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln111_104"/></StgValue>
</operation>

<operation id="2404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2402 %sext_ln111_71 = sext i7 %add_ln111_104

]]></Node>
<StgValue><ssdm name="sext_ln111_71"/></StgValue>
</operation>

<operation id="2405" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2403 %add_ln111_105 = add i8 %sext_ln41_104, i8 %sext_ln41_98

]]></Node>
<StgValue><ssdm name="add_ln111_105"/></StgValue>
</operation>

<operation id="2406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2404 %sext_ln111_72 = sext i8 %add_ln111_105

]]></Node>
<StgValue><ssdm name="sext_ln111_72"/></StgValue>
</operation>

<operation id="2407" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2405 %add_ln111_106 = add i10 %sext_ln41_96, i10 %sext_ln41_84

]]></Node>
<StgValue><ssdm name="add_ln111_106"/></StgValue>
</operation>

<operation id="2408" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2406 %add_ln111_107 = add i10 %add_ln111_106, i10 %sext_ln111_72

]]></Node>
<StgValue><ssdm name="add_ln111_107"/></StgValue>
</operation>

<operation id="2409" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2407 %add_ln111_108 = add i10 %add_ln111_107, i10 %sext_ln111_71

]]></Node>
<StgValue><ssdm name="add_ln111_108"/></StgValue>
</operation>

<operation id="2410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2408 %sext_ln111_73 = sext i10 %add_ln111_108

]]></Node>
<StgValue><ssdm name="sext_ln111_73"/></StgValue>
</operation>

<operation id="2411" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2409 %add_ln111_109 = add i9 %sext_ln41_69, i9 %zext_ln57_32

]]></Node>
<StgValue><ssdm name="add_ln111_109"/></StgValue>
</operation>

<operation id="2412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2410 %sext_ln111_74 = sext i9 %add_ln111_109

]]></Node>
<StgValue><ssdm name="sext_ln111_74"/></StgValue>
</operation>

<operation id="2413" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2411 %add_ln111_110 = add i7 %trunc_ln41_121, i7 %zext_ln57_29

]]></Node>
<StgValue><ssdm name="add_ln111_110"/></StgValue>
</operation>

<operation id="2414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2412 %zext_ln111_21 = zext i7 %add_ln111_110

]]></Node>
<StgValue><ssdm name="zext_ln111_21"/></StgValue>
</operation>

<operation id="2415" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2413 %add_ln111_111 = add i10 %zext_ln111_21, i10 %sext_ln111_74

]]></Node>
<StgValue><ssdm name="add_ln111_111"/></StgValue>
</operation>

<operation id="2416" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2414 %add_ln111_112 = add i8 %zext_ln57_27, i8 %sext_ln41_55

]]></Node>
<StgValue><ssdm name="add_ln111_112"/></StgValue>
</operation>

<operation id="2417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2415 %sext_ln111_75 = sext i8 %add_ln111_112

]]></Node>
<StgValue><ssdm name="sext_ln111_75"/></StgValue>
</operation>

<operation id="2418" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2416 %add_ln111_113 = add i7 %zext_ln57_26, i7 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln111_113"/></StgValue>
</operation>

<operation id="2419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2417 %sext_ln111_76 = sext i7 %add_ln111_113

]]></Node>
<StgValue><ssdm name="sext_ln111_76"/></StgValue>
</operation>

<operation id="2420" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2418 %add_ln111_114 = add i9 %sext_ln111_76, i9 %sext_ln111_75

]]></Node>
<StgValue><ssdm name="add_ln111_114"/></StgValue>
</operation>

<operation id="2421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2419 %sext_ln111_77 = sext i9 %add_ln111_114

]]></Node>
<StgValue><ssdm name="sext_ln111_77"/></StgValue>
</operation>

<operation id="2422" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2420 %add_ln111_115 = add i10 %sext_ln111_77, i10 %add_ln111_111

]]></Node>
<StgValue><ssdm name="add_ln111_115"/></StgValue>
</operation>

<operation id="2423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2421 %sext_ln111_78 = sext i10 %add_ln111_115

]]></Node>
<StgValue><ssdm name="sext_ln111_78"/></StgValue>
</operation>

<operation id="2424" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2422 %add_ln111_116 = add i11 %sext_ln111_78, i11 %sext_ln111_73

]]></Node>
<StgValue><ssdm name="add_ln111_116"/></StgValue>
</operation>

<operation id="2425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2423 %sext_ln111_79 = sext i11 %add_ln111_116

]]></Node>
<StgValue><ssdm name="sext_ln111_79"/></StgValue>
</operation>

<operation id="2426" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2424 %add_ln111_117 = add i8 %zext_ln57_24, i8 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln111_117"/></StgValue>
</operation>

<operation id="2427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2425 %zext_ln111_22 = zext i8 %add_ln111_117

]]></Node>
<StgValue><ssdm name="zext_ln111_22"/></StgValue>
</operation>

<operation id="2428" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2426 %add_ln111_118 = add i10 %zext_ln111_22, i10 %sext_ln41_41

]]></Node>
<StgValue><ssdm name="add_ln111_118"/></StgValue>
</operation>

<operation id="2429" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2427 %add_ln111_119 = add i8 %sext_ln41_32, i8 %zext_ln41_40

]]></Node>
<StgValue><ssdm name="add_ln111_119"/></StgValue>
</operation>

<operation id="2430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2428 %sext_ln111_80 = sext i8 %add_ln111_119

]]></Node>
<StgValue><ssdm name="sext_ln111_80"/></StgValue>
</operation>

<operation id="2431" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2429 %add_ln111_120 = add i8 %sext_ln41_17, i8 %zext_ln57_23

]]></Node>
<StgValue><ssdm name="add_ln111_120"/></StgValue>
</operation>

<operation id="2432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2430 %sext_ln111_81 = sext i8 %add_ln111_120

]]></Node>
<StgValue><ssdm name="sext_ln111_81"/></StgValue>
</operation>

<operation id="2433" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2431 %add_ln111_121 = add i9 %sext_ln111_81, i9 %sext_ln111_80

]]></Node>
<StgValue><ssdm name="add_ln111_121"/></StgValue>
</operation>

<operation id="2434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2432 %sext_ln111_82 = sext i9 %add_ln111_121

]]></Node>
<StgValue><ssdm name="sext_ln111_82"/></StgValue>
</operation>

<operation id="2435" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2433 %add_ln111_122 = add i10 %sext_ln111_82, i10 %add_ln111_118

]]></Node>
<StgValue><ssdm name="add_ln111_122"/></StgValue>
</operation>

<operation id="2436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2434 %sext_ln111_83 = sext i10 %add_ln111_122

]]></Node>
<StgValue><ssdm name="sext_ln111_83"/></StgValue>
</operation>

<operation id="2437" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2435 %add_ln111_123 = add i9 %zext_ln57_1, i9 %sext_ln111_69

]]></Node>
<StgValue><ssdm name="add_ln111_123"/></StgValue>
</operation>

<operation id="2438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2436 %sext_ln111_84 = sext i9 %add_ln111_123

]]></Node>
<StgValue><ssdm name="sext_ln111_84"/></StgValue>
</operation>

<operation id="2439" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2437 %add_ln111_124 = add i9 %sext_ln41_125, i9 432

]]></Node>
<StgValue><ssdm name="add_ln111_124"/></StgValue>
</operation>

<operation id="2440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2438 %sext_ln111_85 = sext i9 %add_ln111_124

]]></Node>
<StgValue><ssdm name="sext_ln111_85"/></StgValue>
</operation>

<operation id="2441" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2439 %add_ln111_125 = add i10 %sext_ln111_85, i10 %sext_ln111_84

]]></Node>
<StgValue><ssdm name="add_ln111_125"/></StgValue>
</operation>

<operation id="2442" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2440 %add_ln111_126 = add i7 %zext_ln57_71, i7 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln111_126"/></StgValue>
</operation>

<operation id="2443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2441 %zext_ln111_14 = zext i7 %add_ln111_126

]]></Node>
<StgValue><ssdm name="zext_ln111_14"/></StgValue>
</operation>

<operation id="2444" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2442 %add_ln111_127 = add i6 %zext_ln57_35, i6 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="add_ln111_127"/></StgValue>
</operation>

<operation id="2445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2443 %zext_ln111_15 = zext i6 %add_ln111_127

]]></Node>
<StgValue><ssdm name="zext_ln111_15"/></StgValue>
</operation>

<operation id="2446" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2444 %add_ln111_128 = add i8 %zext_ln111_15, i8 %zext_ln111_14

]]></Node>
<StgValue><ssdm name="add_ln111_128"/></StgValue>
</operation>

<operation id="2447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2445 %zext_ln111_24 = zext i8 %add_ln111_128

]]></Node>
<StgValue><ssdm name="zext_ln111_24"/></StgValue>
</operation>

<operation id="2448" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2446 %add_ln111_129 = add i10 %zext_ln111_24, i10 %add_ln111_125

]]></Node>
<StgValue><ssdm name="add_ln111_129"/></StgValue>
</operation>

<operation id="2449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2447 %sext_ln111_86 = sext i10 %add_ln111_129

]]></Node>
<StgValue><ssdm name="sext_ln111_86"/></StgValue>
</operation>

<operation id="2450" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2448 %add_ln111_130 = add i11 %sext_ln111_86, i11 %sext_ln111_83

]]></Node>
<StgValue><ssdm name="add_ln111_130"/></StgValue>
</operation>

<operation id="2451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2449 %sext_ln111_87 = sext i11 %add_ln111_130

]]></Node>
<StgValue><ssdm name="sext_ln111_87"/></StgValue>
</operation>

<operation id="2452" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2450 %add_ln111_19 = add i12 %sext_ln111_87, i12 %sext_ln111_79

]]></Node>
<StgValue><ssdm name="add_ln111_19"/></StgValue>
</operation>

<operation id="2453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2451 %sext_ln111_88 = sext i12 %add_ln111_19

]]></Node>
<StgValue><ssdm name="sext_ln111_88"/></StgValue>
</operation>

<operation id="2454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2452 %tmp_234 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %data_31_val_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2453 %zext_ln111_25 = zext i5 %tmp_234

]]></Node>
<StgValue><ssdm name="zext_ln111_25"/></StgValue>
</operation>

<operation id="2456" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2454 %add_ln111_131 = add i7 %zext_ln111_25, i7 %trunc_ln41_126

]]></Node>
<StgValue><ssdm name="add_ln111_131"/></StgValue>
</operation>

<operation id="2457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2455 %zext_ln111_26 = zext i7 %add_ln111_131

]]></Node>
<StgValue><ssdm name="zext_ln111_26"/></StgValue>
</operation>

<operation id="2458" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2456 %add_ln111_132 = add i9 %zext_ln111_26, i9 %sext_ln41_138

]]></Node>
<StgValue><ssdm name="add_ln111_132"/></StgValue>
</operation>

<operation id="2459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2457 %sext_ln111_89 = sext i9 %add_ln111_132

]]></Node>
<StgValue><ssdm name="sext_ln111_89"/></StgValue>
</operation>

<operation id="2460" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2458 %add_ln111_133 = add i9 %zext_ln41_57, i9 %sext_ln41_122

]]></Node>
<StgValue><ssdm name="add_ln111_133"/></StgValue>
</operation>

<operation id="2461" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2459 %add_ln111_134 = add i9 %add_ln111_133, i9 %sext_ln41_130

]]></Node>
<StgValue><ssdm name="add_ln111_134"/></StgValue>
</operation>

<operation id="2462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2460 %sext_ln111_90 = sext i9 %add_ln111_134

]]></Node>
<StgValue><ssdm name="sext_ln111_90"/></StgValue>
</operation>

<operation id="2463" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2461 %add_ln111_135 = add i10 %sext_ln111_90, i10 %sext_ln111_89

]]></Node>
<StgValue><ssdm name="add_ln111_135"/></StgValue>
</operation>

<operation id="2464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2462 %sext_ln111_91 = sext i10 %add_ln111_135

]]></Node>
<StgValue><ssdm name="sext_ln111_91"/></StgValue>
</operation>

<operation id="2465" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2463 %add_ln111_136 = add i9 %sext_ln41_115, i9 %sext_ln41_105

]]></Node>
<StgValue><ssdm name="add_ln111_136"/></StgValue>
</operation>

<operation id="2466" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2464 %add_ln111_137 = add i9 %add_ln111_136, i9 %zext_ln57_96

]]></Node>
<StgValue><ssdm name="add_ln111_137"/></StgValue>
</operation>

<operation id="2467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2465 %sext_ln111_92 = sext i9 %add_ln111_137

]]></Node>
<StgValue><ssdm name="sext_ln111_92"/></StgValue>
</operation>

<operation id="2468" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2466 %add_ln111_138 = add i6 %trunc_ln57_9, i6 %zext_ln57_63

]]></Node>
<StgValue><ssdm name="add_ln111_138"/></StgValue>
</operation>

<operation id="2469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2467 %zext_ln111_18 = zext i6 %add_ln111_138

]]></Node>
<StgValue><ssdm name="zext_ln111_18"/></StgValue>
</operation>

<operation id="2470" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2468 %add_ln111_139 = add i6 %trunc_ln57_8, i6 %zext_ln57_33

]]></Node>
<StgValue><ssdm name="add_ln111_139"/></StgValue>
</operation>

<operation id="2471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2469 %zext_ln111_19 = zext i6 %add_ln111_139

]]></Node>
<StgValue><ssdm name="zext_ln111_19"/></StgValue>
</operation>

<operation id="2472" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2470 %add_ln111_140 = add i7 %zext_ln111_19, i7 %zext_ln111_18

]]></Node>
<StgValue><ssdm name="add_ln111_140"/></StgValue>
</operation>

<operation id="2473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2471 %zext_ln111_29 = zext i7 %add_ln111_140

]]></Node>
<StgValue><ssdm name="zext_ln111_29"/></StgValue>
</operation>

<operation id="2474" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2472 %add_ln111_141 = add i10 %zext_ln111_29, i10 %sext_ln111_92

]]></Node>
<StgValue><ssdm name="add_ln111_141"/></StgValue>
</operation>

<operation id="2475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2473 %sext_ln111_93 = sext i10 %add_ln111_141

]]></Node>
<StgValue><ssdm name="sext_ln111_93"/></StgValue>
</operation>

<operation id="2476" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2474 %add_ln111_142 = add i11 %sext_ln111_93, i11 %sext_ln111_91

]]></Node>
<StgValue><ssdm name="add_ln111_142"/></StgValue>
</operation>

<operation id="2477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2475 %sext_ln111_94 = sext i11 %add_ln111_142

]]></Node>
<StgValue><ssdm name="sext_ln111_94"/></StgValue>
</operation>

<operation id="2478" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2476 %add_ln111_143 = add i9 %zext_ln41_51, i9 %sext_ln41_51

]]></Node>
<StgValue><ssdm name="add_ln111_143"/></StgValue>
</operation>

<operation id="2479" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2477 %add_ln111_144 = add i9 %add_ln111_143, i9 %zext_ln57_54

]]></Node>
<StgValue><ssdm name="add_ln111_144"/></StgValue>
</operation>

<operation id="2480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2478 %sext_ln111_95 = sext i9 %add_ln111_144

]]></Node>
<StgValue><ssdm name="sext_ln111_95"/></StgValue>
</operation>

<operation id="2481" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2479 %add_ln111_145 = add i7 %sext_ln41_36, i7 %zext_ln41_39

]]></Node>
<StgValue><ssdm name="add_ln111_145"/></StgValue>
</operation>

<operation id="2482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2480 %sext_ln111_96 = sext i7 %add_ln111_145

]]></Node>
<StgValue><ssdm name="sext_ln111_96"/></StgValue>
</operation>

<operation id="2483" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2481 %add_ln111_146 = add i9 %sext_ln111_96, i9 %zext_ln57_95

]]></Node>
<StgValue><ssdm name="add_ln111_146"/></StgValue>
</operation>

<operation id="2484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2482 %sext_ln111_97 = sext i9 %add_ln111_146

]]></Node>
<StgValue><ssdm name="sext_ln111_97"/></StgValue>
</operation>

<operation id="2485" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2483 %add_ln111_147 = add i10 %sext_ln111_97, i10 %sext_ln111_95

]]></Node>
<StgValue><ssdm name="add_ln111_147"/></StgValue>
</operation>

<operation id="2486" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2484 %add_ln111_148 = add i9 %sext_ln41_10, i9 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln111_148"/></StgValue>
</operation>

<operation id="2487" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2485 %add_ln111_149 = add i9 %add_ln111_148, i9 %sext_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln111_149"/></StgValue>
</operation>

<operation id="2488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2486 %sext_ln111_98 = sext i9 %add_ln111_149

]]></Node>
<StgValue><ssdm name="sext_ln111_98"/></StgValue>
</operation>

<operation id="2489" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2487 %add_ln111_150 = add i9 %zext_ln57_34, i9 368

]]></Node>
<StgValue><ssdm name="add_ln111_150"/></StgValue>
</operation>

<operation id="2490" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2488 %add_ln111_151 = add i9 %zext_ln111_12, i9 %add_ln111_150

]]></Node>
<StgValue><ssdm name="add_ln111_151"/></StgValue>
</operation>

<operation id="2491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2489 %sext_ln111_99 = sext i9 %add_ln111_151

]]></Node>
<StgValue><ssdm name="sext_ln111_99"/></StgValue>
</operation>

<operation id="2492" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2490 %add_ln111_152 = add i10 %sext_ln111_99, i10 %sext_ln111_98

]]></Node>
<StgValue><ssdm name="add_ln111_152"/></StgValue>
</operation>

<operation id="2493" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2491 %add_ln111_153 = add i10 %add_ln111_152, i10 %add_ln111_147

]]></Node>
<StgValue><ssdm name="add_ln111_153"/></StgValue>
</operation>

<operation id="2494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2492 %sext_ln111_100 = sext i10 %add_ln111_153

]]></Node>
<StgValue><ssdm name="sext_ln111_100"/></StgValue>
</operation>

<operation id="2495" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2493 %add_ln111_21 = add i12 %sext_ln111_100, i12 %sext_ln111_94

]]></Node>
<StgValue><ssdm name="add_ln111_21"/></StgValue>
</operation>

<operation id="2496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2494 %sext_ln111_101 = sext i12 %add_ln111_21

]]></Node>
<StgValue><ssdm name="sext_ln111_101"/></StgValue>
</operation>

<operation id="2497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2495 %tmp_235 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %data_31_val_read, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2496 %zext_ln111_30 = zext i6 %tmp_235

]]></Node>
<StgValue><ssdm name="zext_ln111_30"/></StgValue>
</operation>

<operation id="2499" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2497 %add_ln111_154 = add i8 %sext_ln41_119, i8 %zext_ln41_38

]]></Node>
<StgValue><ssdm name="add_ln111_154"/></StgValue>
</operation>

<operation id="2500" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2498 %add_ln111_155 = add i8 %add_ln111_154, i8 %sext_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln111_155"/></StgValue>
</operation>

<operation id="2501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2499 %sext_ln111_102 = sext i8 %add_ln111_155

]]></Node>
<StgValue><ssdm name="sext_ln111_102"/></StgValue>
</operation>

<operation id="2502" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2500 %add_ln111_156 = add i7 %zext_ln57_22, i7 %sext_ln41_107

]]></Node>
<StgValue><ssdm name="add_ln111_156"/></StgValue>
</operation>

<operation id="2503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2501 %sext_ln111_103 = sext i7 %add_ln111_156

]]></Node>
<StgValue><ssdm name="sext_ln111_103"/></StgValue>
</operation>

<operation id="2504" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2502 %add_ln111_157 = add i8 %sext_ln41_95, i8 %zext_ln57_21

]]></Node>
<StgValue><ssdm name="add_ln111_157"/></StgValue>
</operation>

<operation id="2505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2503 %sext_ln111_104 = sext i8 %add_ln111_157

]]></Node>
<StgValue><ssdm name="sext_ln111_104"/></StgValue>
</operation>

<operation id="2506" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2504 %add_ln111_158 = add i9 %sext_ln111_104, i9 %sext_ln111_103

]]></Node>
<StgValue><ssdm name="add_ln111_158"/></StgValue>
</operation>

<operation id="2507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2505 %sext_ln111_105 = sext i9 %add_ln111_158

]]></Node>
<StgValue><ssdm name="sext_ln111_105"/></StgValue>
</operation>

<operation id="2508" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2506 %add_ln111_159 = add i10 %sext_ln111_105, i10 %sext_ln111_102

]]></Node>
<StgValue><ssdm name="add_ln111_159"/></StgValue>
</operation>

<operation id="2509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2507 %sext_ln111_106 = sext i10 %add_ln111_159

]]></Node>
<StgValue><ssdm name="sext_ln111_106"/></StgValue>
</operation>

<operation id="2510" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2508 %add_ln111_160 = add i9 %sext_ln41_85, i9 %sext_ln41_75

]]></Node>
<StgValue><ssdm name="add_ln111_160"/></StgValue>
</operation>

<operation id="2511" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2509 %add_ln111_161 = add i9 %add_ln111_160, i9 %sext_ln41_89

]]></Node>
<StgValue><ssdm name="add_ln111_161"/></StgValue>
</operation>

<operation id="2512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2510 %sext_ln111_107 = sext i9 %add_ln111_161

]]></Node>
<StgValue><ssdm name="sext_ln111_107"/></StgValue>
</operation>

<operation id="2513" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2511 %add_ln111_162 = add i9 %sext_ln41_66, i9 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="add_ln111_162"/></StgValue>
</operation>

<operation id="2514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2512 %sext_ln111_108 = sext i9 %add_ln111_162

]]></Node>
<StgValue><ssdm name="sext_ln111_108"/></StgValue>
</operation>

<operation id="2515" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2513 %add_ln111_163 = add i7 %sext_ln41_62, i7 %zext_ln57_20

]]></Node>
<StgValue><ssdm name="add_ln111_163"/></StgValue>
</operation>

<operation id="2516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2514 %sext_ln111_109 = sext i7 %add_ln111_163

]]></Node>
<StgValue><ssdm name="sext_ln111_109"/></StgValue>
</operation>

<operation id="2517" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2515 %add_ln111_164 = add i10 %sext_ln111_109, i10 %sext_ln111_108

]]></Node>
<StgValue><ssdm name="add_ln111_164"/></StgValue>
</operation>

<operation id="2518" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2516 %add_ln111_165 = add i10 %add_ln111_164, i10 %sext_ln111_107

]]></Node>
<StgValue><ssdm name="add_ln111_165"/></StgValue>
</operation>

<operation id="2519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2517 %sext_ln111_110 = sext i10 %add_ln111_165

]]></Node>
<StgValue><ssdm name="sext_ln111_110"/></StgValue>
</operation>

<operation id="2520" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2518 %add_ln111_166 = add i11 %sext_ln111_110, i11 %sext_ln111_106

]]></Node>
<StgValue><ssdm name="add_ln111_166"/></StgValue>
</operation>

<operation id="2521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2519 %sext_ln111_111 = sext i11 %add_ln111_166

]]></Node>
<StgValue><ssdm name="sext_ln111_111"/></StgValue>
</operation>

<operation id="2522" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2520 %add_ln111_167 = add i6 %zext_ln57_16, i6 %sext_ln41_46

]]></Node>
<StgValue><ssdm name="add_ln111_167"/></StgValue>
</operation>

<operation id="2523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2521 %sext_ln111_112 = sext i6 %add_ln111_167

]]></Node>
<StgValue><ssdm name="sext_ln111_112"/></StgValue>
</operation>

<operation id="2524" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2522 %add_ln111_168 = add i7 %sext_ln111_112, i7 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln111_168"/></StgValue>
</operation>

<operation id="2525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2523 %sext_ln111_113 = sext i7 %add_ln111_168

]]></Node>
<StgValue><ssdm name="sext_ln111_113"/></StgValue>
</operation>

<operation id="2526" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2524 %add_ln111_169 = add i9 %zext_ln57_19, i9 %sext_ln41_28

]]></Node>
<StgValue><ssdm name="add_ln111_169"/></StgValue>
</operation>

<operation id="2527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2525 %sext_ln111_114 = sext i9 %add_ln111_169

]]></Node>
<StgValue><ssdm name="sext_ln111_114"/></StgValue>
</operation>

<operation id="2528" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2526 %add_ln111_170 = add i6 %sext_ln41_23, i6 %zext_ln57_18

]]></Node>
<StgValue><ssdm name="add_ln111_170"/></StgValue>
</operation>

<operation id="2529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2527 %sext_ln111_115 = sext i6 %add_ln111_170

]]></Node>
<StgValue><ssdm name="sext_ln111_115"/></StgValue>
</operation>

<operation id="2530" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2528 %add_ln111_171 = add i10 %sext_ln111_115, i10 %sext_ln111_114

]]></Node>
<StgValue><ssdm name="add_ln111_171"/></StgValue>
</operation>

<operation id="2531" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2529 %add_ln111_172 = add i10 %add_ln111_171, i10 %sext_ln111_113

]]></Node>
<StgValue><ssdm name="add_ln111_172"/></StgValue>
</operation>

<operation id="2532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2530 %sext_ln111_116 = sext i10 %add_ln111_172

]]></Node>
<StgValue><ssdm name="sext_ln111_116"/></StgValue>
</operation>

<operation id="2533" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2531 %add_ln111_173 = add i8 %sext_ln41_7, i8 %sext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln111_173"/></StgValue>
</operation>

<operation id="2534" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2532 %add_ln111_174 = add i8 %add_ln111_173, i8 %sext_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln111_174"/></StgValue>
</operation>

<operation id="2535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2533 %sext_ln111_117 = sext i8 %add_ln111_174

]]></Node>
<StgValue><ssdm name="sext_ln111_117"/></StgValue>
</operation>

<operation id="2536" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2534 %add_ln111_175 = add i9 %zext_ln111_30, i9 %sext_ln41_142

]]></Node>
<StgValue><ssdm name="add_ln111_175"/></StgValue>
</operation>

<operation id="2537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2535 %sext_ln111_118 = sext i9 %add_ln111_175

]]></Node>
<StgValue><ssdm name="sext_ln111_118"/></StgValue>
</operation>

<operation id="2538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2536 %or_ln111_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %tmp_110

]]></Node>
<StgValue><ssdm name="or_ln111_2"/></StgValue>
</operation>

<operation id="2539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2537 %sext_ln111_119 = sext i6 %or_ln111_2

]]></Node>
<StgValue><ssdm name="sext_ln111_119"/></StgValue>
</operation>

<operation id="2540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2538 %zext_ln111_31 = zext i8 %sext_ln111_119

]]></Node>
<StgValue><ssdm name="zext_ln111_31"/></StgValue>
</operation>

<operation id="2541" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2539 %add_ln111_176 = add i10 %zext_ln111_31, i10 %sext_ln111_118

]]></Node>
<StgValue><ssdm name="add_ln111_176"/></StgValue>
</operation>

<operation id="2542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2540 %sext_ln111_120 = sext i10 %add_ln111_176

]]></Node>
<StgValue><ssdm name="sext_ln111_120"/></StgValue>
</operation>

<operation id="2543" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2541 %add_ln111_177 = add i11 %sext_ln111_120, i11 %sext_ln111_117

]]></Node>
<StgValue><ssdm name="add_ln111_177"/></StgValue>
</operation>

<operation id="2544" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2542 %add_ln111_178 = add i11 %add_ln111_177, i11 %sext_ln111_116

]]></Node>
<StgValue><ssdm name="add_ln111_178"/></StgValue>
</operation>

<operation id="2545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2543 %sext_ln111_121 = sext i11 %add_ln111_178

]]></Node>
<StgValue><ssdm name="sext_ln111_121"/></StgValue>
</operation>

<operation id="2546" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2544 %add_ln111_24 = add i12 %sext_ln111_121, i12 %sext_ln111_111

]]></Node>
<StgValue><ssdm name="add_ln111_24"/></StgValue>
</operation>

<operation id="2547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2545 %sext_ln41_145 = sext i12 %add_ln111_24

]]></Node>
<StgValue><ssdm name="sext_ln41_145"/></StgValue>
</operation>

<operation id="2548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2546 %trunc_ln41_132 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln73_182, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln41_132"/></StgValue>
</operation>

<operation id="2549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2547 %sext_ln41_146 = sext i6 %trunc_ln41_132

]]></Node>
<StgValue><ssdm name="sext_ln41_146"/></StgValue>
</operation>

<operation id="2550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2548 %sext_ln41_147 = sext i6 %trunc_ln41_132

]]></Node>
<StgValue><ssdm name="sext_ln41_147"/></StgValue>
</operation>

<operation id="2551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2549 %trunc_ln41_133 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_183, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_133"/></StgValue>
</operation>

<operation id="2552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2550 %sext_ln111_122 = sext i7 %trunc_ln41_133

]]></Node>
<StgValue><ssdm name="sext_ln111_122"/></StgValue>
</operation>

<operation id="2553" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2551 %add_ln111_179 = add i9 %zext_ln57_4, i9 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln111_179"/></StgValue>
</operation>

<operation id="2554" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2552 %add_ln111_180 = add i6 %tmp_100, i6 %zext_ln57_37

]]></Node>
<StgValue><ssdm name="add_ln111_180"/></StgValue>
</operation>

<operation id="2555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2553 %zext_ln111_23 = zext i6 %add_ln111_180

]]></Node>
<StgValue><ssdm name="zext_ln111_23"/></StgValue>
</operation>

<operation id="2556" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2554 %add_ln111_181 = add i9 %zext_ln111_23, i9 %add_ln111_179

]]></Node>
<StgValue><ssdm name="add_ln111_181"/></StgValue>
</operation>

<operation id="2557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2555 %zext_ln111_32 = zext i9 %add_ln111_181

]]></Node>
<StgValue><ssdm name="zext_ln111_32"/></StgValue>
</operation>

<operation id="2558" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2556 %add_ln111_182 = add i8 %zext_ln57_103, i8 %zext_ln41_32

]]></Node>
<StgValue><ssdm name="add_ln111_182"/></StgValue>
</operation>

<operation id="2559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2557 %zext_ln111_34 = zext i8 %add_ln111_182

]]></Node>
<StgValue><ssdm name="zext_ln111_34"/></StgValue>
</operation>

<operation id="2560" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2558 %add_ln111_183 = add i9 %zext_ln57_104, i9 %sext_ln41_52

]]></Node>
<StgValue><ssdm name="add_ln111_183"/></StgValue>
</operation>

<operation id="2561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2559 %sext_ln111_123 = sext i9 %add_ln111_183

]]></Node>
<StgValue><ssdm name="sext_ln111_123"/></StgValue>
</operation>

<operation id="2562" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2560 %add_ln111_184 = add i10 %sext_ln111_123, i10 %zext_ln111_34

]]></Node>
<StgValue><ssdm name="add_ln111_184"/></StgValue>
</operation>

<operation id="2563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2561 %sext_ln111_124 = sext i10 %add_ln111_184

]]></Node>
<StgValue><ssdm name="sext_ln111_124"/></StgValue>
</operation>

<operation id="2564" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2562 %add_ln111_185 = add i11 %sext_ln111_124, i11 %zext_ln111_32

]]></Node>
<StgValue><ssdm name="add_ln111_185"/></StgValue>
</operation>

<operation id="2565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2563 %sext_ln111_125 = sext i11 %add_ln111_185

]]></Node>
<StgValue><ssdm name="sext_ln111_125"/></StgValue>
</operation>

<operation id="2566" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2564 %add_ln111_186 = add i11 %zext_ln57_105, i11 %zext_ln57_106

]]></Node>
<StgValue><ssdm name="add_ln111_186"/></StgValue>
</operation>

<operation id="2567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2565 %zext_ln111_36 = zext i11 %add_ln111_186

]]></Node>
<StgValue><ssdm name="zext_ln111_36"/></StgValue>
</operation>

<operation id="2568" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2566 %add_ln111_187 = add i9 %sext_ln41_58, i9 %zext_ln57_91

]]></Node>
<StgValue><ssdm name="add_ln111_187"/></StgValue>
</operation>

<operation id="2569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2567 %sext_ln111_126 = sext i9 %add_ln111_187

]]></Node>
<StgValue><ssdm name="sext_ln111_126"/></StgValue>
</operation>

<operation id="2570" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2568 %add_ln111_188 = add i12 %sext_ln111_126, i12 %zext_ln111_36

]]></Node>
<StgValue><ssdm name="add_ln111_188"/></StgValue>
</operation>

<operation id="2571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2569 %sext_ln111_127 = sext i12 %add_ln111_188

]]></Node>
<StgValue><ssdm name="sext_ln111_127"/></StgValue>
</operation>

<operation id="2572" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2570 %add_ln111_189 = add i10 %zext_ln57_107, i10 %zext_ln41_33

]]></Node>
<StgValue><ssdm name="add_ln111_189"/></StgValue>
</operation>

<operation id="2573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2571 %zext_ln111_27 = zext i10 %add_ln111_189

]]></Node>
<StgValue><ssdm name="zext_ln111_27"/></StgValue>
</operation>

<operation id="2574" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2572 %add_ln111_190 = add i9 %zext_ln57_108, i9 %zext_ln41_34

]]></Node>
<StgValue><ssdm name="add_ln111_190"/></StgValue>
</operation>

<operation id="2575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2573 %zext_ln111_28 = zext i9 %add_ln111_190

]]></Node>
<StgValue><ssdm name="zext_ln111_28"/></StgValue>
</operation>

<operation id="2576" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2574 %add_ln111_191 = add i11 %zext_ln111_28, i11 %zext_ln111_27

]]></Node>
<StgValue><ssdm name="add_ln111_191"/></StgValue>
</operation>

<operation id="2577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2575 %zext_ln111_37 = zext i11 %add_ln111_191

]]></Node>
<StgValue><ssdm name="zext_ln111_37"/></StgValue>
</operation>

<operation id="2578" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2576 %add_ln111_192 = add i13 %zext_ln111_37, i13 %sext_ln111_127

]]></Node>
<StgValue><ssdm name="add_ln111_192"/></StgValue>
</operation>

<operation id="2579" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2577 %add_ln111_193 = add i13 %add_ln111_192, i13 %sext_ln111_125

]]></Node>
<StgValue><ssdm name="add_ln111_193"/></StgValue>
</operation>

<operation id="2580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="14" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.511:2578 %sext_ln111_128 = sext i13 %add_ln111_193

]]></Node>
<StgValue><ssdm name="sext_ln111_128"/></StgValue>
</operation>

<operation id="2581" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2579 %add_ln111_194 = add i8 %zext_ln57_109, i8 %sext_ln41_88

]]></Node>
<StgValue><ssdm name="add_ln111_194"/></StgValue>
</operation>

<operation id="2582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2580 %sext_ln111_129 = sext i8 %add_ln111_194

]]></Node>
<StgValue><ssdm name="sext_ln111_129"/></StgValue>
</operation>

<operation id="2583" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2581 %add_ln111_195 = add i8 %zext_ln57_110, i8 %zext_ln57_111

]]></Node>
<StgValue><ssdm name="add_ln111_195"/></StgValue>
</operation>

<operation id="2584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2582 %zext_ln111_38 = zext i8 %add_ln111_195

]]></Node>
<StgValue><ssdm name="zext_ln111_38"/></StgValue>
</operation>

<operation id="2585" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2583 %add_ln111_196 = add i9 %zext_ln111_38, i9 %sext_ln111_129

]]></Node>
<StgValue><ssdm name="add_ln111_196"/></StgValue>
</operation>

<operation id="2586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2584 %sext_ln111_130 = sext i9 %add_ln111_196

]]></Node>
<StgValue><ssdm name="sext_ln111_130"/></StgValue>
</operation>

<operation id="2587" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2585 %add_ln111_197 = add i9 %sext_ln41_102, i9 %zext_ln57_112

]]></Node>
<StgValue><ssdm name="add_ln111_197"/></StgValue>
</operation>

<operation id="2588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2586 %sext_ln111_131 = sext i9 %add_ln111_197

]]></Node>
<StgValue><ssdm name="sext_ln111_131"/></StgValue>
</operation>

<operation id="2589" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2587 %add_ln111_198 = add i10 %zext_ln57_113, i10 %zext_ln41_35

]]></Node>
<StgValue><ssdm name="add_ln111_198"/></StgValue>
</operation>

<operation id="2590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2588 %zext_ln111_39 = zext i10 %add_ln111_198

]]></Node>
<StgValue><ssdm name="zext_ln111_39"/></StgValue>
</operation>

<operation id="2591" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2589 %add_ln111_199 = add i11 %zext_ln111_39, i11 %sext_ln111_131

]]></Node>
<StgValue><ssdm name="add_ln111_199"/></StgValue>
</operation>

<operation id="2592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2590 %sext_ln111_132 = sext i11 %add_ln111_199

]]></Node>
<StgValue><ssdm name="sext_ln111_132"/></StgValue>
</operation>

<operation id="2593" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2591 %add_ln111_200 = add i12 %sext_ln111_132, i12 %sext_ln111_130

]]></Node>
<StgValue><ssdm name="add_ln111_200"/></StgValue>
</operation>

<operation id="2594" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2592 %add_ln111_201 = add i9 %zext_ln57_114, i9 %zext_ln57_115

]]></Node>
<StgValue><ssdm name="add_ln111_201"/></StgValue>
</operation>

<operation id="2595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2593 %zext_ln111_41 = zext i9 %add_ln111_201

]]></Node>
<StgValue><ssdm name="zext_ln111_41"/></StgValue>
</operation>

<operation id="2596" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2594 %add_ln111_202 = add i9 %zext_ln57_116, i9 %sext_ln111_122

]]></Node>
<StgValue><ssdm name="add_ln111_202"/></StgValue>
</operation>

<operation id="2597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2595 %sext_ln111_133 = sext i9 %add_ln111_202

]]></Node>
<StgValue><ssdm name="sext_ln111_133"/></StgValue>
</operation>

<operation id="2598" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2596 %add_ln111_203 = add i11 %sext_ln111_133, i11 %zext_ln111_41

]]></Node>
<StgValue><ssdm name="add_ln111_203"/></StgValue>
</operation>

<operation id="2599" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2597 %add_ln111_204 = add i6 %zext_ln41_31, i6 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="add_ln111_204"/></StgValue>
</operation>

<operation id="2600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2598 %zext_ln111_33 = zext i6 %add_ln111_204

]]></Node>
<StgValue><ssdm name="zext_ln111_33"/></StgValue>
</operation>

<operation id="2601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2599 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %data_27_val_read, i32 14

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="2602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.511:2600 %xor_ln111 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="2603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2601 %part_sel = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %data_27_val_read, i32 10, i32 13

]]></Node>
<StgValue><ssdm name="part_sel"/></StgValue>
</operation>

<operation id="2604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
fpga_resource_hint.entry.511:2602 %xor_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln111, i4 %part_sel

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="2605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2603 %sext_ln111_5 = sext i5 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln111_5"/></StgValue>
</operation>

<operation id="2606" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2604 %add_ln111_205 = add i8 %sext_ln111_5, i8 %zext_ln111_33

]]></Node>
<StgValue><ssdm name="add_ln111_205"/></StgValue>
</operation>

<operation id="2607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2605 %sext_ln111_134 = sext i8 %add_ln111_205

]]></Node>
<StgValue><ssdm name="sext_ln111_134"/></StgValue>
</operation>

<operation id="2608" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2606 %add_ln111_206 = add i11 %sext_ln111_134, i11 %add_ln111_203

]]></Node>
<StgValue><ssdm name="add_ln111_206"/></StgValue>
</operation>

<operation id="2609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2607 %sext_ln111_135 = sext i11 %add_ln111_206

]]></Node>
<StgValue><ssdm name="sext_ln111_135"/></StgValue>
</operation>

<operation id="2610" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2608 %add_ln111_207 = add i12 %sext_ln111_135, i12 %add_ln111_200

]]></Node>
<StgValue><ssdm name="add_ln111_207"/></StgValue>
</operation>

<operation id="2611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2609 %sext_ln111_136 = sext i12 %add_ln111_207

]]></Node>
<StgValue><ssdm name="sext_ln111_136"/></StgValue>
</operation>

<operation id="2612" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:2610 %add_ln111_26 = add i14 %sext_ln111_136, i14 %sext_ln111_128

]]></Node>
<StgValue><ssdm name="add_ln111_26"/></StgValue>
</operation>

<operation id="2613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.511:2611 %trunc_ln41_134 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %mul_ln73_184, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln41_134"/></StgValue>
</operation>

<operation id="2614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2612 %sext_ln111_137 = sext i7 %trunc_ln41_134

]]></Node>
<StgValue><ssdm name="sext_ln111_137"/></StgValue>
</operation>

<operation id="2615" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2613 %add_ln111_208 = add i10 %zext_ln57_12, i10 %sext_ln41_27

]]></Node>
<StgValue><ssdm name="add_ln111_208"/></StgValue>
</operation>

<operation id="2616" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2614 %add_ln111_209 = add i10 %add_ln111_208, i10 %sext_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln111_209"/></StgValue>
</operation>

<operation id="2617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2615 %sext_ln111_138 = sext i10 %add_ln111_209

]]></Node>
<StgValue><ssdm name="sext_ln111_138"/></StgValue>
</operation>

<operation id="2618" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2616 %add_ln111_210 = add i7 %zext_ln57_89, i7 %zext_ln41_36

]]></Node>
<StgValue><ssdm name="add_ln111_210"/></StgValue>
</operation>

<operation id="2619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2617 %zext_ln111_42 = zext i7 %add_ln111_210

]]></Node>
<StgValue><ssdm name="zext_ln111_42"/></StgValue>
</operation>

<operation id="2620" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2618 %add_ln111_211 = add i8 %zext_ln111_42, i8 %sext_ln40

]]></Node>
<StgValue><ssdm name="add_ln111_211"/></StgValue>
</operation>

<operation id="2621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2619 %sext_ln111_139 = sext i8 %add_ln111_211

]]></Node>
<StgValue><ssdm name="sext_ln111_139"/></StgValue>
</operation>

<operation id="2622" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2620 %add_ln111_212 = add i11 %sext_ln111_139, i11 %sext_ln111_138

]]></Node>
<StgValue><ssdm name="add_ln111_212"/></StgValue>
</operation>

<operation id="2623" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2621 %add_ln111_213 = add i5 %zext_ln41_12, i5 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="add_ln111_213"/></StgValue>
</operation>

<operation id="2624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2622 %zext_ln111_35 = zext i5 %add_ln111_213

]]></Node>
<StgValue><ssdm name="zext_ln111_35"/></StgValue>
</operation>

<operation id="2625" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2623 %add_ln111_214 = add i6 %zext_ln111_35, i6 %zext_ln57_16

]]></Node>
<StgValue><ssdm name="add_ln111_214"/></StgValue>
</operation>

<operation id="2626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2624 %zext_ln111_48 = zext i6 %add_ln111_214

]]></Node>
<StgValue><ssdm name="zext_ln111_48"/></StgValue>
</operation>

<operation id="2627" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2625 %add_ln111_215 = add i8 %zext_ln57_53, i8 %sext_ln41_77

]]></Node>
<StgValue><ssdm name="add_ln111_215"/></StgValue>
</operation>

<operation id="2628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2626 %sext_ln111_140 = sext i8 %add_ln111_215

]]></Node>
<StgValue><ssdm name="sext_ln111_140"/></StgValue>
</operation>

<operation id="2629" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2627 %add_ln111_216 = add i8 %sext_ln41_82, i8 %zext_ln57_93

]]></Node>
<StgValue><ssdm name="add_ln111_216"/></StgValue>
</operation>

<operation id="2630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2628 %sext_ln111_141 = sext i8 %add_ln111_216

]]></Node>
<StgValue><ssdm name="sext_ln111_141"/></StgValue>
</operation>

<operation id="2631" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2629 %add_ln111_217 = add i9 %sext_ln111_141, i9 %sext_ln111_140

]]></Node>
<StgValue><ssdm name="add_ln111_217"/></StgValue>
</operation>

<operation id="2632" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2630 %add_ln111_218 = add i9 %add_ln111_217, i9 %zext_ln111_48

]]></Node>
<StgValue><ssdm name="add_ln111_218"/></StgValue>
</operation>

<operation id="2633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2631 %sext_ln111_142 = sext i9 %add_ln111_218

]]></Node>
<StgValue><ssdm name="sext_ln111_142"/></StgValue>
</operation>

<operation id="2634" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2632 %add_ln111_219 = add i11 %sext_ln111_142, i11 %add_ln111_212

]]></Node>
<StgValue><ssdm name="add_ln111_219"/></StgValue>
</operation>

<operation id="2635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2633 %sext_ln111_143 = sext i11 %add_ln111_219

]]></Node>
<StgValue><ssdm name="sext_ln111_143"/></StgValue>
</operation>

<operation id="2636" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2634 %add_ln111_220 = add i5 %zext_ln57_59, i5 %zext_ln57_121

]]></Node>
<StgValue><ssdm name="add_ln111_220"/></StgValue>
</operation>

<operation id="2637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2635 %zext_ln111_57 = zext i5 %add_ln111_220

]]></Node>
<StgValue><ssdm name="zext_ln111_57"/></StgValue>
</operation>

<operation id="2638" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2636 %add_ln111_221 = add i7 %zext_ln111_57, i7 %sext_ln41_93

]]></Node>
<StgValue><ssdm name="add_ln111_221"/></StgValue>
</operation>

<operation id="2639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2637 %sext_ln111_144 = sext i7 %add_ln111_221

]]></Node>
<StgValue><ssdm name="sext_ln111_144"/></StgValue>
</operation>

<operation id="2640" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2638 %add_ln111_222 = add i8 %sext_ln41_116, i8 %zext_ln41_48

]]></Node>
<StgValue><ssdm name="add_ln111_222"/></StgValue>
</operation>

<operation id="2641" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2639 %add_ln111_223 = add i7 %sext_ln40_8, i7 %sext_ln41_127

]]></Node>
<StgValue><ssdm name="add_ln111_223"/></StgValue>
</operation>

<operation id="2642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2640 %sext_ln111_145 = sext i7 %add_ln111_223

]]></Node>
<StgValue><ssdm name="sext_ln111_145"/></StgValue>
</operation>

<operation id="2643" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2641 %add_ln111_224 = add i8 %sext_ln111_145, i8 %add_ln111_222

]]></Node>
<StgValue><ssdm name="add_ln111_224"/></StgValue>
</operation>

<operation id="2644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2642 %sext_ln111_146 = sext i8 %add_ln111_224

]]></Node>
<StgValue><ssdm name="sext_ln111_146"/></StgValue>
</operation>

<operation id="2645" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2643 %add_ln111_225 = add i9 %sext_ln111_146, i9 %sext_ln111_144

]]></Node>
<StgValue><ssdm name="add_ln111_225"/></StgValue>
</operation>

<operation id="2646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2644 %sext_ln111_147 = sext i9 %add_ln111_225

]]></Node>
<StgValue><ssdm name="sext_ln111_147"/></StgValue>
</operation>

<operation id="2647" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2645 %add_ln111_226 = add i8 %sext_ln41_136, i8 %zext_ln57_123

]]></Node>
<StgValue><ssdm name="add_ln111_226"/></StgValue>
</operation>

<operation id="2648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2646 %sext_ln111_148 = sext i8 %add_ln111_226

]]></Node>
<StgValue><ssdm name="sext_ln111_148"/></StgValue>
</operation>

<operation id="2649" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2647 %add_ln111_227 = add i9 %sext_ln111_148, i9 %zext_ln57_122

]]></Node>
<StgValue><ssdm name="add_ln111_227"/></StgValue>
</operation>

<operation id="2650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2648 %sext_ln111_149 = sext i9 %add_ln111_227

]]></Node>
<StgValue><ssdm name="sext_ln111_149"/></StgValue>
</operation>

<operation id="2651" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2649 %add_ln111_228 = add i8 %sext_ln111_137, i8 %zext_ln41_61

]]></Node>
<StgValue><ssdm name="add_ln111_228"/></StgValue>
</operation>

<operation id="2652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2650 %sext_ln111_150 = sext i8 %add_ln111_228

]]></Node>
<StgValue><ssdm name="sext_ln111_150"/></StgValue>
</operation>

<operation id="2653" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2651 %add_ln111_229 = add i6 %zext_ln41_19, i6 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln111_229"/></StgValue>
</operation>

<operation id="2654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2652 %zext_ln111_60 = zext i6 %add_ln111_229

]]></Node>
<StgValue><ssdm name="zext_ln111_60"/></StgValue>
</operation>

<operation id="2655" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2653 %add_ln111_230 = add i9 %zext_ln111_60, i9 %sext_ln111_150

]]></Node>
<StgValue><ssdm name="add_ln111_230"/></StgValue>
</operation>

<operation id="2656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2654 %sext_ln111_151 = sext i9 %add_ln111_230

]]></Node>
<StgValue><ssdm name="sext_ln111_151"/></StgValue>
</operation>

<operation id="2657" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2655 %add_ln111_231 = add i10 %sext_ln111_151, i10 %sext_ln111_149

]]></Node>
<StgValue><ssdm name="add_ln111_231"/></StgValue>
</operation>

<operation id="2658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2656 %sext_ln111_152 = sext i10 %add_ln111_231

]]></Node>
<StgValue><ssdm name="sext_ln111_152"/></StgValue>
</operation>

<operation id="2659" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2657 %add_ln111_232 = add i11 %sext_ln111_152, i11 %sext_ln111_147

]]></Node>
<StgValue><ssdm name="add_ln111_232"/></StgValue>
</operation>

<operation id="2660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2658 %sext_ln111_153 = sext i11 %add_ln111_232

]]></Node>
<StgValue><ssdm name="sext_ln111_153"/></StgValue>
</operation>

<operation id="2661" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2659 %add_ln111_28 = add i12 %sext_ln111_153, i12 %sext_ln111_143

]]></Node>
<StgValue><ssdm name="add_ln111_28"/></StgValue>
</operation>

<operation id="2662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2660 %sext_ln111_154 = sext i12 %add_ln111_28

]]></Node>
<StgValue><ssdm name="sext_ln111_154"/></StgValue>
</operation>

<operation id="2663" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2661 %add_ln111_233 = add i9 %sext_ln41, i9 %sext_ln41_21

]]></Node>
<StgValue><ssdm name="add_ln111_233"/></StgValue>
</operation>

<operation id="2664" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2662 %add_ln111_234 = add i9 %add_ln111_233, i9 %zext_ln57_100

]]></Node>
<StgValue><ssdm name="add_ln111_234"/></StgValue>
</operation>

<operation id="2665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2663 %sext_ln111_155 = sext i9 %add_ln111_234

]]></Node>
<StgValue><ssdm name="sext_ln111_155"/></StgValue>
</operation>

<operation id="2666" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2664 %add_ln111_235 = add i8 %zext_ln41_43, i8 %sext_ln41_24

]]></Node>
<StgValue><ssdm name="add_ln111_235"/></StgValue>
</operation>

<operation id="2667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2665 %sext_ln111_156 = sext i8 %add_ln111_235

]]></Node>
<StgValue><ssdm name="sext_ln111_156"/></StgValue>
</operation>

<operation id="2668" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2666 %add_ln111_236 = add i7 %sext_ln41_31, i7 %sext_ln41_38

]]></Node>
<StgValue><ssdm name="add_ln111_236"/></StgValue>
</operation>

<operation id="2669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2667 %sext_ln111_157 = sext i7 %add_ln111_236

]]></Node>
<StgValue><ssdm name="sext_ln111_157"/></StgValue>
</operation>

<operation id="2670" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2668 %add_ln111_237 = add i9 %sext_ln111_157, i9 %sext_ln111_156

]]></Node>
<StgValue><ssdm name="add_ln111_237"/></StgValue>
</operation>

<operation id="2671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2669 %sext_ln111_158 = sext i9 %add_ln111_237

]]></Node>
<StgValue><ssdm name="sext_ln111_158"/></StgValue>
</operation>

<operation id="2672" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2670 %add_ln111_238 = add i10 %sext_ln111_158, i10 %sext_ln111_155

]]></Node>
<StgValue><ssdm name="add_ln111_238"/></StgValue>
</operation>

<operation id="2673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2671 %sext_ln111_159 = sext i10 %add_ln111_238

]]></Node>
<StgValue><ssdm name="sext_ln111_159"/></StgValue>
</operation>

<operation id="2674" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2672 %add_ln111_239 = add i8 %sext_ln41_47, i8 %sext_ln41_57

]]></Node>
<StgValue><ssdm name="add_ln111_239"/></StgValue>
</operation>

<operation id="2675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2673 %sext_ln111_160 = sext i8 %add_ln111_239

]]></Node>
<StgValue><ssdm name="sext_ln111_160"/></StgValue>
</operation>

<operation id="2676" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2674 %add_ln111_240 = add i9 %sext_ln111_160, i9 %zext_ln57_80

]]></Node>
<StgValue><ssdm name="add_ln111_240"/></StgValue>
</operation>

<operation id="2677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2675 %sext_ln111_161 = sext i9 %add_ln111_240

]]></Node>
<StgValue><ssdm name="sext_ln111_161"/></StgValue>
</operation>

<operation id="2678" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2676 %add_ln111_241 = add i9 %sext_ln41_60, i9 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="add_ln111_241"/></StgValue>
</operation>

<operation id="2679" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2677 %add_ln111_242 = add i8 %sext_ln41_64, i8 %zext_ln57_31

]]></Node>
<StgValue><ssdm name="add_ln111_242"/></StgValue>
</operation>

<operation id="2680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2678 %sext_ln111_162 = sext i8 %add_ln111_242

]]></Node>
<StgValue><ssdm name="sext_ln111_162"/></StgValue>
</operation>

<operation id="2681" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2679 %add_ln111_243 = add i9 %sext_ln111_162, i9 %add_ln111_241

]]></Node>
<StgValue><ssdm name="add_ln111_243"/></StgValue>
</operation>

<operation id="2682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2680 %sext_ln111_163 = sext i9 %add_ln111_243

]]></Node>
<StgValue><ssdm name="sext_ln111_163"/></StgValue>
</operation>

<operation id="2683" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2681 %add_ln111_244 = add i10 %sext_ln111_163, i10 %sext_ln111_161

]]></Node>
<StgValue><ssdm name="add_ln111_244"/></StgValue>
</operation>

<operation id="2684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2682 %sext_ln111_164 = sext i10 %add_ln111_244

]]></Node>
<StgValue><ssdm name="sext_ln111_164"/></StgValue>
</operation>

<operation id="2685" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2683 %add_ln111_245 = add i11 %sext_ln111_164, i11 %sext_ln111_159

]]></Node>
<StgValue><ssdm name="add_ln111_245"/></StgValue>
</operation>

<operation id="2686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2684 %sext_ln111_165 = sext i11 %add_ln111_245

]]></Node>
<StgValue><ssdm name="sext_ln111_165"/></StgValue>
</operation>

<operation id="2687" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2685 %add_ln111_246 = add i6 %zext_ln41_59, i6 %sext_ln41_90

]]></Node>
<StgValue><ssdm name="add_ln111_246"/></StgValue>
</operation>

<operation id="2688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2686 %sext_ln111_166 = sext i6 %add_ln111_246

]]></Node>
<StgValue><ssdm name="sext_ln111_166"/></StgValue>
</operation>

<operation id="2689" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2687 %add_ln111_247 = add i8 %sext_ln111_166, i8 %zext_ln57_101

]]></Node>
<StgValue><ssdm name="add_ln111_247"/></StgValue>
</operation>

<operation id="2690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2688 %sext_ln111_167 = sext i8 %add_ln111_247

]]></Node>
<StgValue><ssdm name="sext_ln111_167"/></StgValue>
</operation>

<operation id="2691" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2689 %add_ln111_248 = add i8 %zext_ln57_102, i8 %sext_ln41_108

]]></Node>
<StgValue><ssdm name="add_ln111_248"/></StgValue>
</operation>

<operation id="2692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2690 %sext_ln111_168 = sext i8 %add_ln111_248

]]></Node>
<StgValue><ssdm name="sext_ln111_168"/></StgValue>
</operation>

<operation id="2693" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2691 %add_ln111_249 = add i8 %zext_ln41_60, i8 %sext_ln41_129

]]></Node>
<StgValue><ssdm name="add_ln111_249"/></StgValue>
</operation>

<operation id="2694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2692 %sext_ln111_169 = sext i8 %add_ln111_249

]]></Node>
<StgValue><ssdm name="sext_ln111_169"/></StgValue>
</operation>

<operation id="2695" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2693 %add_ln111_250 = add i9 %sext_ln111_169, i9 %sext_ln111_168

]]></Node>
<StgValue><ssdm name="add_ln111_250"/></StgValue>
</operation>

<operation id="2696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2694 %sext_ln111_170 = sext i9 %add_ln111_250

]]></Node>
<StgValue><ssdm name="sext_ln111_170"/></StgValue>
</operation>

<operation id="2697" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2695 %add_ln111_251 = add i10 %sext_ln111_170, i10 %sext_ln111_167

]]></Node>
<StgValue><ssdm name="add_ln111_251"/></StgValue>
</operation>

<operation id="2698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2696 %sext_ln111_171 = sext i10 %add_ln111_251

]]></Node>
<StgValue><ssdm name="sext_ln111_171"/></StgValue>
</operation>

<operation id="2699" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2697 %add_ln111_252 = add i9 %sext_ln41_134, i9 %sext_ln57_10

]]></Node>
<StgValue><ssdm name="add_ln111_252"/></StgValue>
</operation>

<operation id="2700" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2698 %add_ln111_253 = add i9 %add_ln111_252, i9 %zext_ln57_98

]]></Node>
<StgValue><ssdm name="add_ln111_253"/></StgValue>
</operation>

<operation id="2701" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2699 %add_ln111_254 = add i7 %zext_ln57_8, i7 80

]]></Node>
<StgValue><ssdm name="add_ln111_254"/></StgValue>
</operation>

<operation id="2702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2700 %sext_ln111_172 = sext i7 %add_ln111_254

]]></Node>
<StgValue><ssdm name="sext_ln111_172"/></StgValue>
</operation>

<operation id="2703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2701 %zext_ln111_63 = zext i8 %sext_ln111_172

]]></Node>
<StgValue><ssdm name="zext_ln111_63"/></StgValue>
</operation>

<operation id="2704" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2702 %add_ln111_255 = add i6 %zext_ln57_45, i6 %zext_ln57_69

]]></Node>
<StgValue><ssdm name="add_ln111_255"/></StgValue>
</operation>

<operation id="2705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2703 %zext_ln111_40 = zext i6 %add_ln111_255

]]></Node>
<StgValue><ssdm name="zext_ln111_40"/></StgValue>
</operation>

<operation id="2706" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2704 %add_ln111_256 = add i9 %zext_ln111_40, i9 %zext_ln111_63

]]></Node>
<StgValue><ssdm name="add_ln111_256"/></StgValue>
</operation>

<operation id="2707" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2705 %add_ln111_257 = add i9 %add_ln111_256, i9 %add_ln111_253

]]></Node>
<StgValue><ssdm name="add_ln111_257"/></StgValue>
</operation>

<operation id="2708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2706 %zext_ln111_64 = zext i9 %add_ln111_257

]]></Node>
<StgValue><ssdm name="zext_ln111_64"/></StgValue>
</operation>

<operation id="2709" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2707 %add_ln111_258 = add i11 %zext_ln111_64, i11 %sext_ln111_171

]]></Node>
<StgValue><ssdm name="add_ln111_258"/></StgValue>
</operation>

<operation id="2710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2708 %sext_ln111_173 = sext i11 %add_ln111_258

]]></Node>
<StgValue><ssdm name="sext_ln111_173"/></StgValue>
</operation>

<operation id="2711" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2709 %add_ln111_29 = add i12 %sext_ln111_173, i12 %sext_ln111_165

]]></Node>
<StgValue><ssdm name="add_ln111_29"/></StgValue>
</operation>

<operation id="2712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2710 %sext_ln111_174 = sext i12 %add_ln111_29

]]></Node>
<StgValue><ssdm name="sext_ln111_174"/></StgValue>
</operation>

<operation id="2713" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2711 %add_ln111_259 = add i8 %zext_ln41_56, i8 %sext_ln41_123

]]></Node>
<StgValue><ssdm name="add_ln111_259"/></StgValue>
</operation>

<operation id="2714" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2712 %add_ln111_260 = add i8 %add_ln111_259, i8 %zext_ln111_7

]]></Node>
<StgValue><ssdm name="add_ln111_260"/></StgValue>
</operation>

<operation id="2715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2713 %sext_ln111_175 = sext i8 %add_ln111_260

]]></Node>
<StgValue><ssdm name="sext_ln111_175"/></StgValue>
</operation>

<operation id="2716" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2714 %add_ln111_261 = add i7 %zext_ln111_5, i7 %tmp_140

]]></Node>
<StgValue><ssdm name="add_ln111_261"/></StgValue>
</operation>

<operation id="2717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2715 %zext_ln111_65 = zext i7 %add_ln111_261

]]></Node>
<StgValue><ssdm name="zext_ln111_65"/></StgValue>
</operation>

<operation id="2718" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2716 %add_ln111_262 = add i7 %sext_ln41_100, i7 %zext_ln57_92

]]></Node>
<StgValue><ssdm name="add_ln111_262"/></StgValue>
</operation>

<operation id="2719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2717 %sext_ln111_176 = sext i7 %add_ln111_262

]]></Node>
<StgValue><ssdm name="sext_ln111_176"/></StgValue>
</operation>

<operation id="2720" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2718 %add_ln111_263 = add i9 %sext_ln111_176, i9 %zext_ln111_65

]]></Node>
<StgValue><ssdm name="add_ln111_263"/></StgValue>
</operation>

<operation id="2721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2719 %sext_ln111_177 = sext i9 %add_ln111_263

]]></Node>
<StgValue><ssdm name="sext_ln111_177"/></StgValue>
</operation>

<operation id="2722" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2720 %add_ln111_264 = add i10 %sext_ln111_177, i10 %sext_ln111_175

]]></Node>
<StgValue><ssdm name="add_ln111_264"/></StgValue>
</operation>

<operation id="2723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2721 %sext_ln111_178 = sext i10 %add_ln111_264

]]></Node>
<StgValue><ssdm name="sext_ln111_178"/></StgValue>
</operation>

<operation id="2724" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2722 %add_ln111_265 = add i6 %zext_ln41_28, i6 %trunc_ln41_123

]]></Node>
<StgValue><ssdm name="add_ln111_265"/></StgValue>
</operation>

<operation id="2725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2723 %zext_ln111_43 = zext i6 %add_ln111_265

]]></Node>
<StgValue><ssdm name="zext_ln111_43"/></StgValue>
</operation>

<operation id="2726" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2724 %add_ln111_266 = add i7 %zext_ln111_43, i7 %zext_ln57_65

]]></Node>
<StgValue><ssdm name="add_ln111_266"/></StgValue>
</operation>

<operation id="2727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2725 %zext_ln111_44 = zext i7 %add_ln111_266

]]></Node>
<StgValue><ssdm name="zext_ln111_44"/></StgValue>
</operation>

<operation id="2728" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2726 %add_ln111_267 = add i7 %trunc_ln57_7, i7 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="add_ln111_267"/></StgValue>
</operation>

<operation id="2729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2727 %zext_ln111_45 = zext i7 %add_ln111_267

]]></Node>
<StgValue><ssdm name="zext_ln111_45"/></StgValue>
</operation>

<operation id="2730" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2728 %add_ln111_268 = add i7 %tmp_185, i7 %zext_ln41_45

]]></Node>
<StgValue><ssdm name="add_ln111_268"/></StgValue>
</operation>

<operation id="2731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2729 %zext_ln111_46 = zext i7 %add_ln111_268

]]></Node>
<StgValue><ssdm name="zext_ln111_46"/></StgValue>
</operation>

<operation id="2732" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2730 %add_ln111_269 = add i8 %zext_ln111_46, i8 %zext_ln111_45

]]></Node>
<StgValue><ssdm name="add_ln111_269"/></StgValue>
</operation>

<operation id="2733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2731 %zext_ln111_47 = zext i8 %add_ln111_269

]]></Node>
<StgValue><ssdm name="zext_ln111_47"/></StgValue>
</operation>

<operation id="2734" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2732 %add_ln111_270 = add i9 %zext_ln111_47, i9 %zext_ln111_44

]]></Node>
<StgValue><ssdm name="add_ln111_270"/></StgValue>
</operation>

<operation id="2735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2733 %zext_ln111_67 = zext i9 %add_ln111_270

]]></Node>
<StgValue><ssdm name="zext_ln111_67"/></StgValue>
</operation>

<operation id="2736" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2734 %add_ln111_271 = add i11 %zext_ln111_67, i11 %sext_ln111_178

]]></Node>
<StgValue><ssdm name="add_ln111_271"/></StgValue>
</operation>

<operation id="2737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2735 %sext_ln111_179 = sext i11 %add_ln111_271

]]></Node>
<StgValue><ssdm name="sext_ln111_179"/></StgValue>
</operation>

<operation id="2738" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2736 %add_ln111_272 = add i7 %zext_ln41_7, i7 %trunc_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln111_272"/></StgValue>
</operation>

<operation id="2739" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2737 %add_ln111_273 = add i7 %add_ln111_272, i7 %zext_ln41_42

]]></Node>
<StgValue><ssdm name="add_ln111_273"/></StgValue>
</operation>

<operation id="2740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2738 %zext_ln111_49 = zext i7 %add_ln111_273

]]></Node>
<StgValue><ssdm name="zext_ln111_49"/></StgValue>
</operation>

<operation id="2741" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2739 %add_ln111_274 = add i6 %zext_ln57_18, i6 %tmp_126

]]></Node>
<StgValue><ssdm name="add_ln111_274"/></StgValue>
</operation>

<operation id="2742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2740 %zext_ln111_50 = zext i6 %add_ln111_274

]]></Node>
<StgValue><ssdm name="zext_ln111_50"/></StgValue>
</operation>

<operation id="2743" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2741 %add_ln111_275 = add i5 %zext_ln41, i5 %zext_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln111_275"/></StgValue>
</operation>

<operation id="2744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2742 %zext_ln111_51 = zext i5 %add_ln111_275

]]></Node>
<StgValue><ssdm name="zext_ln111_51"/></StgValue>
</operation>

<operation id="2745" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2743 %add_ln111_276 = add i7 %zext_ln111_51, i7 %zext_ln111_50

]]></Node>
<StgValue><ssdm name="add_ln111_276"/></StgValue>
</operation>

<operation id="2746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2744 %zext_ln111_52 = zext i7 %add_ln111_276

]]></Node>
<StgValue><ssdm name="zext_ln111_52"/></StgValue>
</operation>

<operation id="2747" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2745 %add_ln111_277 = add i8 %zext_ln111_52, i8 %zext_ln111_49

]]></Node>
<StgValue><ssdm name="add_ln111_277"/></StgValue>
</operation>

<operation id="2748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2746 %zext_ln111_53 = zext i8 %add_ln111_277

]]></Node>
<StgValue><ssdm name="zext_ln111_53"/></StgValue>
</operation>

<operation id="2749" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2747 %add_ln111_278 = add i6 %zext_ln41_30, i6 %zext_ln57_69

]]></Node>
<StgValue><ssdm name="add_ln111_278"/></StgValue>
</operation>

<operation id="2750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2748 %zext_ln111_54 = zext i6 %add_ln111_278

]]></Node>
<StgValue><ssdm name="zext_ln111_54"/></StgValue>
</operation>

<operation id="2751" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2749 %add_ln111_279 = add i6 %zext_ln41_4, i6 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="add_ln111_279"/></StgValue>
</operation>

<operation id="2752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2750 %zext_ln111_55 = zext i6 %add_ln111_279

]]></Node>
<StgValue><ssdm name="zext_ln111_55"/></StgValue>
</operation>

<operation id="2753" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2751 %add_ln111_280 = add i7 %zext_ln111_55, i7 %zext_ln111_54

]]></Node>
<StgValue><ssdm name="add_ln111_280"/></StgValue>
</operation>

<operation id="2754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2752 %zext_ln111_56 = zext i7 %add_ln111_280

]]></Node>
<StgValue><ssdm name="zext_ln111_56"/></StgValue>
</operation>

<operation id="2755" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2753 %add_ln111_281 = add i6 %zext_ln57_41, i6 %zext_ln57_7

]]></Node>
<StgValue><ssdm name="add_ln111_281"/></StgValue>
</operation>

<operation id="2756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2754 %zext_ln111_58 = zext i6 %add_ln111_281

]]></Node>
<StgValue><ssdm name="zext_ln111_58"/></StgValue>
</operation>

<operation id="2757" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2755 %add_ln111_282 = add i8 %zext_ln111_58, i8 %zext_ln111_8

]]></Node>
<StgValue><ssdm name="add_ln111_282"/></StgValue>
</operation>

<operation id="2758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2756 %zext_ln111_59 = zext i8 %add_ln111_282

]]></Node>
<StgValue><ssdm name="zext_ln111_59"/></StgValue>
</operation>

<operation id="2759" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2757 %add_ln111_283 = add i9 %zext_ln111_59, i9 %zext_ln111_56

]]></Node>
<StgValue><ssdm name="add_ln111_283"/></StgValue>
</operation>

<operation id="2760" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2758 %add_ln111_284 = add i9 %add_ln111_283, i9 %zext_ln111_53

]]></Node>
<StgValue><ssdm name="add_ln111_284"/></StgValue>
</operation>

<operation id="2761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2759 %zext_ln111_69 = zext i9 %add_ln111_284

]]></Node>
<StgValue><ssdm name="zext_ln111_69"/></StgValue>
</operation>

<operation id="2762" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2760 %add_ln111_30 = add i12 %zext_ln111_69, i12 %sext_ln111_179

]]></Node>
<StgValue><ssdm name="add_ln111_30"/></StgValue>
</operation>

<operation id="2763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2761 %sext_ln111_180 = sext i12 %add_ln111_30

]]></Node>
<StgValue><ssdm name="sext_ln111_180"/></StgValue>
</operation>

<operation id="2764" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2762 %add_ln111_285 = add i9 %zext_ln57_9, i9 %sext_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln111_285"/></StgValue>
</operation>

<operation id="2765" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2763 %add_ln111_286 = add i9 %add_ln111_285, i9 %sext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln111_286"/></StgValue>
</operation>

<operation id="2766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2764 %sext_ln111_181 = sext i9 %add_ln111_286

]]></Node>
<StgValue><ssdm name="sext_ln111_181"/></StgValue>
</operation>

<operation id="2767" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2765 %add_ln111_287 = add i10 %sext_ln41_26, i10 %sext_ln41_34

]]></Node>
<StgValue><ssdm name="add_ln111_287"/></StgValue>
</operation>

<operation id="2768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2766 %sext_ln111_182 = sext i10 %add_ln111_287

]]></Node>
<StgValue><ssdm name="sext_ln111_182"/></StgValue>
</operation>

<operation id="2769" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2767 %add_ln111_288 = add i9 %sext_ln41_40, i9 %sext_ln41_45

]]></Node>
<StgValue><ssdm name="add_ln111_288"/></StgValue>
</operation>

<operation id="2770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2768 %sext_ln111_183 = sext i9 %add_ln111_288

]]></Node>
<StgValue><ssdm name="sext_ln111_183"/></StgValue>
</operation>

<operation id="2771" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2769 %add_ln111_289 = add i11 %sext_ln111_183, i11 %sext_ln111_182

]]></Node>
<StgValue><ssdm name="add_ln111_289"/></StgValue>
</operation>

<operation id="2772" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2770 %add_ln111_290 = add i11 %add_ln111_289, i11 %sext_ln111_181

]]></Node>
<StgValue><ssdm name="add_ln111_290"/></StgValue>
</operation>

<operation id="2773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2771 %sext_ln111_184 = sext i11 %add_ln111_290

]]></Node>
<StgValue><ssdm name="sext_ln111_184"/></StgValue>
</operation>

<operation id="2774" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2772 %add_ln111_291 = add i9 %sext_ln41_50, i9 %zext_ln57_62

]]></Node>
<StgValue><ssdm name="add_ln111_291"/></StgValue>
</operation>

<operation id="2775" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2773 %add_ln111_292 = add i9 %add_ln111_291, i9 %zext_ln41_44

]]></Node>
<StgValue><ssdm name="add_ln111_292"/></StgValue>
</operation>

<operation id="2776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2774 %sext_ln111_185 = sext i9 %add_ln111_292

]]></Node>
<StgValue><ssdm name="sext_ln111_185"/></StgValue>
</operation>

<operation id="2777" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2775 %add_ln111_293 = add i8 %zext_ln57_53, i8 %sext_ln41_72

]]></Node>
<StgValue><ssdm name="add_ln111_293"/></StgValue>
</operation>

<operation id="2778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2776 %sext_ln111_186 = sext i8 %add_ln111_293

]]></Node>
<StgValue><ssdm name="sext_ln111_186"/></StgValue>
</operation>

<operation id="2779" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2777 %add_ln111_294 = add i10 %zext_ln57_64, i10 %sext_ln41_80

]]></Node>
<StgValue><ssdm name="add_ln111_294"/></StgValue>
</operation>

<operation id="2780" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2778 %add_ln111_295 = add i10 %add_ln111_294, i10 %sext_ln111_186

]]></Node>
<StgValue><ssdm name="add_ln111_295"/></StgValue>
</operation>

<operation id="2781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2779 %sext_ln111_187 = sext i10 %add_ln111_295

]]></Node>
<StgValue><ssdm name="sext_ln111_187"/></StgValue>
</operation>

<operation id="2782" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2780 %add_ln111_296 = add i11 %sext_ln111_187, i11 %sext_ln111_185

]]></Node>
<StgValue><ssdm name="add_ln111_296"/></StgValue>
</operation>

<operation id="2783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2781 %sext_ln111_188 = sext i11 %add_ln111_296

]]></Node>
<StgValue><ssdm name="sext_ln111_188"/></StgValue>
</operation>

<operation id="2784" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2782 %add_ln111_297 = add i12 %sext_ln111_188, i12 %sext_ln111_184

]]></Node>
<StgValue><ssdm name="add_ln111_297"/></StgValue>
</operation>

<operation id="2785" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2783 %add_ln111_298 = add i8 %zext_ln57_67, i8 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln111_298"/></StgValue>
</operation>

<operation id="2786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2784 %sext_ln111_189 = sext i8 %add_ln111_298

]]></Node>
<StgValue><ssdm name="sext_ln111_189"/></StgValue>
</operation>

<operation id="2787" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2785 %add_ln111_299 = add i9 %sext_ln111_189, i9 %zext_ln57_66

]]></Node>
<StgValue><ssdm name="add_ln111_299"/></StgValue>
</operation>

<operation id="2788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2786 %sext_ln111_190 = sext i9 %add_ln111_299

]]></Node>
<StgValue><ssdm name="sext_ln111_190"/></StgValue>
</operation>

<operation id="2789" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2787 %add_ln111_300 = add i6 %sext_ln41_118, i6 %zext_ln41_47

]]></Node>
<StgValue><ssdm name="add_ln111_300"/></StgValue>
</operation>

<operation id="2790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2788 %sext_ln111_191 = sext i6 %add_ln111_300

]]></Node>
<StgValue><ssdm name="sext_ln111_191"/></StgValue>
</operation>

<operation id="2791" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2789 %add_ln111_301 = add i7 %zext_ln111_5, i7 %sext_ln41_128

]]></Node>
<StgValue><ssdm name="add_ln111_301"/></StgValue>
</operation>

<operation id="2792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2790 %sext_ln111_192 = sext i7 %add_ln111_301

]]></Node>
<StgValue><ssdm name="sext_ln111_192"/></StgValue>
</operation>

<operation id="2793" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2791 %add_ln111_302 = add i8 %sext_ln111_192, i8 %sext_ln111_191

]]></Node>
<StgValue><ssdm name="add_ln111_302"/></StgValue>
</operation>

<operation id="2794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2792 %sext_ln111_193 = sext i8 %add_ln111_302

]]></Node>
<StgValue><ssdm name="sext_ln111_193"/></StgValue>
</operation>

<operation id="2795" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2793 %add_ln111_303 = add i10 %sext_ln111_193, i10 %sext_ln111_190

]]></Node>
<StgValue><ssdm name="add_ln111_303"/></StgValue>
</operation>

<operation id="2796" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2794 %add_ln111_304 = add i8 %zext_ln111_7, i8 %sext_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln111_304"/></StgValue>
</operation>

<operation id="2797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2795 %sext_ln111_194 = sext i8 %add_ln111_304

]]></Node>
<StgValue><ssdm name="sext_ln111_194"/></StgValue>
</operation>

<operation id="2798" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2796 %add_ln111_305 = add i9 %sext_ln57_6, i9 400

]]></Node>
<StgValue><ssdm name="add_ln111_305"/></StgValue>
</operation>

<operation id="2799" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2797 %add_ln111_306 = add i9 %add_ln111_305, i9 %sext_ln111_194

]]></Node>
<StgValue><ssdm name="add_ln111_306"/></StgValue>
</operation>

<operation id="2800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2798 %zext_ln111_61 = zext i6 %add_ln111_67

]]></Node>
<StgValue><ssdm name="zext_ln111_61"/></StgValue>
</operation>

<operation id="2801" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2799 %add_ln111_307 = add i7 %zext_ln57_68, i7 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="add_ln111_307"/></StgValue>
</operation>

<operation id="2802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2800 %zext_ln111_62 = zext i7 %add_ln111_307

]]></Node>
<StgValue><ssdm name="zext_ln111_62"/></StgValue>
</operation>

<operation id="2803" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2801 %add_ln111_308 = add i8 %zext_ln111_62, i8 %zext_ln111_61

]]></Node>
<StgValue><ssdm name="add_ln111_308"/></StgValue>
</operation>

<operation id="2804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2802 %zext_ln111_70 = zext i8 %add_ln111_308

]]></Node>
<StgValue><ssdm name="zext_ln111_70"/></StgValue>
</operation>

<operation id="2805" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2803 %add_ln111_309 = add i9 %zext_ln111_70, i9 %add_ln111_306

]]></Node>
<StgValue><ssdm name="add_ln111_309"/></StgValue>
</operation>

<operation id="2806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2804 %sext_ln111_195 = sext i9 %add_ln111_309

]]></Node>
<StgValue><ssdm name="sext_ln111_195"/></StgValue>
</operation>

<operation id="2807" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2805 %add_ln111_310 = add i10 %sext_ln111_195, i10 %add_ln111_303

]]></Node>
<StgValue><ssdm name="add_ln111_310"/></StgValue>
</operation>

<operation id="2808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2806 %sext_ln111_196 = sext i10 %add_ln111_310

]]></Node>
<StgValue><ssdm name="sext_ln111_196"/></StgValue>
</operation>

<operation id="2809" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2807 %add_ln111_31 = add i12 %sext_ln111_196, i12 %add_ln111_297

]]></Node>
<StgValue><ssdm name="add_ln111_31"/></StgValue>
</operation>

<operation id="2810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2808 %sext_ln111_197 = sext i12 %add_ln111_31

]]></Node>
<StgValue><ssdm name="sext_ln111_197"/></StgValue>
</operation>

<operation id="2811" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2809 %add_ln111_311 = add i7 %sext_ln41_12, i7 %zext_ln41_49

]]></Node>
<StgValue><ssdm name="add_ln111_311"/></StgValue>
</operation>

<operation id="2812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2810 %sext_ln111_198 = sext i7 %add_ln111_311

]]></Node>
<StgValue><ssdm name="sext_ln111_198"/></StgValue>
</operation>

<operation id="2813" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2811 %add_ln111_312 = add i8 %sext_ln111_198, i8 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln111_312"/></StgValue>
</operation>

<operation id="2814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2812 %sext_ln111_199 = sext i8 %add_ln111_312

]]></Node>
<StgValue><ssdm name="sext_ln111_199"/></StgValue>
</operation>

<operation id="2815" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2813 %add_ln111_313 = add i7 %zext_ln41_18, i7 %zext_ln57_73

]]></Node>
<StgValue><ssdm name="add_ln111_313"/></StgValue>
</operation>

<operation id="2816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2814 %zext_ln111_71 = zext i7 %add_ln111_313

]]></Node>
<StgValue><ssdm name="zext_ln111_71"/></StgValue>
</operation>

<operation id="2817" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2815 %add_ln111_314 = add i8 %zext_ln111_71, i8 %sext_ln41_20

]]></Node>
<StgValue><ssdm name="add_ln111_314"/></StgValue>
</operation>

<operation id="2818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2816 %sext_ln111_200 = sext i8 %add_ln111_314

]]></Node>
<StgValue><ssdm name="sext_ln111_200"/></StgValue>
</operation>

<operation id="2819" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2817 %add_ln111_315 = add i9 %sext_ln111_200, i9 %sext_ln111_199

]]></Node>
<StgValue><ssdm name="add_ln111_315"/></StgValue>
</operation>

<operation id="2820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2818 %sext_ln111_201 = sext i9 %add_ln111_315

]]></Node>
<StgValue><ssdm name="sext_ln111_201"/></StgValue>
</operation>

<operation id="2821" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2819 %add_ln111_316 = add i7 %zext_ln57_26, i7 %trunc_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln111_316"/></StgValue>
</operation>

<operation id="2822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2820 %zext_ln111_72 = zext i7 %add_ln111_316

]]></Node>
<StgValue><ssdm name="zext_ln111_72"/></StgValue>
</operation>

<operation id="2823" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2821 %add_ln111_317 = add i9 %zext_ln111_72, i9 %sext_ln41_52

]]></Node>
<StgValue><ssdm name="add_ln111_317"/></StgValue>
</operation>

<operation id="2824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2822 %sext_ln111_202 = sext i9 %add_ln111_317

]]></Node>
<StgValue><ssdm name="sext_ln111_202"/></StgValue>
</operation>

<operation id="2825" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2823 %add_ln111_318 = add i9 %zext_ln41_50, i9 %sext_ln41_76

]]></Node>
<StgValue><ssdm name="add_ln111_318"/></StgValue>
</operation>

<operation id="2826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2824 %sext_ln111_203 = sext i9 %add_ln111_318

]]></Node>
<StgValue><ssdm name="sext_ln111_203"/></StgValue>
</operation>

<operation id="2827" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2825 %add_ln111_319 = add i8 %sext_ln41_86, i8 %sext_ln41_91

]]></Node>
<StgValue><ssdm name="add_ln111_319"/></StgValue>
</operation>

<operation id="2828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2826 %sext_ln111_204 = sext i8 %add_ln111_319

]]></Node>
<StgValue><ssdm name="sext_ln111_204"/></StgValue>
</operation>

<operation id="2829" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2827 %add_ln111_320 = add i10 %sext_ln111_204, i10 %sext_ln111_203

]]></Node>
<StgValue><ssdm name="add_ln111_320"/></StgValue>
</operation>

<operation id="2830" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2828 %add_ln111_321 = add i10 %add_ln111_320, i10 %sext_ln111_202

]]></Node>
<StgValue><ssdm name="add_ln111_321"/></StgValue>
</operation>

<operation id="2831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2829 %sext_ln111_205 = sext i10 %add_ln111_321

]]></Node>
<StgValue><ssdm name="sext_ln111_205"/></StgValue>
</operation>

<operation id="2832" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2830 %add_ln111_322 = add i11 %sext_ln111_205, i11 %sext_ln111_201

]]></Node>
<StgValue><ssdm name="add_ln111_322"/></StgValue>
</operation>

<operation id="2833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2831 %sext_ln111_206 = sext i11 %add_ln111_322

]]></Node>
<StgValue><ssdm name="sext_ln111_206"/></StgValue>
</operation>

<operation id="2834" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2832 %add_ln111_323 = add i7 %sext_ln41_97, i7 %sext_ln41_107

]]></Node>
<StgValue><ssdm name="add_ln111_323"/></StgValue>
</operation>

<operation id="2835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2833 %sext_ln111_207 = sext i7 %add_ln111_323

]]></Node>
<StgValue><ssdm name="sext_ln111_207"/></StgValue>
</operation>

<operation id="2836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2834 %sext_ln111_208 = sext i7 %add_ln111_323

]]></Node>
<StgValue><ssdm name="sext_ln111_208"/></StgValue>
</operation>

<operation id="2837" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2835 %add_ln111_324 = add i8 %sext_ln111_208, i8 %zext_ln57_47

]]></Node>
<StgValue><ssdm name="add_ln111_324"/></StgValue>
</operation>

<operation id="2838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2836 %sext_ln111_209 = sext i8 %add_ln111_324

]]></Node>
<StgValue><ssdm name="sext_ln111_209"/></StgValue>
</operation>

<operation id="2839" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2837 %add_ln111_325 = add i7 %zext_ln57_74, i7 %sext_ln41_117

]]></Node>
<StgValue><ssdm name="add_ln111_325"/></StgValue>
</operation>

<operation id="2840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2838 %sext_ln111_210 = sext i7 %add_ln111_325

]]></Node>
<StgValue><ssdm name="sext_ln111_210"/></StgValue>
</operation>

<operation id="2841" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2839 %add_ln111_326 = add i6 %sext_ln40_7, i6 %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111_326"/></StgValue>
</operation>

<operation id="2842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2840 %sext_ln111_211 = sext i6 %add_ln111_326

]]></Node>
<StgValue><ssdm name="sext_ln111_211"/></StgValue>
</operation>

<operation id="2843" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2841 %add_ln111_327 = add i8 %sext_ln111_211, i8 %sext_ln111_210

]]></Node>
<StgValue><ssdm name="add_ln111_327"/></StgValue>
</operation>

<operation id="2844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2842 %sext_ln111_212 = sext i8 %add_ln111_327

]]></Node>
<StgValue><ssdm name="sext_ln111_212"/></StgValue>
</operation>

<operation id="2845" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2843 %add_ln111_328 = add i9 %sext_ln111_212, i9 %sext_ln111_209

]]></Node>
<StgValue><ssdm name="add_ln111_328"/></StgValue>
</operation>

<operation id="2846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2844 %sext_ln111_213 = sext i9 %add_ln111_328

]]></Node>
<StgValue><ssdm name="sext_ln111_213"/></StgValue>
</operation>

<operation id="2847" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2845 %add_ln111_329 = add i8 %sext_ln41_139, i8 %sext_ln41_147

]]></Node>
<StgValue><ssdm name="add_ln111_329"/></StgValue>
</operation>

<operation id="2848" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2846 %add_ln111_330 = add i8 %add_ln111_329, i8 %sext_ln111_3

]]></Node>
<StgValue><ssdm name="add_ln111_330"/></StgValue>
</operation>

<operation id="2849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2847 %sext_ln111_214 = sext i8 %add_ln111_330

]]></Node>
<StgValue><ssdm name="sext_ln111_214"/></StgValue>
</operation>

<operation id="2850" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2848 %add_ln111_331 = add i6 %zext_ln41_10, i6 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln111_331"/></StgValue>
</operation>

<operation id="2851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2849 %zext_ln111_66 = zext i6 %add_ln111_331

]]></Node>
<StgValue><ssdm name="zext_ln111_66"/></StgValue>
</operation>

<operation id="2852" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2850 %add_ln111_332 = add i8 %zext_ln57_76, i8 112

]]></Node>
<StgValue><ssdm name="add_ln111_332"/></StgValue>
</operation>

<operation id="2853" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2851 %add_ln111_333 = add i8 %add_ln111_332, i8 %zext_ln111_66

]]></Node>
<StgValue><ssdm name="add_ln111_333"/></StgValue>
</operation>

<operation id="2854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2852 %zext_ln111_73 = zext i8 %add_ln111_333

]]></Node>
<StgValue><ssdm name="zext_ln111_73"/></StgValue>
</operation>

<operation id="2855" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2853 %add_ln111_334 = add i10 %zext_ln111_73, i10 %sext_ln111_214

]]></Node>
<StgValue><ssdm name="add_ln111_334"/></StgValue>
</operation>

<operation id="2856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2854 %sext_ln111_215 = sext i10 %add_ln111_334

]]></Node>
<StgValue><ssdm name="sext_ln111_215"/></StgValue>
</operation>

<operation id="2857" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2855 %add_ln111_335 = add i11 %sext_ln111_215, i11 %sext_ln111_213

]]></Node>
<StgValue><ssdm name="add_ln111_335"/></StgValue>
</operation>

<operation id="2858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2856 %sext_ln111_216 = sext i11 %add_ln111_335

]]></Node>
<StgValue><ssdm name="sext_ln111_216"/></StgValue>
</operation>

<operation id="2859" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2857 %add_ln111_32 = add i12 %sext_ln111_216, i12 %sext_ln111_206

]]></Node>
<StgValue><ssdm name="add_ln111_32"/></StgValue>
</operation>

<operation id="2860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2858 %sext_ln111_217 = sext i12 %add_ln111_32

]]></Node>
<StgValue><ssdm name="sext_ln111_217"/></StgValue>
</operation>

<operation id="2861" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2859 %add_ln111_336 = add i5 %zext_ln57_117, i5 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="add_ln111_336"/></StgValue>
</operation>

<operation id="2862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2860 %zext_ln111_68 = zext i5 %add_ln111_336

]]></Node>
<StgValue><ssdm name="zext_ln111_68"/></StgValue>
</operation>

<operation id="2863" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2861 %add_ln111_337 = add i7 %zext_ln111_68, i7 %zext_ln57_118

]]></Node>
<StgValue><ssdm name="add_ln111_337"/></StgValue>
</operation>

<operation id="2864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2862 %zext_ln111_74 = zext i7 %add_ln111_337

]]></Node>
<StgValue><ssdm name="zext_ln111_74"/></StgValue>
</operation>

<operation id="2865" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2863 %add_ln111_338 = add i7 %sext_ln41_6, i7 %sext_ln41_30

]]></Node>
<StgValue><ssdm name="add_ln111_338"/></StgValue>
</operation>

<operation id="2866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2864 %sext_ln111_218 = sext i7 %add_ln111_338

]]></Node>
<StgValue><ssdm name="sext_ln111_218"/></StgValue>
</operation>

<operation id="2867" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2865 %add_ln111_339 = add i7 %zext_ln41_42, i7 %sext_ln41_31

]]></Node>
<StgValue><ssdm name="add_ln111_339"/></StgValue>
</operation>

<operation id="2868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2866 %sext_ln111_219 = sext i7 %add_ln111_339

]]></Node>
<StgValue><ssdm name="sext_ln111_219"/></StgValue>
</operation>

<operation id="2869" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2867 %add_ln111_340 = add i8 %sext_ln111_219, i8 %sext_ln111_218

]]></Node>
<StgValue><ssdm name="add_ln111_340"/></StgValue>
</operation>

<operation id="2870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2868 %sext_ln111_220 = sext i8 %add_ln111_340

]]></Node>
<StgValue><ssdm name="sext_ln111_220"/></StgValue>
</operation>

<operation id="2871" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2869 %add_ln111_341 = add i9 %sext_ln111_220, i9 %zext_ln111_74

]]></Node>
<StgValue><ssdm name="add_ln111_341"/></StgValue>
</operation>

<operation id="2872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2870 %sext_ln111_221 = sext i9 %add_ln111_341

]]></Node>
<StgValue><ssdm name="sext_ln111_221"/></StgValue>
</operation>

<operation id="2873" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2871 %add_ln111_342 = add i9 %sext_ln41_40, i9 %zext_ln57_15

]]></Node>
<StgValue><ssdm name="add_ln111_342"/></StgValue>
</operation>

<operation id="2874" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2872 %add_ln111_343 = add i9 %add_ln111_342, i9 %zext_ln57_72

]]></Node>
<StgValue><ssdm name="add_ln111_343"/></StgValue>
</operation>

<operation id="2875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2873 %sext_ln111_222 = sext i9 %add_ln111_343

]]></Node>
<StgValue><ssdm name="sext_ln111_222"/></StgValue>
</operation>

<operation id="2876" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2874 %add_ln111_344 = add i8 %sext_ln41_47, i8 %zext_ln57_25

]]></Node>
<StgValue><ssdm name="add_ln111_344"/></StgValue>
</operation>

<operation id="2877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2875 %sext_ln111_223 = sext i8 %add_ln111_344

]]></Node>
<StgValue><ssdm name="sext_ln111_223"/></StgValue>
</operation>

<operation id="2878" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2876 %add_ln111_345 = add i7 %tmp_185, i7 %zext_ln57_119

]]></Node>
<StgValue><ssdm name="add_ln111_345"/></StgValue>
</operation>

<operation id="2879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2877 %zext_ln111_75 = zext i7 %add_ln111_345

]]></Node>
<StgValue><ssdm name="zext_ln111_75"/></StgValue>
</operation>

<operation id="2880" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2878 %add_ln111_346 = add i9 %zext_ln111_75, i9 %sext_ln111_223

]]></Node>
<StgValue><ssdm name="add_ln111_346"/></StgValue>
</operation>

<operation id="2881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2879 %sext_ln111_224 = sext i9 %add_ln111_346

]]></Node>
<StgValue><ssdm name="sext_ln111_224"/></StgValue>
</operation>

<operation id="2882" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2880 %add_ln111_347 = add i10 %sext_ln111_224, i10 %sext_ln111_222

]]></Node>
<StgValue><ssdm name="add_ln111_347"/></StgValue>
</operation>

<operation id="2883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2881 %sext_ln111_225 = sext i10 %add_ln111_347

]]></Node>
<StgValue><ssdm name="sext_ln111_225"/></StgValue>
</operation>

<operation id="2884" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2882 %add_ln111_348 = add i11 %sext_ln111_225, i11 %sext_ln111_221

]]></Node>
<StgValue><ssdm name="add_ln111_348"/></StgValue>
</operation>

<operation id="2885" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2883 %add_ln111_349 = add i8 %zext_ln57_120, i8 %sext_ln41_81

]]></Node>
<StgValue><ssdm name="add_ln111_349"/></StgValue>
</operation>

<operation id="2886" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2884 %add_ln111_350 = add i8 %add_ln111_349, i8 %zext_ln57_30

]]></Node>
<StgValue><ssdm name="add_ln111_350"/></StgValue>
</operation>

<operation id="2887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2885 %sext_ln111_226 = sext i8 %add_ln111_350

]]></Node>
<StgValue><ssdm name="sext_ln111_226"/></StgValue>
</operation>

<operation id="2888" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2886 %add_ln111_351 = add i8 %zext_ln41_58, i8 %sext_ln41_86

]]></Node>
<StgValue><ssdm name="add_ln111_351"/></StgValue>
</operation>

<operation id="2889" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2887 %add_ln111_352 = add i6 %sext_ln40_5, i6 %sext_ln41_106

]]></Node>
<StgValue><ssdm name="add_ln111_352"/></StgValue>
</operation>

<operation id="2890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2888 %sext_ln111_227 = sext i6 %add_ln111_352

]]></Node>
<StgValue><ssdm name="sext_ln111_227"/></StgValue>
</operation>

<operation id="2891" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2889 %add_ln111_353 = add i8 %sext_ln111_227, i8 %add_ln111_351

]]></Node>
<StgValue><ssdm name="add_ln111_353"/></StgValue>
</operation>

<operation id="2892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2890 %sext_ln111_228 = sext i8 %add_ln111_353

]]></Node>
<StgValue><ssdm name="sext_ln111_228"/></StgValue>
</operation>

<operation id="2893" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2891 %add_ln111_354 = add i9 %sext_ln111_228, i9 %sext_ln111_226

]]></Node>
<StgValue><ssdm name="add_ln111_354"/></StgValue>
</operation>

<operation id="2894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2892 %sext_ln111_229 = sext i9 %add_ln111_354

]]></Node>
<StgValue><ssdm name="sext_ln111_229"/></StgValue>
</operation>

<operation id="2895" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2893 %add_ln111_355 = add i8 %sext_ln41_126, i8 %zext_ln41_62

]]></Node>
<StgValue><ssdm name="add_ln111_355"/></StgValue>
</operation>

<operation id="2896" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2894 %add_ln111_356 = add i8 %add_ln111_355, i8 %sext_ln41_112

]]></Node>
<StgValue><ssdm name="add_ln111_356"/></StgValue>
</operation>

<operation id="2897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2895 %sext_ln111_230 = sext i8 %add_ln111_356

]]></Node>
<StgValue><ssdm name="sext_ln111_230"/></StgValue>
</operation>

<operation id="2898" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2896 %add_ln111_357 = add i6 %zext_ln57_97, i6 %sext_ln57_9

]]></Node>
<StgValue><ssdm name="add_ln111_357"/></StgValue>
</operation>

<operation id="2899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2897 %sext_ln111_231 = sext i6 %add_ln111_357

]]></Node>
<StgValue><ssdm name="sext_ln111_231"/></StgValue>
</operation>

<operation id="2900" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2898 %add_ln111_358 = add i6 %zext_ln57_35, i6 %zext_ln57_75

]]></Node>
<StgValue><ssdm name="add_ln111_358"/></StgValue>
</operation>

<operation id="2901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2899 %zext_ln111_80 = zext i6 %add_ln111_358

]]></Node>
<StgValue><ssdm name="zext_ln111_80"/></StgValue>
</operation>

<operation id="2902" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2900 %add_ln111_359 = add i8 %zext_ln111_80, i8 %sext_ln111_231

]]></Node>
<StgValue><ssdm name="add_ln111_359"/></StgValue>
</operation>

<operation id="2903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2901 %sext_ln111_232 = sext i8 %add_ln111_359

]]></Node>
<StgValue><ssdm name="sext_ln111_232"/></StgValue>
</operation>

<operation id="2904" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2902 %add_ln111_360 = add i9 %sext_ln111_232, i9 %sext_ln111_230

]]></Node>
<StgValue><ssdm name="add_ln111_360"/></StgValue>
</operation>

<operation id="2905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2903 %sext_ln111_233 = sext i9 %add_ln111_360

]]></Node>
<StgValue><ssdm name="sext_ln111_233"/></StgValue>
</operation>

<operation id="2906" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2904 %add_ln111_361 = add i10 %sext_ln111_233, i10 %sext_ln111_229

]]></Node>
<StgValue><ssdm name="add_ln111_361"/></StgValue>
</operation>

<operation id="2907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2905 %sext_ln111_234 = sext i10 %add_ln111_361

]]></Node>
<StgValue><ssdm name="sext_ln111_234"/></StgValue>
</operation>

<operation id="2908" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2906 %add_ln111_33 = add i11 %sext_ln111_234, i11 %add_ln111_348

]]></Node>
<StgValue><ssdm name="add_ln111_33"/></StgValue>
</operation>

<operation id="2909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="14" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2907 %sext_ln111_235 = sext i11 %add_ln111_33

]]></Node>
<StgValue><ssdm name="sext_ln111_235"/></StgValue>
</operation>

<operation id="2910" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2908 %add_ln111_362 = add i8 %sext_ln111_3, i8 %zext_ln41_46

]]></Node>
<StgValue><ssdm name="add_ln111_362"/></StgValue>
</operation>

<operation id="2911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2909 %sext_ln111_236 = sext i8 %add_ln111_362

]]></Node>
<StgValue><ssdm name="sext_ln111_236"/></StgValue>
</operation>

<operation id="2912" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2910 %add_ln111_363 = add i9 %sext_ln111_236, i9 %sext_ln41_132

]]></Node>
<StgValue><ssdm name="add_ln111_363"/></StgValue>
</operation>

<operation id="2913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2911 %sext_ln111_237 = sext i9 %add_ln111_363

]]></Node>
<StgValue><ssdm name="sext_ln111_237"/></StgValue>
</operation>

<operation id="2914" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2912 %add_ln111_364 = add i8 %sext_ln41_120, i8 %zext_ln57_49

]]></Node>
<StgValue><ssdm name="add_ln111_364"/></StgValue>
</operation>

<operation id="2915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2913 %sext_ln111_238 = sext i8 %add_ln111_364

]]></Node>
<StgValue><ssdm name="sext_ln111_238"/></StgValue>
</operation>

<operation id="2916" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2914 %add_ln111_365 = add i8 %sext_ln41_114, i8 %sext_ln41_104

]]></Node>
<StgValue><ssdm name="add_ln111_365"/></StgValue>
</operation>

<operation id="2917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2915 %sext_ln111_239 = sext i8 %add_ln111_365

]]></Node>
<StgValue><ssdm name="sext_ln111_239"/></StgValue>
</operation>

<operation id="2918" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2916 %add_ln111_366 = add i9 %sext_ln111_239, i9 %sext_ln111_238

]]></Node>
<StgValue><ssdm name="add_ln111_366"/></StgValue>
</operation>

<operation id="2919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2917 %sext_ln111_240 = sext i9 %add_ln111_366

]]></Node>
<StgValue><ssdm name="sext_ln111_240"/></StgValue>
</operation>

<operation id="2920" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2918 %add_ln111_367 = add i10 %sext_ln111_240, i10 %sext_ln111_237

]]></Node>
<StgValue><ssdm name="add_ln111_367"/></StgValue>
</operation>

<operation id="2921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2919 %sext_ln111_241 = sext i10 %add_ln111_367

]]></Node>
<StgValue><ssdm name="sext_ln111_241"/></StgValue>
</operation>

<operation id="2922" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2920 %add_ln111_368 = add i7 %zext_ln57_48, i7 %zext_ln57_44

]]></Node>
<StgValue><ssdm name="add_ln111_368"/></StgValue>
</operation>

<operation id="2923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2921 %zext_ln111_81 = zext i7 %add_ln111_368

]]></Node>
<StgValue><ssdm name="zext_ln111_81"/></StgValue>
</operation>

<operation id="2924" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2922 %add_ln111_369 = add i8 %zext_ln57_43, i8 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln111_369"/></StgValue>
</operation>

<operation id="2925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2923 %sext_ln111_242 = sext i8 %add_ln111_369

]]></Node>
<StgValue><ssdm name="sext_ln111_242"/></StgValue>
</operation>

<operation id="2926" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2924 %add_ln111_370 = add i9 %sext_ln111_242, i9 %zext_ln111_81

]]></Node>
<StgValue><ssdm name="add_ln111_370"/></StgValue>
</operation>

<operation id="2927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2925 %sext_ln111_243 = sext i9 %add_ln111_370

]]></Node>
<StgValue><ssdm name="sext_ln111_243"/></StgValue>
</operation>

<operation id="2928" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2926 %add_ln111_371 = add i6 %zext_ln57_42, i6 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln111_371"/></StgValue>
</operation>

<operation id="2929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2927 %zext_ln111_82 = zext i6 %add_ln111_371

]]></Node>
<StgValue><ssdm name="zext_ln111_82"/></StgValue>
</operation>

<operation id="2930" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2928 %add_ln111_372 = add i7 %sext_ln41_31, i7 %zext_ln57_39

]]></Node>
<StgValue><ssdm name="add_ln111_372"/></StgValue>
</operation>

<operation id="2931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2929 %sext_ln111_244 = sext i7 %add_ln111_372

]]></Node>
<StgValue><ssdm name="sext_ln111_244"/></StgValue>
</operation>

<operation id="2932" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2930 %add_ln111_373 = add i8 %sext_ln111_244, i8 %zext_ln111_82

]]></Node>
<StgValue><ssdm name="add_ln111_373"/></StgValue>
</operation>

<operation id="2933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2931 %sext_ln111_245 = sext i8 %add_ln111_373

]]></Node>
<StgValue><ssdm name="sext_ln111_245"/></StgValue>
</operation>

<operation id="2934" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2932 %add_ln111_374 = add i10 %sext_ln111_245, i10 %sext_ln111_243

]]></Node>
<StgValue><ssdm name="add_ln111_374"/></StgValue>
</operation>

<operation id="2935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2933 %sext_ln111_246 = sext i10 %add_ln111_374

]]></Node>
<StgValue><ssdm name="sext_ln111_246"/></StgValue>
</operation>

<operation id="2936" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2934 %add_ln111_375 = add i11 %sext_ln111_246, i11 %sext_ln111_241

]]></Node>
<StgValue><ssdm name="add_ln111_375"/></StgValue>
</operation>

<operation id="2937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2935 %sext_ln111_247 = sext i11 %add_ln111_375

]]></Node>
<StgValue><ssdm name="sext_ln111_247"/></StgValue>
</operation>

<operation id="2938" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2936 %add_ln111_376 = add i5 %zext_ln41_8, i5 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln111_376"/></StgValue>
</operation>

<operation id="2939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2937 %zext_ln111_83 = zext i5 %add_ln111_376

]]></Node>
<StgValue><ssdm name="zext_ln111_83"/></StgValue>
</operation>

<operation id="2940" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2938 %add_ln111_377 = add i8 %zext_ln41_41, i8 %sext_ln41_11

]]></Node>
<StgValue><ssdm name="add_ln111_377"/></StgValue>
</operation>

<operation id="2941" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2939 %add_ln111_378 = add i8 %add_ln111_377, i8 %zext_ln111_83

]]></Node>
<StgValue><ssdm name="add_ln111_378"/></StgValue>
</operation>

<operation id="2942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2940 %sext_ln111_248 = sext i8 %add_ln111_378

]]></Node>
<StgValue><ssdm name="sext_ln111_248"/></StgValue>
</operation>

<operation id="2943" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2941 %add_ln111_379 = add i7 %zext_ln57_38, i7 %trunc_ln41_118

]]></Node>
<StgValue><ssdm name="add_ln111_379"/></StgValue>
</operation>

<operation id="2944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2942 %zext_ln111_85 = zext i7 %add_ln111_379

]]></Node>
<StgValue><ssdm name="zext_ln111_85"/></StgValue>
</operation>

<operation id="2945" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2943 %add_ln111_380 = add i8 %sext_ln41_140, i8 %sext_ln57_8

]]></Node>
<StgValue><ssdm name="add_ln111_380"/></StgValue>
</operation>

<operation id="2946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2944 %sext_ln111_249 = sext i8 %add_ln111_380

]]></Node>
<StgValue><ssdm name="sext_ln111_249"/></StgValue>
</operation>

<operation id="2947" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2945 %add_ln111_381 = add i9 %sext_ln111_249, i9 %zext_ln111_85

]]></Node>
<StgValue><ssdm name="add_ln111_381"/></StgValue>
</operation>

<operation id="2948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2946 %sext_ln111_250 = sext i9 %add_ln111_381

]]></Node>
<StgValue><ssdm name="sext_ln111_250"/></StgValue>
</operation>

<operation id="2949" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2947 %add_ln111_382 = add i10 %sext_ln111_250, i10 %sext_ln111_248

]]></Node>
<StgValue><ssdm name="add_ln111_382"/></StgValue>
</operation>

<operation id="2950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2948 %sext_ln111_251 = sext i10 %add_ln111_382

]]></Node>
<StgValue><ssdm name="sext_ln111_251"/></StgValue>
</operation>

<operation id="2951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2949 %zext_ln111_86 = zext i5 %tmp_230

]]></Node>
<StgValue><ssdm name="zext_ln111_86"/></StgValue>
</operation>

<operation id="2952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2950 %or_ln111_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln111_86

]]></Node>
<StgValue><ssdm name="or_ln111_3"/></StgValue>
</operation>

<operation id="2953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2951 %sext_ln111_8 = sext i7 %or_ln111_3

]]></Node>
<StgValue><ssdm name="sext_ln111_8"/></StgValue>
</operation>

<operation id="2954" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2952 %add_ln111_383 = add i6 %zext_ln41_4, i6 %zext_ln57_45

]]></Node>
<StgValue><ssdm name="add_ln111_383"/></StgValue>
</operation>

<operation id="2955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2953 %zext_ln111_76 = zext i6 %add_ln111_383

]]></Node>
<StgValue><ssdm name="zext_ln111_76"/></StgValue>
</operation>

<operation id="2956" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2954 %add_ln111_384 = add i8 %zext_ln111_76, i8 %sext_ln111_8

]]></Node>
<StgValue><ssdm name="add_ln111_384"/></StgValue>
</operation>

<operation id="2957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2955 %sext_ln111_9 = sext i8 %add_ln111_384

]]></Node>
<StgValue><ssdm name="sext_ln111_9"/></StgValue>
</operation>

<operation id="2958" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2956 %add_ln111_385 = add i6 %zext_ln57_35, i6 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln111_385"/></StgValue>
</operation>

<operation id="2959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2957 %zext_ln111_77 = zext i6 %add_ln111_385

]]></Node>
<StgValue><ssdm name="zext_ln111_77"/></StgValue>
</operation>

<operation id="2960" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2958 %add_ln111_386 = add i6 %zext_ln41_10, i6 %zext_ln57_41

]]></Node>
<StgValue><ssdm name="add_ln111_386"/></StgValue>
</operation>

<operation id="2961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2959 %zext_ln111_78 = zext i6 %add_ln111_386

]]></Node>
<StgValue><ssdm name="zext_ln111_78"/></StgValue>
</operation>

<operation id="2962" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2960 %add_ln111_387 = add i7 %zext_ln111_78, i7 %zext_ln111_77

]]></Node>
<StgValue><ssdm name="add_ln111_387"/></StgValue>
</operation>

<operation id="2963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2961 %zext_ln111_79 = zext i7 %add_ln111_387

]]></Node>
<StgValue><ssdm name="zext_ln111_79"/></StgValue>
</operation>

<operation id="2964" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2962 %add_ln111_388 = add i9 %zext_ln111_79, i9 %sext_ln111_9

]]></Node>
<StgValue><ssdm name="add_ln111_388"/></StgValue>
</operation>

<operation id="2965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2963 %sext_ln111_252 = sext i9 %add_ln111_388

]]></Node>
<StgValue><ssdm name="sext_ln111_252"/></StgValue>
</operation>

<operation id="2966" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2964 %add_ln111_389 = add i11 %sext_ln111_252, i11 %sext_ln111_251

]]></Node>
<StgValue><ssdm name="add_ln111_389"/></StgValue>
</operation>

<operation id="2967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2965 %sext_ln111_253 = sext i11 %add_ln111_389

]]></Node>
<StgValue><ssdm name="sext_ln111_253"/></StgValue>
</operation>

<operation id="2968" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2966 %add_ln111_34 = add i12 %sext_ln111_253, i12 %sext_ln111_247

]]></Node>
<StgValue><ssdm name="add_ln111_34"/></StgValue>
</operation>

<operation id="2969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:2967 %sext_ln111_254 = sext i12 %add_ln111_34

]]></Node>
<StgValue><ssdm name="sext_ln111_254"/></StgValue>
</operation>

<operation id="2970" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2968 %add_ln111_390 = add i6 %sext_ln41_3, i6 %zext_ln57_37

]]></Node>
<StgValue><ssdm name="add_ln111_390"/></StgValue>
</operation>

<operation id="2971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:2969 %sext_ln111_255 = sext i6 %add_ln111_390

]]></Node>
<StgValue><ssdm name="sext_ln111_255"/></StgValue>
</operation>

<operation id="2972" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2970 %add_ln111_391 = add i8 %sext_ln41_11, i8 %sext_ln41_18

]]></Node>
<StgValue><ssdm name="add_ln111_391"/></StgValue>
</operation>

<operation id="2973" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2971 %add_ln111_392 = add i8 %add_ln111_391, i8 %sext_ln111_255

]]></Node>
<StgValue><ssdm name="add_ln111_392"/></StgValue>
</operation>

<operation id="2974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2972 %sext_ln111_256 = sext i8 %add_ln111_392

]]></Node>
<StgValue><ssdm name="sext_ln111_256"/></StgValue>
</operation>

<operation id="2975" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2973 %add_ln111_393 = add i7 %zext_ln57_77, i7 %zext_ln57_78

]]></Node>
<StgValue><ssdm name="add_ln111_393"/></StgValue>
</operation>

<operation id="2976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2974 %zext_ln111_88 = zext i7 %add_ln111_393

]]></Node>
<StgValue><ssdm name="zext_ln111_88"/></StgValue>
</operation>

<operation id="2977" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2975 %add_ln111_394 = add i8 %sext_ln41_37, i8 %zext_ln57_14

]]></Node>
<StgValue><ssdm name="add_ln111_394"/></StgValue>
</operation>

<operation id="2978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2976 %sext_ln111_257 = sext i8 %add_ln111_394

]]></Node>
<StgValue><ssdm name="sext_ln111_257"/></StgValue>
</operation>

<operation id="2979" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2977 %add_ln111_395 = add i9 %sext_ln111_257, i9 %zext_ln111_88

]]></Node>
<StgValue><ssdm name="add_ln111_395"/></StgValue>
</operation>

<operation id="2980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2978 %sext_ln111_258 = sext i9 %add_ln111_395

]]></Node>
<StgValue><ssdm name="sext_ln111_258"/></StgValue>
</operation>

<operation id="2981" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2979 %add_ln111_396 = add i10 %sext_ln111_258, i10 %sext_ln111_256

]]></Node>
<StgValue><ssdm name="add_ln111_396"/></StgValue>
</operation>

<operation id="2982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:2980 %sext_ln111_259 = sext i10 %add_ln111_396

]]></Node>
<StgValue><ssdm name="sext_ln111_259"/></StgValue>
</operation>

<operation id="2983" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2981 %add_ln111_397 = add i8 %zext_ln57_79, i8 %sext_ln41_48

]]></Node>
<StgValue><ssdm name="add_ln111_397"/></StgValue>
</operation>

<operation id="2984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2982 %sext_ln111_260 = sext i8 %add_ln111_397

]]></Node>
<StgValue><ssdm name="sext_ln111_260"/></StgValue>
</operation>

<operation id="2985" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2983 %add_ln111_398 = add i5 %zext_ln41_20, i5 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="add_ln111_398"/></StgValue>
</operation>

<operation id="2986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:2984 %zext_ln111_89 = zext i5 %add_ln111_398

]]></Node>
<StgValue><ssdm name="zext_ln111_89"/></StgValue>
</operation>

<operation id="2987" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2985 %add_ln111_399 = add i9 %zext_ln111_89, i9 %sext_ln111_260

]]></Node>
<StgValue><ssdm name="add_ln111_399"/></StgValue>
</operation>

<operation id="2988" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2986 %add_ln111_400 = add i7 %sext_ln41_62, i7 %zext_ln57_29

]]></Node>
<StgValue><ssdm name="add_ln111_400"/></StgValue>
</operation>

<operation id="2989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2987 %sext_ln111_261 = sext i7 %add_ln111_400

]]></Node>
<StgValue><ssdm name="sext_ln111_261"/></StgValue>
</operation>

<operation id="2990" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2988 %add_ln111_401 = add i7 %sext_ln41_67, i7 %zext_ln57_81

]]></Node>
<StgValue><ssdm name="add_ln111_401"/></StgValue>
</operation>

<operation id="2991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:2989 %sext_ln111_262 = sext i7 %add_ln111_401

]]></Node>
<StgValue><ssdm name="sext_ln111_262"/></StgValue>
</operation>

<operation id="2992" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2990 %add_ln111_402 = add i8 %sext_ln111_262, i8 %sext_ln111_261

]]></Node>
<StgValue><ssdm name="add_ln111_402"/></StgValue>
</operation>

<operation id="2993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2991 %sext_ln111_263 = sext i8 %add_ln111_402

]]></Node>
<StgValue><ssdm name="sext_ln111_263"/></StgValue>
</operation>

<operation id="2994" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2992 %add_ln111_403 = add i9 %sext_ln111_263, i9 %add_ln111_399

]]></Node>
<StgValue><ssdm name="add_ln111_403"/></StgValue>
</operation>

<operation id="2995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2993 %sext_ln111_264 = sext i9 %add_ln111_403

]]></Node>
<StgValue><ssdm name="sext_ln111_264"/></StgValue>
</operation>

<operation id="2996" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2994 %add_ln111_404 = add i11 %sext_ln111_264, i11 %sext_ln111_259

]]></Node>
<StgValue><ssdm name="add_ln111_404"/></StgValue>
</operation>

<operation id="2997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:2995 %sext_ln111_265 = sext i11 %add_ln111_404

]]></Node>
<StgValue><ssdm name="sext_ln111_265"/></StgValue>
</operation>

<operation id="2998" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2996 %add_ln111_405 = add i8 %zext_ln57_83, i8 %zext_ln57_84

]]></Node>
<StgValue><ssdm name="add_ln111_405"/></StgValue>
</operation>

<operation id="2999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:2997 %zext_ln111_90 = zext i8 %add_ln111_405

]]></Node>
<StgValue><ssdm name="zext_ln111_90"/></StgValue>
</operation>

<operation id="3000" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2998 %add_ln111_406 = add i9 %sext_ln111_207, i9 %zext_ln111_90

]]></Node>
<StgValue><ssdm name="add_ln111_406"/></StgValue>
</operation>

<operation id="3001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:2999 %sext_ln111_266 = sext i9 %add_ln111_406

]]></Node>
<StgValue><ssdm name="sext_ln111_266"/></StgValue>
</operation>

<operation id="3002" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3000 %add_ln111_407 = add i7 %zext_ln57_85, i7 %sext_ln41_111

]]></Node>
<StgValue><ssdm name="add_ln111_407"/></StgValue>
</operation>

<operation id="3003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3001 %sext_ln111_267 = sext i7 %add_ln111_407

]]></Node>
<StgValue><ssdm name="sext_ln111_267"/></StgValue>
</operation>

<operation id="3004" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3002 %add_ln111_408 = add i7 %zext_ln41_17, i7 %trunc_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln111_408"/></StgValue>
</operation>

<operation id="3005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3003 %zext_ln111_91 = zext i7 %add_ln111_408

]]></Node>
<StgValue><ssdm name="zext_ln111_91"/></StgValue>
</operation>

<operation id="3006" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3004 %add_ln111_409 = add i9 %zext_ln111_91, i9 %sext_ln111_267

]]></Node>
<StgValue><ssdm name="add_ln111_409"/></StgValue>
</operation>

<operation id="3007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3005 %sext_ln111_268 = sext i9 %add_ln111_409

]]></Node>
<StgValue><ssdm name="sext_ln111_268"/></StgValue>
</operation>

<operation id="3008" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3006 %add_ln111_410 = add i10 %sext_ln111_268, i10 %sext_ln111_266

]]></Node>
<StgValue><ssdm name="add_ln111_410"/></StgValue>
</operation>

<operation id="3009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3007 %sext_ln111_269 = sext i10 %add_ln111_410

]]></Node>
<StgValue><ssdm name="sext_ln111_269"/></StgValue>
</operation>

<operation id="3010" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3008 %add_ln111_411 = add i7 %zext_ln57_86, i7 %sext_ln111_2

]]></Node>
<StgValue><ssdm name="add_ln111_411"/></StgValue>
</operation>

<operation id="3011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3009 %sext_ln111_270 = sext i7 %add_ln111_411

]]></Node>
<StgValue><ssdm name="sext_ln111_270"/></StgValue>
</operation>

<operation id="3012" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3010 %add_ln111_412 = add i9 %sext_ln41_141, i9 %sext_ln57_10

]]></Node>
<StgValue><ssdm name="add_ln111_412"/></StgValue>
</operation>

<operation id="3013" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3011 %add_ln111_413 = add i9 %add_ln111_412, i9 %sext_ln111_270

]]></Node>
<StgValue><ssdm name="add_ln111_413"/></StgValue>
</operation>

<operation id="3014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3012 %sext_ln111_271 = sext i9 %add_ln111_413

]]></Node>
<StgValue><ssdm name="sext_ln111_271"/></StgValue>
</operation>

<operation id="3015" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3013 %add_ln111_414 = add i6 %zext_ln57_13, i6 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln111_414"/></StgValue>
</operation>

<operation id="3016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3014 %zext_ln111_84 = zext i6 %add_ln111_414

]]></Node>
<StgValue><ssdm name="zext_ln111_84"/></StgValue>
</operation>

<operation id="3017" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3015 %add_ln111_415 = add i8 %zext_ln41_23, i8 112

]]></Node>
<StgValue><ssdm name="add_ln111_415"/></StgValue>
</operation>

<operation id="3018" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3016 %add_ln111_416 = add i8 %add_ln111_415, i8 %zext_ln111_84

]]></Node>
<StgValue><ssdm name="add_ln111_416"/></StgValue>
</operation>

<operation id="3019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3017 %zext_ln111_92 = zext i8 %add_ln111_416

]]></Node>
<StgValue><ssdm name="zext_ln111_92"/></StgValue>
</operation>

<operation id="3020" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3018 %add_ln111_417 = add i10 %zext_ln111_92, i10 %sext_ln111_271

]]></Node>
<StgValue><ssdm name="add_ln111_417"/></StgValue>
</operation>

<operation id="3021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3019 %sext_ln111_272 = sext i10 %add_ln111_417

]]></Node>
<StgValue><ssdm name="sext_ln111_272"/></StgValue>
</operation>

<operation id="3022" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3020 %add_ln111_418 = add i11 %sext_ln111_272, i11 %sext_ln111_269

]]></Node>
<StgValue><ssdm name="add_ln111_418"/></StgValue>
</operation>

<operation id="3023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3021 %sext_ln111_273 = sext i11 %add_ln111_418

]]></Node>
<StgValue><ssdm name="sext_ln111_273"/></StgValue>
</operation>

<operation id="3024" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:3022 %add_ln111_35 = add i12 %sext_ln111_273, i12 %sext_ln111_265

]]></Node>
<StgValue><ssdm name="add_ln111_35"/></StgValue>
</operation>

<operation id="3025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:3023 %sext_ln111_274 = sext i12 %add_ln111_35

]]></Node>
<StgValue><ssdm name="sext_ln111_274"/></StgValue>
</operation>

<operation id="3026" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3024 %add_ln111_419 = add i8 %sext_ln41_131, i8 %zext_ln41_64

]]></Node>
<StgValue><ssdm name="add_ln111_419"/></StgValue>
</operation>

<operation id="3027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3025 %sext_ln111_275 = sext i8 %add_ln111_419

]]></Node>
<StgValue><ssdm name="sext_ln111_275"/></StgValue>
</operation>

<operation id="3028" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3026 %add_ln111_420 = add i9 %sext_ln111_275, i9 %sext_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln111_420"/></StgValue>
</operation>

<operation id="3029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3027 %sext_ln111_276 = sext i9 %add_ln111_420

]]></Node>
<StgValue><ssdm name="sext_ln111_276"/></StgValue>
</operation>

<operation id="3030" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3028 %add_ln111_421 = add i7 %zext_ln41_37, i7 %tmp_190

]]></Node>
<StgValue><ssdm name="add_ln111_421"/></StgValue>
</operation>

<operation id="3031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3029 %zext_ln111_93 = zext i7 %add_ln111_421

]]></Node>
<StgValue><ssdm name="zext_ln111_93"/></StgValue>
</operation>

<operation id="3032" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3030 %add_ln111_422 = add i7 %sext_ln41_117, i7 %sext_ln41_109

]]></Node>
<StgValue><ssdm name="add_ln111_422"/></StgValue>
</operation>

<operation id="3033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3031 %sext_ln111_277 = sext i7 %add_ln111_422

]]></Node>
<StgValue><ssdm name="sext_ln111_277"/></StgValue>
</operation>

<operation id="3034" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3032 %add_ln111_423 = add i9 %sext_ln111_277, i9 %zext_ln111_93

]]></Node>
<StgValue><ssdm name="add_ln111_423"/></StgValue>
</operation>

<operation id="3035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3033 %sext_ln111_278 = sext i9 %add_ln111_423

]]></Node>
<StgValue><ssdm name="sext_ln111_278"/></StgValue>
</operation>

<operation id="3036" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3034 %add_ln111_424 = add i10 %sext_ln111_278, i10 %sext_ln111_276

]]></Node>
<StgValue><ssdm name="add_ln111_424"/></StgValue>
</operation>

<operation id="3037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3035 %sext_ln111_279 = sext i10 %add_ln111_424

]]></Node>
<StgValue><ssdm name="sext_ln111_279"/></StgValue>
</operation>

<operation id="3038" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:3036 %add_ln111_425 = add i5 %zext_ln57_94, i5 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="add_ln111_425"/></StgValue>
</operation>

<operation id="3039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.511:3037 %zext_ln111_87 = zext i5 %add_ln111_425

]]></Node>
<StgValue><ssdm name="zext_ln111_87"/></StgValue>
</operation>

<operation id="3040" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3038 %add_ln111_426 = add i6 %zext_ln111_87, i6 %zext_ln41_55

]]></Node>
<StgValue><ssdm name="add_ln111_426"/></StgValue>
</operation>

<operation id="3041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3039 %zext_ln111_94 = zext i6 %add_ln111_426

]]></Node>
<StgValue><ssdm name="zext_ln111_94"/></StgValue>
</operation>

<operation id="3042" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3040 %add_ln111_427 = add i6 %sext_ln41_87, i6 %zext_ln57_63

]]></Node>
<StgValue><ssdm name="add_ln111_427"/></StgValue>
</operation>

<operation id="3043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3041 %sext_ln111_280 = sext i6 %add_ln111_427

]]></Node>
<StgValue><ssdm name="sext_ln111_280"/></StgValue>
</operation>

<operation id="3044" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3042 %add_ln111_428 = add i9 %zext_ln57_82, i9 %sext_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln111_428"/></StgValue>
</operation>

<operation id="3045" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3043 %add_ln111_429 = add i9 %add_ln111_428, i9 %sext_ln111_280

]]></Node>
<StgValue><ssdm name="add_ln111_429"/></StgValue>
</operation>

<operation id="3046" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3044 %add_ln111_430 = add i9 %add_ln111_429, i9 %zext_ln111_94

]]></Node>
<StgValue><ssdm name="add_ln111_430"/></StgValue>
</operation>

<operation id="3047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3045 %sext_ln111_281 = sext i9 %add_ln111_430

]]></Node>
<StgValue><ssdm name="sext_ln111_281"/></StgValue>
</operation>

<operation id="3048" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3046 %add_ln111_431 = add i11 %sext_ln111_281, i11 %sext_ln111_279

]]></Node>
<StgValue><ssdm name="add_ln111_431"/></StgValue>
</operation>

<operation id="3049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3047 %sext_ln111_282 = sext i11 %add_ln111_431

]]></Node>
<StgValue><ssdm name="sext_ln111_282"/></StgValue>
</operation>

<operation id="3050" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3048 %add_ln111_432 = add i9 %sext_ln41_59, i9 %zext_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln111_432"/></StgValue>
</operation>

<operation id="3051" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3049 %add_ln111_433 = add i9 %add_ln111_432, i9 %zext_ln57_28

]]></Node>
<StgValue><ssdm name="add_ln111_433"/></StgValue>
</operation>

<operation id="3052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3050 %sext_ln111_283 = sext i9 %add_ln111_433

]]></Node>
<StgValue><ssdm name="sext_ln111_283"/></StgValue>
</operation>

<operation id="3053" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3051 %add_ln111_434 = add i10 %sext_ln41_53, i10 %zext_ln57_124

]]></Node>
<StgValue><ssdm name="add_ln111_434"/></StgValue>
</operation>

<operation id="3054" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3052 %add_ln111_435 = add i8 %sext_ln41_42, i8 %sext_ln41_35

]]></Node>
<StgValue><ssdm name="add_ln111_435"/></StgValue>
</operation>

<operation id="3055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3053 %sext_ln111_284 = sext i8 %add_ln111_435

]]></Node>
<StgValue><ssdm name="sext_ln111_284"/></StgValue>
</operation>

<operation id="3056" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3054 %add_ln111_436 = add i10 %sext_ln111_284, i10 %add_ln111_434

]]></Node>
<StgValue><ssdm name="add_ln111_436"/></StgValue>
</operation>

<operation id="3057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3055 %sext_ln111_285 = sext i10 %add_ln111_436

]]></Node>
<StgValue><ssdm name="sext_ln111_285"/></StgValue>
</operation>

<operation id="3058" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3056 %add_ln111_437 = add i11 %sext_ln111_285, i11 %sext_ln111_283

]]></Node>
<StgValue><ssdm name="add_ln111_437"/></StgValue>
</operation>

<operation id="3059" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3057 %add_ln111_438 = add i6 %sext_ln41_29, i6 %sext_ln41_23

]]></Node>
<StgValue><ssdm name="add_ln111_438"/></StgValue>
</operation>

<operation id="3060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.511:3058 %sext_ln111_286 = sext i6 %add_ln111_438

]]></Node>
<StgValue><ssdm name="sext_ln111_286"/></StgValue>
</operation>

<operation id="3061" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3059 %add_ln111_439 = add i7 %sext_ln111_286, i7 %zext_ln41_42

]]></Node>
<StgValue><ssdm name="add_ln111_439"/></StgValue>
</operation>

<operation id="3062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.511:3060 %sext_ln111_287 = sext i7 %add_ln111_439

]]></Node>
<StgValue><ssdm name="sext_ln111_287"/></StgValue>
</operation>

<operation id="3063" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3061 %add_ln111_440 = add i9 %sext_ln41_10, i9 %sext_ln41_146

]]></Node>
<StgValue><ssdm name="add_ln111_440"/></StgValue>
</operation>

<operation id="3064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.511:3062 %sext_ln111_288 = sext i9 %add_ln111_440

]]></Node>
<StgValue><ssdm name="sext_ln111_288"/></StgValue>
</operation>

<operation id="3065" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3063 %add_ln111_441 = add i8 %zext_ln57_70, i8 80

]]></Node>
<StgValue><ssdm name="add_ln111_441"/></StgValue>
</operation>

<operation id="3066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.511:3064 %zext_ln111_95 = zext i8 %add_ln111_441

]]></Node>
<StgValue><ssdm name="zext_ln111_95"/></StgValue>
</operation>

<operation id="3067" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3065 %add_ln111_442 = add i10 %zext_ln111_95, i10 %sext_ln111_288

]]></Node>
<StgValue><ssdm name="add_ln111_442"/></StgValue>
</operation>

<operation id="3068" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3066 %add_ln111_443 = add i10 %add_ln111_442, i10 %sext_ln111_287

]]></Node>
<StgValue><ssdm name="add_ln111_443"/></StgValue>
</operation>

<operation id="3069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.511:3067 %sext_ln111_289 = sext i10 %add_ln111_443

]]></Node>
<StgValue><ssdm name="sext_ln111_289"/></StgValue>
</operation>

<operation id="3070" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3068 %add_ln111_444 = add i11 %sext_ln111_289, i11 %add_ln111_437

]]></Node>
<StgValue><ssdm name="add_ln111_444"/></StgValue>
</operation>

<operation id="3071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.511:3069 %sext_ln111_290 = sext i11 %add_ln111_444

]]></Node>
<StgValue><ssdm name="sext_ln111_290"/></StgValue>
</operation>

<operation id="3072" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:3070 %add_ln111_36 = add i12 %sext_ln111_290, i12 %sext_ln111_282

]]></Node>
<StgValue><ssdm name="add_ln111_36"/></StgValue>
</operation>

<operation id="3073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.511:3071 %sext_ln67 = sext i12 %add_ln111_36

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="3074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3072 %mrv = insertvalue i224 <undef>, i14 %sext_ln41_144

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="3075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3073 %mrv_1 = insertvalue i224 %mrv, i14 %sext_ln111_174

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="3076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3074 %mrv_2 = insertvalue i224 %mrv_1, i14 %sext_ln111_180

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="3077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3075 %mrv_3 = insertvalue i224 %mrv_2, i14 %sext_ln111_46

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="3078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3076 %mrv_4 = insertvalue i224 %mrv_3, i14 %add_ln111_14

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="3079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3077 %mrv_5 = insertvalue i224 %mrv_4, i14 %sext_ln111_197

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="3080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3078 %mrv_6 = insertvalue i224 %mrv_5, i14 %sext_ln111_88

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="3081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3079 %mrv_7 = insertvalue i224 %mrv_6, i14 %sext_ln111_101

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="3082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3080 %mrv_8 = insertvalue i224 %mrv_7, i14 %sext_ln41_145

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="3083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3081 %mrv_9 = insertvalue i224 %mrv_8, i14 %sext_ln111_217

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="3084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3082 %mrv_10 = insertvalue i224 %mrv_9, i14 %add_ln111_26

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="3085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3083 %mrv_11 = insertvalue i224 %mrv_10, i14 %sext_ln111_235

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="3086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3084 %mrv_12 = insertvalue i224 %mrv_11, i14 %sext_ln111_154

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="3087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3085 %mrv_13 = insertvalue i224 %mrv_12, i14 %sext_ln111_254

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="3088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3086 %mrv_14 = insertvalue i224 %mrv_13, i14 %sext_ln111_274

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="3089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="224" op_0_bw="224" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.511:3087 %mrv_15 = insertvalue i224 %mrv_14, i14 %sext_ln67

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="3090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="224">
<![CDATA[
fpga_resource_hint.entry.511:3088 %ret_ln67 = ret i224 %mrv_15

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
