0.7
2020.2
Dec 14 2023
13:13:15
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_in_r.v,1716855747,systemVerilog,,,,AESL_axi_master_in_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_out_r.v,1716855747,systemVerilog,,,,AESL_axi_master_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_slave_control.v,1716855747,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/csv_file_dump.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/dataflow_monitor.sv,1716855747,systemVerilog,F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/nodf_module_interface.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/upc_loop_interface.svh,,F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/dump_file_agent.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/csv_file_dump.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/sample_agent.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/loop_sample_agent.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/sample_manager.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/nodf_module_interface.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/nodf_module_monitor.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/upc_loop_interface.svh;F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/dump_file_agent.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/fifo_para.vh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/loop_sample_agent.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.autotb.v,1716855747,systemVerilog,,,F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/fifo_para.vh,apatb_mem_streaming_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.v,1716855721,systemVerilog,,,,mem_streaming,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_control_s_axi.v,1716855721,systemVerilog,,,,mem_streaming_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_data_buf_RAM_AUTO_1R1W.v,1716855721,systemVerilog,,,,mem_streaming_data_buf_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_flow_control_loop_pipe_sequential_init.v,1716855721,systemVerilog,,,,mem_streaming_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_in_r_m_axi.v,1716855721,systemVerilog,,,,mem_streaming_in_r_m_axi;mem_streaming_in_r_m_axi_burst_converter;mem_streaming_in_r_m_axi_fifo;mem_streaming_in_r_m_axi_load;mem_streaming_in_r_m_axi_mem;mem_streaming_in_r_m_axi_read;mem_streaming_in_r_m_axi_reg_slice;mem_streaming_in_r_m_axi_srl;mem_streaming_in_r_m_axi_store;mem_streaming_in_r_m_axi_throttle;mem_streaming_in_r_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1.v,1716855721,systemVerilog,,,,mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1.v,1716855721,systemVerilog,,,,mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1.v,1716855721,systemVerilog,,,,mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_out_r_m_axi.v,1716855721,systemVerilog,,,,mem_streaming_out_r_m_axi;mem_streaming_out_r_m_axi_burst_converter;mem_streaming_out_r_m_axi_fifo;mem_streaming_out_r_m_axi_load;mem_streaming_out_r_m_axi_mem;mem_streaming_out_r_m_axi_read;mem_streaming_out_r_m_axi_reg_slice;mem_streaming_out_r_m_axi_srl;mem_streaming_out_r_m_axi_store;mem_streaming_out_r_m_axi_throttle;mem_streaming_out_r_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_sparsemux_11_3_16_1_1.v,1716855721,systemVerilog,,,,mem_streaming_sparsemux_11_3_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/nodf_module_interface.svh,1716855747,verilog,,,,nodf_module_intf,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/nodf_module_monitor.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/sample_agent.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/sample_manager.svh,1716855747,verilog,,,,,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/upc_loop_interface.svh,1716855747,verilog,,,,upc_loop_intf,,,,,,,,
F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/upc_loop_monitor.svh,1716855747,verilog,,,,,,,,,,,,
