static int rts5227_extra_init_hw(struct rtsx_pcr *pcr)\r\n{\r\nu16 cap;\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, GPIO_CTL, 0x02, 0x02);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_PWR_SEL, 0x03, 0x00);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_PWR_SEL, 0x03, 0x01);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, OLT_LED_CTL, 0x0F, 0x02);\r\npcie_capability_read_word(pcr->pci, PCI_EXP_DEVCTL2, &cap);\r\nif (cap & PCI_EXP_LTR_EN)\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LTR_CTL, 0xFF, 0xA3);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, OBFF_CFG, 0x03, 0x03);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, 0xFF03, 0x08, 0x08);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD30_CLK_DRIVE_SEL, 0xFF, 0x96);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD30_CMD_DRIVE_SEL, 0xFF, 0x96);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD30_DAT_DRIVE_SEL, 0xFF, 0x96);\r\nreturn rtsx_pci_send_cmd(pcr, 100);\r\n}\r\nstatic int rts5227_optimize_phy(struct rtsx_pcr *pcr)\r\n{\r\nreturn rtsx_pci_write_phy_register(pcr, 0x00, 0xBA42);\r\n}\r\nstatic int rts5227_turn_on_led(struct rtsx_pcr *pcr)\r\n{\r\nreturn rtsx_pci_write_register(pcr, GPIO_CTL, 0x02, 0x02);\r\n}\r\nstatic int rts5227_turn_off_led(struct rtsx_pcr *pcr)\r\n{\r\nreturn rtsx_pci_write_register(pcr, GPIO_CTL, 0x02, 0x00);\r\n}\r\nstatic int rts5227_enable_auto_blink(struct rtsx_pcr *pcr)\r\n{\r\nreturn rtsx_pci_write_register(pcr, OLT_LED_CTL, 0x08, 0x08);\r\n}\r\nstatic int rts5227_disable_auto_blink(struct rtsx_pcr *pcr)\r\n{\r\nreturn rtsx_pci_write_register(pcr, OLT_LED_CTL, 0x08, 0x00);\r\n}\r\nstatic int rts5227_card_power_on(struct rtsx_pcr *pcr, int card)\r\n{\r\nint err;\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,\r\nSD_POWER_MASK, SD_PARTIAL_POWER_ON);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,\r\nLDO3318_PWR_MASK, 0x02);\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nif (err < 0)\r\nreturn err;\r\nudelay(150);\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,\r\nSD_POWER_MASK, SD_POWER_ON);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,\r\nLDO3318_PWR_MASK, 0x06);\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nif (err < 0)\r\nreturn err;\r\nreturn 0;\r\n}\r\nstatic int rts5227_card_power_off(struct rtsx_pcr *pcr, int card)\r\n{\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_PWR_CTL,\r\nSD_POWER_MASK | PMOS_STRG_MASK,\r\nSD_POWER_OFF | PMOS_STRG_400mA);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,\r\nLDO3318_PWR_MASK, 0X00);\r\nreturn rtsx_pci_send_cmd(pcr, 100);\r\n}\r\nstatic int rts5227_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage)\r\n{\r\nint err;\r\nu8 drive_sel;\r\nif (voltage == OUTPUT_3V3) {\r\nerr = rtsx_pci_write_phy_register(pcr, 0x08, 0x4FC0 | 0x24);\r\nif (err < 0)\r\nreturn err;\r\ndrive_sel = 0x96;\r\n} else if (voltage == OUTPUT_1V8) {\r\nerr = rtsx_pci_write_phy_register(pcr, 0x11, 0x3C02);\r\nif (err < 0)\r\nreturn err;\r\nerr = rtsx_pci_write_phy_register(pcr, 0x08, 0x4C80 | 0x24);\r\nif (err < 0)\r\nreturn err;\r\ndrive_sel = 0xB3;\r\n} else {\r\nreturn -EINVAL;\r\n}\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_CLK_DRIVE_SEL,\r\n0xFF, drive_sel);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_CMD_DRIVE_SEL,\r\n0xFF, drive_sel);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_DAT_DRIVE_SEL,\r\n0xFF, drive_sel);\r\nreturn rtsx_pci_send_cmd(pcr, 100);\r\n}\r\nvoid rts5227_init_params(struct rtsx_pcr *pcr)\r\n{\r\npcr->extra_caps = EXTRA_CAPS_SD_SDR50 | EXTRA_CAPS_SD_SDR104;\r\npcr->num_slots = 2;\r\npcr->ops = &rts5227_pcr_ops;\r\npcr->sd_pull_ctl_enable_tbl = rts5227_sd_pull_ctl_enable_tbl;\r\npcr->sd_pull_ctl_disable_tbl = rts5227_sd_pull_ctl_disable_tbl;\r\npcr->ms_pull_ctl_enable_tbl = rts5227_ms_pull_ctl_enable_tbl;\r\npcr->ms_pull_ctl_disable_tbl = rts5227_ms_pull_ctl_disable_tbl;\r\n}
