

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Wed Apr 24 12:32:37 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.597|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   28|  448|        28|          -|          -| 1 ~ 16 |    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 2.1  |    ?|    ?|         6|          -|          -|       ?|    no    |
        |- Loop 3     |    ?|    ?|        28|          -|          -|       ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	38  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	10  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / (!tmp & !exitcond3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	10  / true
38 --> 
	39  / true
39 --> 
	40  / (!exitcond)
	10  / (exitcond)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	39  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 67 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 68 'read' 'input_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 69 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 70 'read' 'output_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 71 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %2" [Group_5/sample.c:1985]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.99ns)   --->   "%tmp_16 = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 73 'add' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dense_16_kernel_nume_1 = load i64* @dense_16_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 74 'load' 'dense_16_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([1 x float]* %output_array, [16 x float]* @dense_15_output_arra, i64 %input_dim_read, i64 %input_numel_read_4, i64 %kernel_dim_read, i64 %dense_16_kernel_nume_1, i64 %tmp_16, [32 x float]* %fwork)" [Group_5/sample.c:2020]   --->   Operation 75 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_66 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 76 'partselect' 'tmp_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_66, 0" [Group_5/sample.c:1987]   --->   Operation 77 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.98ns)   --->   "%p_s = select i1 %icmp, i5 -16, i5 1" [Group_5/sample.c:1987]   --->   Operation 78 'select' 'p_s' <Predicate = (tmp)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.3([1 x float]* %output_array, [16 x float]* @dense_15_output_arra, [16 x float]* @dense_16_kernel_arra, i5 %p_s)" [Group_5/sample.c:1996]   --->   Operation 79 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([1 x float]* %output_array, [16 x float]* @dense_15_output_arra, i64 %input_dim_read, i64 %input_numel_read_4, i64 %kernel_dim_read, i64 %dense_16_kernel_nume_1, i64 %tmp_16, [32 x float]* %fwork)" [Group_5/sample.c:2020]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%dense_16_bias_numel_s = load i64* @dense_16_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 81 'load' 'dense_16_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.35ns)   --->   "br label %3" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %2 ], [ %i_36, %5 ]"   --->   Operation 83 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 84 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader.preheader" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 86 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:2036]   --->   Operation 87 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %4 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 88 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %j_i to i2" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 89 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %dense_16_bias_numel_s" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 90 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 91 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %i_i to i2" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 93 'trunc' 'tmp_68' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.20ns)   --->   "%sum_i = add i2 %tmp_68, %tmp_67" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 94 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i2 %sum_i to i64" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 95 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%output_array_addr_2 = getelementptr [1 x float]* %output_array, i64 0, i64 %sum_i_cast" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 96 'getelementptr' 'output_array_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (1.75ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 97 'load' 'output_array_load_2' <Predicate = (!exitcond_i)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 98 [1/1] (2.99ns)   --->   "%i_36 = add i64 %dense_16_bias_numel_s, %i_i" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 98 'add' 'i_36' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 99 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.26>
ST_5 : Operation 100 [1/2] (1.75ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 100 'load' 'output_array_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 101 [5/5] (6.51ns)   --->   "%tmp_i_16 = fadd float %output_array_load_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 101 'fadd' 'tmp_i_16' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 102 [4/5] (6.51ns)   --->   "%tmp_i_16 = fadd float %output_array_load_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 102 'fadd' 'tmp_i_16' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 103 [3/5] (6.51ns)   --->   "%tmp_i_16 = fadd float %output_array_load_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 103 'fadd' 'tmp_i_16' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 104 [2/5] (6.51ns)   --->   "%tmp_i_16 = fadd float %output_array_load_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 104 'fadd' 'tmp_i_16' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.26>
ST_9 : Operation 105 [1/5] (6.51ns)   --->   "%tmp_i_16 = fadd float %output_array_load_2, 0xBFA3F6A9E0000000" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 105 'fadd' 'tmp_i_16' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.75ns)   --->   "store float %tmp_i_16, float* %output_array_addr_2, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.34>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%i_3 = phi i1 [ %i, %6 ], [ false, %.preheader.preheader ]"   --->   Operation 108 'phi' 'i_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%i_3_cast = zext i1 %i_3 to i64" [Group_5/sample.c:2036]   --->   Operation 109 'zext' 'i_3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %i_3_cast, %output_numel_read_4" [Group_5/sample.c:2036]   --->   Operation 110 'icmp' 'exitcond3' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit4.loopexit, label %6" [Group_5/sample.c:2036]   --->   Operation 111 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [1 x float]* %output_array, i64 0, i64 %i_3_cast" [Group_5/sample.c:2037]   --->   Operation 112 'getelementptr' 'output_array_addr' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_10 : Operation 113 [2/2] (1.75ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [Group_5/sample.c:2037]   --->   Operation 113 'load' 'output_array_load' <Predicate = (!tmp & !exitcond3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_10 : Operation 114 [1/1] (0.80ns)   --->   "%i = xor i1 %i_3, true" [Group_5/sample.c:2036]   --->   Operation 114 'xor' 'i' <Predicate = (!tmp & !exitcond3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 115 'br' <Predicate = (!tmp & exitcond3)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 116 'ret' <Predicate = (tmp) | (exitcond3)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.75>
ST_11 : Operation 117 [1/2] (1.75ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [Group_5/sample.c:2037]   --->   Operation 117 'load' 'output_array_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 12 <SV = 5> <Delay = 7.85>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_24_to_int = bitcast float %output_array_load to i32" [Group_5/sample.c:2037]   --->   Operation 118 'bitcast' 'tmp_24_to_int' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.80ns)   --->   "%tmp_24_neg = xor i32 %tmp_24_to_int, -2147483648" [Group_5/sample.c:2037]   --->   Operation 119 'xor' 'tmp_24_neg' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %tmp_24_neg to float" [Group_5/sample.c:2037]   --->   Operation 120 'bitcast' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [8/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 121 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 6> <Delay = 7.04>
ST_13 : Operation 122 [7/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 122 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 7> <Delay = 7.04>
ST_14 : Operation 123 [6/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 123 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 7.04>
ST_15 : Operation 124 [5/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 124 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.04>
ST_16 : Operation 125 [4/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 125 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 10> <Delay = 7.04>
ST_17 : Operation 126 [3/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 126 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.04>
ST_18 : Operation 127 [2/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 127 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 12> <Delay = 7.04>
ST_19 : Operation 128 [1/8] (7.04ns)   --->   "%tmp_22 = call float @llvm.exp.f32(float %tmp_21)" [Group_5/sample.c:2037]   --->   Operation 128 'fexp' 'tmp_22' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 13> <Delay = 6.51>
ST_20 : Operation 129 [5/5] (6.51ns)   --->   "%tmp_23 = fadd float %tmp_22, 1.000000e+00" [Group_5/sample.c:2037]   --->   Operation 129 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 6.51>
ST_21 : Operation 130 [4/5] (6.51ns)   --->   "%tmp_23 = fadd float %tmp_22, 1.000000e+00" [Group_5/sample.c:2037]   --->   Operation 130 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 6.51>
ST_22 : Operation 131 [3/5] (6.51ns)   --->   "%tmp_23 = fadd float %tmp_22, 1.000000e+00" [Group_5/sample.c:2037]   --->   Operation 131 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 6.51>
ST_23 : Operation 132 [2/5] (6.51ns)   --->   "%tmp_23 = fadd float %tmp_22, 1.000000e+00" [Group_5/sample.c:2037]   --->   Operation 132 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 6.51>
ST_24 : Operation 133 [1/5] (6.51ns)   --->   "%tmp_23 = fadd float %tmp_22, 1.000000e+00" [Group_5/sample.c:2037]   --->   Operation 133 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 7.20>
ST_25 : Operation 134 [12/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 134 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 7.20>
ST_26 : Operation 135 [11/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 135 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 7.20>
ST_27 : Operation 136 [10/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 136 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 7.20>
ST_28 : Operation 137 [9/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 137 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 7.20>
ST_29 : Operation 138 [8/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 138 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 7.20>
ST_30 : Operation 139 [7/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 139 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 7.20>
ST_31 : Operation 140 [6/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 140 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 7.20>
ST_32 : Operation 141 [5/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 141 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 7.20>
ST_33 : Operation 142 [4/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 142 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 7.20>
ST_34 : Operation 143 [3/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 143 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 7.20>
ST_35 : Operation 144 [2/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 144 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 7.20>
ST_36 : Operation 145 [1/12] (7.20ns)   --->   "%tmp_24 = fdiv float 1.000000e+00, %tmp_23" [Group_5/sample.c:2037]   --->   Operation 145 'fdiv' 'tmp_24' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 1.75>
ST_37 : Operation 146 [1/1] (1.75ns)   --->   "store float %tmp_24, float* %output_array_addr, align 4" [Group_5/sample.c:2037]   --->   Operation 146 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:2036]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 1> <Delay = 1.35>
ST_38 : Operation 148 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.3([1 x float]* %output_array, [16 x float]* @dense_15_output_arra, [16 x float]* @dense_16_kernel_arra, i5 %p_s)" [Group_5/sample.c:1996]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 149 [1/1] (1.35ns)   --->   "br label %.preheader6" [Group_5/sample.c:1998]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.35>

State 39 <SV = 2> <Delay = 1.75>
ST_39 : Operation 150 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_35, %1 ], [ 0, %._crit_edge ]"   --->   Operation 150 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i5 %i_1 to i64" [Group_5/sample.c:2007]   --->   Operation 151 'zext' 'i_1_cast1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %i_1, %p_s" [Group_5/sample.c:2007]   --->   Operation 152 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 153 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (1.54ns)   --->   "%i_35 = add i5 %i_1, 1" [Group_5/sample.c:2007]   --->   Operation 154 'add' 'i_35' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit4.loopexit9, label %1" [Group_5/sample.c:2007]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 156 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [1 x float]* %output_array, i64 0, i64 %i_1_cast1" [Group_5/sample.c:2008]   --->   Operation 156 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_39 : Operation 157 [2/2] (1.75ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [Group_5/sample.c:2008]   --->   Operation 157 'load' 'output_array_load_1' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 158 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 40 <SV = 3> <Delay = 1.75>
ST_40 : Operation 159 [1/2] (1.75ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [Group_5/sample.c:2008]   --->   Operation 159 'load' 'output_array_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 41 <SV = 4> <Delay = 7.85>
ST_41 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_29_to_int = bitcast float %output_array_load_1 to i32" [Group_5/sample.c:2008]   --->   Operation 160 'bitcast' 'tmp_29_to_int' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 161 [1/1] (0.80ns)   --->   "%tmp_29_neg = xor i32 %tmp_29_to_int, -2147483648" [Group_5/sample.c:2008]   --->   Operation 161 'xor' 'tmp_29_neg' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %tmp_29_neg to float" [Group_5/sample.c:2008]   --->   Operation 162 'bitcast' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 163 [8/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 163 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 5> <Delay = 7.04>
ST_42 : Operation 164 [7/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 164 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 6> <Delay = 7.04>
ST_43 : Operation 165 [6/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 165 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 7> <Delay = 7.04>
ST_44 : Operation 166 [5/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 166 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 8> <Delay = 7.04>
ST_45 : Operation 167 [4/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 167 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 9> <Delay = 7.04>
ST_46 : Operation 168 [3/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 168 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 10> <Delay = 7.04>
ST_47 : Operation 169 [2/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 169 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 11> <Delay = 7.04>
ST_48 : Operation 170 [1/8] (7.04ns)   --->   "%tmp_18 = call float @llvm.exp.f32(float %tmp_17)" [Group_5/sample.c:2008]   --->   Operation 170 'fexp' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 12> <Delay = 6.51>
ST_49 : Operation 171 [5/5] (6.51ns)   --->   "%tmp_19 = fadd float %tmp_18, 1.000000e+00" [Group_5/sample.c:2008]   --->   Operation 171 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 13> <Delay = 6.51>
ST_50 : Operation 172 [4/5] (6.51ns)   --->   "%tmp_19 = fadd float %tmp_18, 1.000000e+00" [Group_5/sample.c:2008]   --->   Operation 172 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 14> <Delay = 6.51>
ST_51 : Operation 173 [3/5] (6.51ns)   --->   "%tmp_19 = fadd float %tmp_18, 1.000000e+00" [Group_5/sample.c:2008]   --->   Operation 173 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 15> <Delay = 6.51>
ST_52 : Operation 174 [2/5] (6.51ns)   --->   "%tmp_19 = fadd float %tmp_18, 1.000000e+00" [Group_5/sample.c:2008]   --->   Operation 174 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 16> <Delay = 6.51>
ST_53 : Operation 175 [1/5] (6.51ns)   --->   "%tmp_19 = fadd float %tmp_18, 1.000000e+00" [Group_5/sample.c:2008]   --->   Operation 175 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 17> <Delay = 7.20>
ST_54 : Operation 176 [12/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 176 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 18> <Delay = 7.20>
ST_55 : Operation 177 [11/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 177 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 19> <Delay = 7.20>
ST_56 : Operation 178 [10/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 178 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 20> <Delay = 7.20>
ST_57 : Operation 179 [9/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 179 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 7.20>
ST_58 : Operation 180 [8/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 180 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 7.20>
ST_59 : Operation 181 [7/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 181 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 23> <Delay = 7.20>
ST_60 : Operation 182 [6/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 182 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 7.20>
ST_61 : Operation 183 [5/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 183 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 7.20>
ST_62 : Operation 184 [4/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 184 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 7.20>
ST_63 : Operation 185 [3/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 185 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 7.20>
ST_64 : Operation 186 [2/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 186 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.20>
ST_65 : Operation 187 [1/12] (7.20ns)   --->   "%tmp_20 = fdiv float 1.000000e+00, %tmp_19" [Group_5/sample.c:2008]   --->   Operation 187 'fdiv' 'tmp_20' <Predicate = true> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 1.75>
ST_66 : Operation 188 [1/1] (1.75ns)   --->   "store float %tmp_20, float* %output_array_addr_1, align 4" [Group_5/sample.c:2008]   --->   Operation 188 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_66 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader6" [Group_5/sample.c:2007]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.33ns
The critical path consists of the following:
	wire read on port 'input_dim' [15]  (0 ns)
	'icmp' operation ('icmp', Group_5/sample.c:1987) [72]  (2.34 ns)
	'select' operation ('p_s', Group_5/sample.c:1987) [73]  (0.986 ns)
	'call' operation (Group_5/sample.c:1996) to 'k2c_affine_matmul.3' [74]  (0 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1767->Group_5/sample.c:2025) [26]  (1.35 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1767->Group_5/sample.c:2025) [26]  (0 ns)
	'icmp' operation ('tmp_i', Group_5/sample.c:1767->Group_5/sample.c:2025) [27]  (2.34 ns)

 <State 4>: 3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1768->Group_5/sample.c:2025) [32]  (0 ns)
	'add' operation ('j', Group_5/sample.c:1768->Group_5/sample.c:2025) [35]  (3 ns)

 <State 5>: 8.27ns
The critical path consists of the following:
	'load' operation ('output_array_load_2', Group_5/sample.c:1770->Group_5/sample.c:2025) on array 'output_array' [42]  (1.75 ns)
	'fadd' operation ('tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025) [43]  (6.51 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025) [43]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025) [43]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025) [43]  (6.51 ns)

 <State 9>: 8.27ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025) [43]  (6.51 ns)
	'store' operation (Group_5/sample.c:1770->Group_5/sample.c:2025) of variable 'tmp_i_16', Group_5/sample.c:1770->Group_5/sample.c:2025 on array 'output_array' [44]  (1.75 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2036) [52]  (0 ns)
	'icmp' operation ('exitcond3', Group_5/sample.c:2036) [54]  (2.34 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'load' operation ('output_array_load', Group_5/sample.c:2037) on array 'output_array' [58]  (1.75 ns)

 <State 12>: 7.86ns
The critical path consists of the following:
	'xor' operation ('tmp_24_neg', Group_5/sample.c:2037) [60]  (0.809 ns)
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 13>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 14>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 15>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 16>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 17>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 18>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 19>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_22', Group_5/sample.c:2037) [62]  (7.05 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', Group_5/sample.c:2037) [63]  (6.51 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', Group_5/sample.c:2037) [63]  (6.51 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', Group_5/sample.c:2037) [63]  (6.51 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', Group_5/sample.c:2037) [63]  (6.51 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', Group_5/sample.c:2037) [63]  (6.51 ns)

 <State 25>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 26>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 27>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 28>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 29>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 30>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 31>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 32>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 33>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 34>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 35>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 36>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_24', Group_5/sample.c:2037) [64]  (7.21 ns)

 <State 37>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2037) of variable 'tmp_24', Group_5/sample.c:2037 on array 'output_array' [65]  (1.75 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2007) [77]  (1.35 ns)

 <State 39>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2007) [77]  (0 ns)
	'getelementptr' operation ('output_array_addr_1', Group_5/sample.c:2008) [84]  (0 ns)
	'load' operation ('output_array_load_1', Group_5/sample.c:2008) on array 'output_array' [85]  (1.75 ns)

 <State 40>: 1.75ns
The critical path consists of the following:
	'load' operation ('output_array_load_1', Group_5/sample.c:2008) on array 'output_array' [85]  (1.75 ns)

 <State 41>: 7.86ns
The critical path consists of the following:
	'xor' operation ('tmp_29_neg', Group_5/sample.c:2008) [87]  (0.809 ns)
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 42>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 43>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 44>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 45>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 46>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 47>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 48>: 7.05ns
The critical path consists of the following:
	'fexp' operation ('tmp_18', Group_5/sample.c:2008) [89]  (7.05 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', Group_5/sample.c:2008) [90]  (6.51 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', Group_5/sample.c:2008) [90]  (6.51 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', Group_5/sample.c:2008) [90]  (6.51 ns)

 <State 52>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', Group_5/sample.c:2008) [90]  (6.51 ns)

 <State 53>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', Group_5/sample.c:2008) [90]  (6.51 ns)

 <State 54>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 55>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 56>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 57>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 58>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 59>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 60>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 61>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 62>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 63>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 64>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 65>: 7.21ns
The critical path consists of the following:
	'fdiv' operation ('tmp_20', Group_5/sample.c:2008) [91]  (7.21 ns)

 <State 66>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2008) of variable 'tmp_20', Group_5/sample.c:2008 on array 'output_array' [92]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
