{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2021", "@timestamp": "2021-07-22T00:50:35.000035-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2013", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "University of Aveiro/IEETA"}, "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Fast regular circuits for network-based Parallel data processing", "abstracts": "This paper is dedicated to the design, implementation, and evaluation of fast circuits executing operations that are frequently required in data processing which are: 1) discovering the maximum and minimum values in a given set of data; and 2) sorting data items. We found that minimizing the number of circuit components does not guarantee minimal hardware resources. This is because interconnections also influence the complexity significantly. Network-based circuits are often considered to be combinational. However, this does not mean that they are faster than sequential circuits solving the same problem because propagation delays can be considerable. We revised the existing network-based solutions and proposed regular circuits which provide a good compromise between hardware resources and performance. \u00a9 2013 AECE.", "correspondence": {"affiliation": {"city-group": "3810-193", "country": "Portugal", "@country": "prt", "organization": {"$": "University of Aveiro/IEETA"}}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Data processing", "@xml:lang": "eng"}, {"$": "Field-programmable gate arrays", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}, {"$": "Reconfigurable architectures", "@xml:lang": "eng"}, {"$": "Sorting", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Adv. Elec. Comp. Eng.", "website": {"ce:e-address": {"$": "http://www.aece.ro/displaypdf.php?year=2013&number=4&article=8", "@type": "url"}}, "@country": "rou", "issn": [{"$": "15827445", "@type": "print"}, {"$": "18447600", "@type": "electronic"}], "volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "@type": "j", "publicationyear": {"@first": "2013"}, "sourcetitle": "Advances in Electrical and Computer Engineering", "@srcid": "18000156702", "publicationdate": {"month": "11", "year": "2013", "date-text": {"@xfab-added": "true", "$": "November 2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "17", "@year": "2013", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "370463884", "@idtype": "PUI"}, {"$": "2013088265", "@idtype": "SNCPX"}, {"$": "84890199222", "@idtype": "SCP"}, {"$": "84890199222", "@idtype": "SGR"}], "ce:doi": "10.4316/AECE.2013.04008"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "G. Gapannini, F. Silvestri, and R. Baraglia, \"Sorting on GPU for large scale datasets: A through comparison,\" Information Processing and Management, 2012, vol. 48, no. 5, pp. 903-917.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A through comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Information Processing and Management"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs,\" The International Journal on Very Large Data Bases, vol. 21, no. 1, 2012, pp. 1-23.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "GPU Gems, Improved GPU Sorting. [Online]. Available: http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84890166479", "@idtype": "SGR"}}, "ref-text": "Improved GPU Sorting. [Online]", "ref-sourcetitle": "GPU Gems"}}, {"ref-fulltext": "M. Zuluada, P. Milder, and M. Puschel, \"Computer Generation of Streaming Sorting Networks,\" in Proc. 49thDesign Automation Conf., San Francisco, June, 2012, pp. 1245-1253.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer Generation of Streaming Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "in Proc. 49thDesign Automation Conf."}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley, 1973.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "ref-title": {"ref-titletext": "The Art of Computer Programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Sorting and Searching Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}}}, {"ref-fulltext": "K.E. Batcher, \"Sorting networks and their applications,\" in Proc. AFIPS Spring Joint Computer Conf., USA, 1968, pp. 307-314.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "in Proc. AFIPS Spring Joint Computer Conf."}}, {"ref-fulltext": "Xilinx Inc., Zynq-7000, All Programmable SoC, 2013. [Online]. Available: http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84890180847", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc., Zynq-7000, All Programmable SoC [Online]"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems,\" in Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09, USA, 2009, pp. 39-46.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "in Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09"}}, {"ref-fulltext": "J. Ortiz and D. Andrews, \"A Configurable High-Throughput Linear Sorter System,\" in Proc. of IEEE Int. Symp. on Parallel & Distributed Processing, April, 2010, pp. 1-8.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "A Configurable High-Throughput Linear Sorter System"}, "refd-itemidlist": {"itemid": {"$": "77954039034", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D."}]}, "ref-sourcetitle": "in Proc. of IEEE Int. Symp. on Parallel & Distributed Processing"}}, {"ref-fulltext": "D.J. Greaves and S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs,\" in Proc. 16thIEEE Int. Symp. on Field-Programmable Custom Computing Machines - FCCM'08, USA, 2008, pp. 3-12.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "in Proc. 16thIEEE Int. Symp. on Field-Programmable Custom Computing Machines - FCCM'08"}}, {"ref-fulltext": "S. Che, J. Li, J.W. Sheaffer, K. Skadron, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs,\" in Proc. Symp. on Application Specific Processors - SASP'08, USA, 2008, pp. 101-107.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating Compute-Intensive Applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Che", "ce:indexed-name": "Che S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffer", "ce:indexed-name": "Sheaffer J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadron", "ce:indexed-name": "Skadron K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "in Proc. Symp. on Application Specific Processors - SASP'08"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices. Ph. D. thesis, ETH, Zurich, 2010.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph. D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "D. Koch and J. Torresen, \"FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting,\" in Proc. 19thACM/SIGDA Int. Symp. on Field Programmable Gate Arrays - FPGA'11, USA, 2011, pp. 45-54.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "in Proc. 19thACM/SIGDA Int. Symp. on Field Programmable Gate Arrays - FPGA'11"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting,\" in Proc. 21stInt. Conf. on Field-Programmable Logic and Applications - FPL'11, Greece, 2011, pp. 405-410.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "in Proc. 21stInt. Conf. on Field-Programmable Logic and Applications - FPL'11"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs,\" in Proc. IEEE Int. Symp. on Parallel & Distributed Processing - IPDPS'10, USA, 2010, pp. 1-10.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "in Proc. IEEE Int. Symp. on Parallel & Distributed Processing - IPDPS'10"}}, {"ref-fulltext": "N. Satish, M. Harris, and M. Garland, \"Designing efficient sorting algorithms for manycore GPUs,\" in Proc. IEEE Int. Symp. on Parallel & Distributed Processing - IPDPS'09, Italy, 2009, pp. 1-10.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "Italy", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "in Proc. IEEE Int. Symp. on Parallel & Distributed Processing - IPDPS'09"}}, {"ref-fulltext": "D. Cederman and P. Tsigas, \"A practical quicksort algorithm for graphics processors,\" in Proc. 16thAnnual European Symp. on Algorithms - ESA'08, Germany, 2008, pp. 246-258.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-text": "Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "in Proc. 16thAnnual European Symp. on Algorithms - ESA'08"}}, {"ref-fulltext": "C. Grozea, Z. Bankovic, and P. Laskov, \"FPGA vs. Multi-Core CPUs vs. GPUs,\" in Facing the multicore-challenge, R. Keller, D. Kramer, and J.P. Weiss (Eds), Springer-Verlag Berlin, Heidelberg, 2010, pp. 105-117.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-Core CPUs vs. GPUs"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "R. Keller, D. Kramer, and J.P. Weiss (Eds), Springer-Verlag Berlin, Heidelberg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "in Facing the multicore-challenge"}}, {"ref-fulltext": "M. Edahiro, \"Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration,\" in Proc. 18thAsia and South Pacific Design Automation Conf. - ASP-DAC'09, Japan, 2009, pp. 230-233.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-text": "Japan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "in Proc. 18th Asia and South Pacific Design Automation Conf. - ASP-DAC'09"}}, {"ref-fulltext": "H.S. Stone, \"Parallel Processing with the Perfect Shuffle,\" IEEE Transactions on Computers, vol. C-20, (2), 1971.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "1971"}, "ref-title": {"ref-titletext": "\"Parallel Processing with the Perfect Shuffle"}, "refd-itemidlist": {"itemid": {"$": "0015017871", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "C-20", "@issue": "2"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.S.", "@_fa": "true", "ce:surname": "Stone", "ce:indexed-name": "Stone H.S."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "4", "eid": "2-s2.0-84890199222", "dc:description": "This paper is dedicated to the design, implementation, and evaluation of fast circuits executing operations that are frequently required in data processing which are: 1) discovering the maximum and minimum values in a given set of data; and 2) sorting data items. We found that minimizing the number of circuit components does not guarantee minimal hardware resources. This is because interconnections also influence the complexity significantly. Network-based circuits are often considered to be combinational. However, this does not mean that they are faster than sequential circuits solving the same problem because propagation delays can be considerable. We revised the existing network-based solutions and proposed regular circuits which provide a good compromise between hardware resources and performance. \u00a9 2013 AECE.", "prism:coverDate": "2013-11-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84890199222", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84890199222"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84890199222&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84890199222&origin=inward"}], "prism:publicationName": "Advances in Electrical and Computer Engineering", "source-id": "18000156702", "citedby-count": "13", "prism:volume": "13", "subtype": "ar", "prism:pageRange": "47-50", "dc:title": "Fast regular circuits for network-based Parallel data processing", "prism:endingPage": "50", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.4316/AECE.2013.04008", "prism:issn": "15827445 18447600", "prism:startingPage": "47", "dc:identifier": "SCOPUS_ID:84890199222"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "Field-programmable gate arrays"}, {"@_fa": "true", "$": "Parallel processing"}, {"@_fa": "true", "$": "Reconfigurable architectures"}, {"@_fa": "true", "$": "Sorting"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}