// Seed: 3097095709
module module_0 (
    input  id_0,
    input  id_1
    , id_3,
    output id_2
);
  tri1 id_4;
  always @(posedge id_3, posedge 1);
  logic id_5;
  assign id_4[1] = 1'b0;
  type_8 id_6 (
      .id_0(1),
      .id_1(1),
      .id_2({1, (id_5)}),
      .id_3(id_0),
      .id_4(1'b0)
  );
  assign id_2 = 1 ^ id_0;
endmodule
