{
  "module_name": "vsp1_regs.h",
  "hash_id": "2e37c8c2661a15ffe5aa4cc00726cddf83310326d75f2fe2a0c74a5e72569017",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/renesas/vsp1/vsp1_regs.h",
  "human_readable_source": " \n \n\n#ifndef __VSP1_REGS_H__\n#define __VSP1_REGS_H__\n\n \n\n#define VI6_CMD(n)\t\t\t(0x0000 + (n) * 4)\n#define VI6_CMD_UPDHDR\t\t\tBIT(4)\n#define VI6_CMD_STRCMD\t\t\tBIT(0)\n\n#define VI6_CLK_DCSWT\t\t\t0x0018\n#define VI6_CLK_DCSWT_CSTPW_MASK\t(0xff << 8)\n#define VI6_CLK_DCSWT_CSTPW_SHIFT\t8\n#define VI6_CLK_DCSWT_CSTRW_MASK\t(0xff << 0)\n#define VI6_CLK_DCSWT_CSTRW_SHIFT\t0\n\n#define VI6_SRESET\t\t\t0x0028\n#define VI6_SRESET_SRTS(n)\t\tBIT(n)\n\n#define VI6_STATUS\t\t\t0x0038\n#define VI6_STATUS_FLD_STD(n)\t\tBIT((n) + 28)\n#define VI6_STATUS_SYS_ACT(n)\t\tBIT((n) + 8)\n\n#define VI6_WPF_IRQ_ENB(n)\t\t(0x0048 + (n) * 12)\n#define VI6_WPF_IRQ_ENB_UNDE\t\tBIT(16)\n#define VI6_WPF_IRQ_ENB_DFEE\t\tBIT(1)\n#define VI6_WPF_IRQ_ENB_FREE\t\tBIT(0)\n\n#define VI6_WPF_IRQ_STA(n)\t\t(0x004c + (n) * 12)\n#define VI6_WPF_IRQ_STA_UND\t\tBIT(16)\n#define VI6_WPF_IRQ_STA_DFE\t\tBIT(1)\n#define VI6_WPF_IRQ_STA_FRE\t\tBIT(0)\n\n#define VI6_DISP_IRQ_ENB(n)\t\t(0x0078 + (n) * 60)\n#define VI6_DISP_IRQ_ENB_DSTE\t\tBIT(8)\n#define VI6_DISP_IRQ_ENB_MAEE\t\tBIT(5)\n#define VI6_DISP_IRQ_ENB_LNEE(n)\tBIT(n)\n\n#define VI6_DISP_IRQ_STA(n)\t\t(0x007c + (n) * 60)\n#define VI6_DISP_IRQ_STA_DST\t\tBIT(8)\n#define VI6_DISP_IRQ_STA_MAE\t\tBIT(5)\n#define VI6_DISP_IRQ_STA_LNE(n)\t\tBIT(n)\n\n#define VI6_WPF_LINE_COUNT(n)\t\t(0x0084 + (n) * 4)\n#define VI6_WPF_LINE_COUNT_MASK\t\t(0x1fffff << 0)\n\n \n\n#define VI6_DL_CTRL\t\t\t0x0100\n#define VI6_DL_CTRL_AR_WAIT_MASK\t(0xffff << 16)\n#define VI6_DL_CTRL_AR_WAIT_SHIFT\t16\n#define VI6_DL_CTRL_DC2\t\t\tBIT(12)\n#define VI6_DL_CTRL_DC1\t\t\tBIT(8)\n#define VI6_DL_CTRL_DC0\t\t\tBIT(4)\n#define VI6_DL_CTRL_CFM0\t\tBIT(2)\n#define VI6_DL_CTRL_NH0\t\t\tBIT(1)\n#define VI6_DL_CTRL_DLE\t\t\tBIT(0)\n\n#define VI6_DL_HDR_ADDR(n)\t\t(0x0104 + (n) * 4)\n\n#define VI6_DL_SWAP\t\t\t0x0114\n#define VI6_DL_SWAP_LWS\t\t\tBIT(2)\n#define VI6_DL_SWAP_WDS\t\t\tBIT(1)\n#define VI6_DL_SWAP_BTS\t\t\tBIT(0)\n\n#define VI6_DL_EXT_CTRL(n)\t\t(0x011c + (n) * 36)\n#define VI6_DL_EXT_CTRL_NWE\t\tBIT(16)\n#define VI6_DL_EXT_CTRL_POLINT_MASK\t(0x3f << 8)\n#define VI6_DL_EXT_CTRL_POLINT_SHIFT\t8\n#define VI6_DL_EXT_CTRL_DLPRI\t\tBIT(5)\n#define VI6_DL_EXT_CTRL_EXPRI\t\tBIT(4)\n#define VI6_DL_EXT_CTRL_EXT\t\tBIT(0)\n\n#define VI6_DL_EXT_AUTOFLD_INT\t\tBIT(0)\n\n#define VI6_DL_BODY_SIZE\t\t0x0120\n#define VI6_DL_BODY_SIZE_UPD\t\tBIT(24)\n#define VI6_DL_BODY_SIZE_BS_MASK\t(0x1ffff << 0)\n#define VI6_DL_BODY_SIZE_BS_SHIFT\t0\n\n \n\n#define VI6_RPF_OFFSET\t\t\t0x100\n\n#define VI6_RPF_SRC_BSIZE\t\t0x0300\n#define VI6_RPF_SRC_BSIZE_BHSIZE_MASK\t(0x1fff << 16)\n#define VI6_RPF_SRC_BSIZE_BHSIZE_SHIFT\t16\n#define VI6_RPF_SRC_BSIZE_BVSIZE_MASK\t(0x1fff << 0)\n#define VI6_RPF_SRC_BSIZE_BVSIZE_SHIFT\t0\n\n#define VI6_RPF_SRC_ESIZE\t\t0x0304\n#define VI6_RPF_SRC_ESIZE_EHSIZE_MASK\t(0x1fff << 16)\n#define VI6_RPF_SRC_ESIZE_EHSIZE_SHIFT\t16\n#define VI6_RPF_SRC_ESIZE_EVSIZE_MASK\t(0x1fff << 0)\n#define VI6_RPF_SRC_ESIZE_EVSIZE_SHIFT\t0\n\n#define VI6_RPF_INFMT\t\t\t0x0308\n#define VI6_RPF_INFMT_VIR\t\tBIT(28)\n#define VI6_RPF_INFMT_CIPM\t\tBIT(16)\n#define VI6_RPF_INFMT_SPYCS\t\tBIT(15)\n#define VI6_RPF_INFMT_SPUVS\t\tBIT(14)\n#define VI6_RPF_INFMT_CEXT_ZERO\t\t(0 << 12)\n#define VI6_RPF_INFMT_CEXT_EXT\t\t(1 << 12)\n#define VI6_RPF_INFMT_CEXT_ONE\t\t(2 << 12)\n#define VI6_RPF_INFMT_CEXT_MASK\t\t(3 << 12)\n#define VI6_RPF_INFMT_RDTM_BT601\t(0 << 9)\n#define VI6_RPF_INFMT_RDTM_BT601_EXT\t(1 << 9)\n#define VI6_RPF_INFMT_RDTM_BT709\t(2 << 9)\n#define VI6_RPF_INFMT_RDTM_BT709_EXT\t(3 << 9)\n#define VI6_RPF_INFMT_RDTM_MASK\t\t(7 << 9)\n#define VI6_RPF_INFMT_CSC\t\tBIT(8)\n#define VI6_RPF_INFMT_RDFMT_MASK\t(0x7f << 0)\n#define VI6_RPF_INFMT_RDFMT_SHIFT\t0\n\n#define VI6_RPF_DSWAP\t\t\t0x030c\n#define VI6_RPF_DSWAP_A_LLS\t\tBIT(11)\n#define VI6_RPF_DSWAP_A_LWS\t\tBIT(10)\n#define VI6_RPF_DSWAP_A_WDS\t\tBIT(9)\n#define VI6_RPF_DSWAP_A_BTS\t\tBIT(8)\n#define VI6_RPF_DSWAP_P_LLS\t\tBIT(3)\n#define VI6_RPF_DSWAP_P_LWS\t\tBIT(2)\n#define VI6_RPF_DSWAP_P_WDS\t\tBIT(1)\n#define VI6_RPF_DSWAP_P_BTS\t\tBIT(0)\n\n#define VI6_RPF_LOC\t\t\t0x0310\n#define VI6_RPF_LOC_HCOORD_MASK\t\t(0x1fff << 16)\n#define VI6_RPF_LOC_HCOORD_SHIFT\t16\n#define VI6_RPF_LOC_VCOORD_MASK\t\t(0x1fff << 0)\n#define VI6_RPF_LOC_VCOORD_SHIFT\t0\n\n#define VI6_RPF_ALPH_SEL\t\t0x0314\n#define VI6_RPF_ALPH_SEL_ASEL_PACKED\t(0 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_8B_PLANE\t(1 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_SELECT\t(2 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_1B_PLANE\t(3 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_FIXED\t(4 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_MASK\t(7 << 28)\n#define VI6_RPF_ALPH_SEL_ASEL_SHIFT\t28\n#define VI6_RPF_ALPH_SEL_IROP_MASK\t(0xf << 24)\n#define VI6_RPF_ALPH_SEL_IROP_SHIFT\t24\n#define VI6_RPF_ALPH_SEL_BSEL\t\tBIT(23)\n#define VI6_RPF_ALPH_SEL_AEXT_ZERO\t(0 << 18)\n#define VI6_RPF_ALPH_SEL_AEXT_EXT\t(1 << 18)\n#define VI6_RPF_ALPH_SEL_AEXT_ONE\t(2 << 18)\n#define VI6_RPF_ALPH_SEL_AEXT_MASK\t(3 << 18)\n#define VI6_RPF_ALPH_SEL_ALPHA1_MASK\t(0xff << 8)\n#define VI6_RPF_ALPH_SEL_ALPHA1_SHIFT\t8\n#define VI6_RPF_ALPH_SEL_ALPHA0_MASK\t(0xff << 0)\n#define VI6_RPF_ALPH_SEL_ALPHA0_SHIFT\t0\n\n#define VI6_RPF_VRTCOL_SET\t\t0x0318\n#define VI6_RPF_VRTCOL_SET_LAYA_MASK\t(0xff << 24)\n#define VI6_RPF_VRTCOL_SET_LAYA_SHIFT\t24\n#define VI6_RPF_VRTCOL_SET_LAYR_MASK\t(0xff << 16)\n#define VI6_RPF_VRTCOL_SET_LAYR_SHIFT\t16\n#define VI6_RPF_VRTCOL_SET_LAYG_MASK\t(0xff << 8)\n#define VI6_RPF_VRTCOL_SET_LAYG_SHIFT\t8\n#define VI6_RPF_VRTCOL_SET_LAYB_MASK\t(0xff << 0)\n#define VI6_RPF_VRTCOL_SET_LAYB_SHIFT\t0\n\n#define VI6_RPF_MSK_CTRL\t\t0x031c\n#define VI6_RPF_MSK_CTRL_MSK_EN\t\tBIT(24)\n#define VI6_RPF_MSK_CTRL_MGR_MASK\t(0xff << 16)\n#define VI6_RPF_MSK_CTRL_MGR_SHIFT\t16\n#define VI6_RPF_MSK_CTRL_MGG_MASK\t(0xff << 8)\n#define VI6_RPF_MSK_CTRL_MGG_SHIFT\t8\n#define VI6_RPF_MSK_CTRL_MGB_MASK\t(0xff << 0)\n#define VI6_RPF_MSK_CTRL_MGB_SHIFT\t0\n\n#define VI6_RPF_MSK_SET0\t\t0x0320\n#define VI6_RPF_MSK_SET1\t\t0x0324\n#define VI6_RPF_MSK_SET_MSA_MASK\t(0xff << 24)\n#define VI6_RPF_MSK_SET_MSA_SHIFT\t24\n#define VI6_RPF_MSK_SET_MSR_MASK\t(0xff << 16)\n#define VI6_RPF_MSK_SET_MSR_SHIFT\t16\n#define VI6_RPF_MSK_SET_MSG_MASK\t(0xff << 8)\n#define VI6_RPF_MSK_SET_MSG_SHIFT\t8\n#define VI6_RPF_MSK_SET_MSB_MASK\t(0xff << 0)\n#define VI6_RPF_MSK_SET_MSB_SHIFT\t0\n\n#define VI6_RPF_CKEY_CTRL\t\t0x0328\n#define VI6_RPF_CKEY_CTRL_CV\t\tBIT(4)\n#define VI6_RPF_CKEY_CTRL_SAPE1\t\tBIT(1)\n#define VI6_RPF_CKEY_CTRL_SAPE0\t\tBIT(0)\n\n#define VI6_RPF_CKEY_SET0\t\t0x032c\n#define VI6_RPF_CKEY_SET1\t\t0x0330\n#define VI6_RPF_CKEY_SET_AP_MASK\t(0xff << 24)\n#define VI6_RPF_CKEY_SET_AP_SHIFT\t24\n#define VI6_RPF_CKEY_SET_R_MASK\t\t(0xff << 16)\n#define VI6_RPF_CKEY_SET_R_SHIFT\t16\n#define VI6_RPF_CKEY_SET_GY_MASK\t(0xff << 8)\n#define VI6_RPF_CKEY_SET_GY_SHIFT\t8\n#define VI6_RPF_CKEY_SET_B_MASK\t\t(0xff << 0)\n#define VI6_RPF_CKEY_SET_B_SHIFT\t0\n\n#define VI6_RPF_SRCM_PSTRIDE\t\t0x0334\n#define VI6_RPF_SRCM_PSTRIDE_Y_SHIFT\t16\n#define VI6_RPF_SRCM_PSTRIDE_C_SHIFT\t0\n\n#define VI6_RPF_SRCM_ASTRIDE\t\t0x0338\n#define VI6_RPF_SRCM_PSTRIDE_A_SHIFT\t0\n\n#define VI6_RPF_SRCM_ADDR_Y\t\t0x033c\n#define VI6_RPF_SRCM_ADDR_C0\t\t0x0340\n#define VI6_RPF_SRCM_ADDR_C1\t\t0x0344\n#define VI6_RPF_SRCM_ADDR_AI\t\t0x0348\n\n#define VI6_RPF_MULT_ALPHA\t\t0x036c\n#define VI6_RPF_MULT_ALPHA_A_MMD_NONE\t(0 << 12)\n#define VI6_RPF_MULT_ALPHA_A_MMD_RATIO\t(1 << 12)\n#define VI6_RPF_MULT_ALPHA_P_MMD_NONE\t(0 << 8)\n#define VI6_RPF_MULT_ALPHA_P_MMD_RATIO\t(1 << 8)\n#define VI6_RPF_MULT_ALPHA_P_MMD_IMAGE\t(2 << 8)\n#define VI6_RPF_MULT_ALPHA_P_MMD_BOTH\t(3 << 8)\n#define VI6_RPF_MULT_ALPHA_RATIO_MASK\t(0xff << 0)\n#define VI6_RPF_MULT_ALPHA_RATIO_SHIFT\t0\n\n#define VI6_RPF_EXT_INFMT0\t\t0x0370\n#define VI6_RPF_EXT_INFMT0_F2B\t\tBIT(12)\n#define VI6_RPF_EXT_INFMT0_IPBD_Y_8\t(0 << 8)\n#define VI6_RPF_EXT_INFMT0_IPBD_Y_10\t(1 << 8)\n#define VI6_RPF_EXT_INFMT0_IPBD_Y_12\t(2 << 8)\n#define VI6_RPF_EXT_INFMT0_IPBD_C_8\t(0 << 4)\n#define VI6_RPF_EXT_INFMT0_IPBD_C_10\t(1 << 4)\n#define VI6_RPF_EXT_INFMT0_IPBD_C_12\t(2 << 4)\n#define VI6_RPF_EXT_INFMT0_BYPP_M1_RGB10\t(3 << 0)\n\n#define VI6_RPF_EXT_INFMT1\t\t0x0374\n#define VI6_RPF_EXT_INFMT1_PACK_CPOS(a, b, c, d) \\\n\t(((a) << 24) | ((b) << 16) | ((c) << 8) | ((d) << 0))\n\n#define VI6_RPF_EXT_INFMT2\t\t0x0378\n#define VI6_RPF_EXT_INFMT2_PACK_CLEN(a, b, c, d) \\\n\t(((a) << 24) | ((b) << 16) | ((c) << 8) | ((d) << 0))\n\n#define VI6_RPF_BRDITH_CTRL\t\t0x03e0\n#define VI6_RPF_BRDITH_CTRL_ODE\t\tBIT(8)\n#define VI6_RPF_BRDITH_CTRL_CBRM\tBIT(0)\n\n \n\n#define VI6_WPF_OFFSET\t\t\t0x100\n\n#define VI6_WPF_SRCRPF\t\t\t0x1000\n#define VI6_WPF_SRCRPF_VIRACT_DIS\t(0 << 28)\n#define VI6_WPF_SRCRPF_VIRACT_SUB\t(1 << 28)\n#define VI6_WPF_SRCRPF_VIRACT_MST\t(2 << 28)\n#define VI6_WPF_SRCRPF_VIRACT_MASK\t(3 << 28)\n#define VI6_WPF_SRCRPF_VIRACT2_DIS\t(0 << 24)\n#define VI6_WPF_SRCRPF_VIRACT2_SUB\t(1 << 24)\n#define VI6_WPF_SRCRPF_VIRACT2_MST\t(2 << 24)\n#define VI6_WPF_SRCRPF_VIRACT2_MASK\t(3 << 24)\n#define VI6_WPF_SRCRPF_RPF_ACT_DIS(n)\t(0 << ((n) * 2))\n#define VI6_WPF_SRCRPF_RPF_ACT_SUB(n)\t(1 << ((n) * 2))\n#define VI6_WPF_SRCRPF_RPF_ACT_MST(n)\t(2 << ((n) * 2))\n#define VI6_WPF_SRCRPF_RPF_ACT_MASK(n)\t(3 << ((n) * 2))\n\n#define VI6_WPF_HSZCLIP\t\t\t0x1004\n#define VI6_WPF_VSZCLIP\t\t\t0x1008\n#define VI6_WPF_SZCLIP_EN\t\tBIT(28)\n#define VI6_WPF_SZCLIP_OFST_MASK\t(0xff << 16)\n#define VI6_WPF_SZCLIP_OFST_SHIFT\t16\n#define VI6_WPF_SZCLIP_SIZE_MASK\t(0xfff << 0)\n#define VI6_WPF_SZCLIP_SIZE_SHIFT\t0\n\n#define VI6_WPF_OUTFMT\t\t\t0x100c\n#define VI6_WPF_OUTFMT_PDV_MASK\t\t(0xff << 24)\n#define VI6_WPF_OUTFMT_PDV_SHIFT\t24\n#define VI6_WPF_OUTFMT_PXA\t\tBIT(23)\n#define VI6_WPF_OUTFMT_ROT\t\tBIT(18)\n#define VI6_WPF_OUTFMT_HFLP\t\tBIT(17)\n#define VI6_WPF_OUTFMT_FLP\t\tBIT(16)\n#define VI6_WPF_OUTFMT_SPYCS\t\tBIT(15)\n#define VI6_WPF_OUTFMT_SPUVS\t\tBIT(14)\n#define VI6_WPF_OUTFMT_DITH_DIS\t\t(0 << 12)\n#define VI6_WPF_OUTFMT_DITH_EN\t\t(3 << 12)\n#define VI6_WPF_OUTFMT_DITH_MASK\t(3 << 12)\n#define VI6_WPF_OUTFMT_WRTM_BT601\t(0 << 9)\n#define VI6_WPF_OUTFMT_WRTM_BT601_EXT\t(1 << 9)\n#define VI6_WPF_OUTFMT_WRTM_BT709\t(2 << 9)\n#define VI6_WPF_OUTFMT_WRTM_BT709_EXT\t(3 << 9)\n#define VI6_WPF_OUTFMT_WRTM_MASK\t(7 << 9)\n#define VI6_WPF_OUTFMT_CSC\t\tBIT(8)\n#define VI6_WPF_OUTFMT_WRFMT_MASK\t(0x7f << 0)\n#define VI6_WPF_OUTFMT_WRFMT_SHIFT\t0\n\n#define VI6_WPF_DSWAP\t\t\t0x1010\n#define VI6_WPF_DSWAP_P_LLS\t\tBIT(3)\n#define VI6_WPF_DSWAP_P_LWS\t\tBIT(2)\n#define VI6_WPF_DSWAP_P_WDS\t\tBIT(1)\n#define VI6_WPF_DSWAP_P_BTS\t\tBIT(0)\n\n#define VI6_WPF_RNDCTRL\t\t\t0x1014\n#define VI6_WPF_RNDCTRL_CBRM\t\tBIT(28)\n#define VI6_WPF_RNDCTRL_ABRM_TRUNC\t(0 << 24)\n#define VI6_WPF_RNDCTRL_ABRM_ROUND\t(1 << 24)\n#define VI6_WPF_RNDCTRL_ABRM_THRESH\t(2 << 24)\n#define VI6_WPF_RNDCTRL_ABRM_MASK\t(3 << 24)\n#define VI6_WPF_RNDCTRL_ATHRESH_MASK\t(0xff << 16)\n#define VI6_WPF_RNDCTRL_ATHRESH_SHIFT\t16\n#define VI6_WPF_RNDCTRL_CLMD_FULL\t(0 << 12)\n#define VI6_WPF_RNDCTRL_CLMD_CLIP\t(1 << 12)\n#define VI6_WPF_RNDCTRL_CLMD_EXT\t(2 << 12)\n#define VI6_WPF_RNDCTRL_CLMD_MASK\t(3 << 12)\n\n#define VI6_WPF_ROT_CTRL\t\t0x1018\n#define VI6_WPF_ROT_CTRL_LN16\t\tBIT(17)\n#define VI6_WPF_ROT_CTRL_LMEM_WD_MASK\t(0x1fff << 0)\n#define VI6_WPF_ROT_CTRL_LMEM_WD_SHIFT\t0\n\n#define VI6_WPF_DSTM_STRIDE_Y\t\t0x101c\n#define VI6_WPF_DSTM_STRIDE_C\t\t0x1020\n#define VI6_WPF_DSTM_ADDR_Y\t\t0x1024\n#define VI6_WPF_DSTM_ADDR_C0\t\t0x1028\n#define VI6_WPF_DSTM_ADDR_C1\t\t0x102c\n\n#define VI6_WPF_WRBCK_CTRL(n)\t\t(0x1034 + (n) * 0x100)\n#define VI6_WPF_WRBCK_CTRL_WBMD\t\tBIT(0)\n\n \n\n#define VI6_UIF_OFFSET\t\t\t0x100\n\n#define VI6_UIF_DISCOM_DOCMCR\t\t0x1c00\n#define VI6_UIF_DISCOM_DOCMCR_CMPRU\tBIT(16)\n#define VI6_UIF_DISCOM_DOCMCR_CMPR\tBIT(0)\n\n#define VI6_UIF_DISCOM_DOCMSTR\t\t0x1c04\n#define VI6_UIF_DISCOM_DOCMSTR_CMPPRE\tBIT(1)\n#define VI6_UIF_DISCOM_DOCMSTR_CMPST\tBIT(0)\n\n#define VI6_UIF_DISCOM_DOCMCLSTR\t0x1c08\n#define VI6_UIF_DISCOM_DOCMCLSTR_CMPCLPRE\tBIT(1)\n#define VI6_UIF_DISCOM_DOCMCLSTR_CMPCLST\tBIT(0)\n\n#define VI6_UIF_DISCOM_DOCMIENR\t\t0x1c0c\n#define VI6_UIF_DISCOM_DOCMIENR_CMPPREIEN\tBIT(1)\n#define VI6_UIF_DISCOM_DOCMIENR_CMPIEN\t\tBIT(0)\n\n#define VI6_UIF_DISCOM_DOCMMDR\t\t0x1c10\n#define VI6_UIF_DISCOM_DOCMMDR_INTHRH(n)\t((n) << 16)\n\n#define VI6_UIF_DISCOM_DOCMPMR\t\t0x1c14\n#define VI6_UIF_DISCOM_DOCMPMR_CMPDFF(n)\t((n) << 17)\n#define VI6_UIF_DISCOM_DOCMPMR_CMPDFA(n)\t((n) << 8)\n#define VI6_UIF_DISCOM_DOCMPMR_CMPDAUF\t\tBIT(7)\n#define VI6_UIF_DISCOM_DOCMPMR_SEL(n)\t\t((n) << 0)\n\n#define VI6_UIF_DISCOM_DOCMECRCR\t0x1c18\n#define VI6_UIF_DISCOM_DOCMCCRCR\t0x1c1c\n#define VI6_UIF_DISCOM_DOCMSPXR\t\t0x1c20\n#define VI6_UIF_DISCOM_DOCMSPYR\t\t0x1c24\n#define VI6_UIF_DISCOM_DOCMSZXR\t\t0x1c28\n#define VI6_UIF_DISCOM_DOCMSZYR\t\t0x1c2c\n\n \n\n#define VI6_DPR_RPF_ROUTE(n)\t\t(0x2000 + (n) * 4)\n\n#define VI6_DPR_WPF_FPORCH(n)\t\t(0x2014 + (n) * 4)\n#define VI6_DPR_WPF_FPORCH_FP_WPFN\t(5 << 8)\n\n#define VI6_DPR_SRU_ROUTE\t\t0x2024\n#define VI6_DPR_UDS_ROUTE(n)\t\t(0x2028 + (n) * 4)\n#define VI6_DPR_LUT_ROUTE\t\t0x203c\n#define VI6_DPR_CLU_ROUTE\t\t0x2040\n#define VI6_DPR_HST_ROUTE\t\t0x2044\n#define VI6_DPR_HSI_ROUTE\t\t0x2048\n#define VI6_DPR_BRU_ROUTE\t\t0x204c\n#define VI6_DPR_ILV_BRS_ROUTE\t\t0x2050\n#define VI6_DPR_ROUTE_BRSSEL\t\tBIT(28)\n#define VI6_DPR_ROUTE_FXA_MASK\t\t(0xff << 16)\n#define VI6_DPR_ROUTE_FXA_SHIFT\t\t16\n#define VI6_DPR_ROUTE_FP_MASK\t\t(0x3f << 8)\n#define VI6_DPR_ROUTE_FP_SHIFT\t\t8\n#define VI6_DPR_ROUTE_RT_MASK\t\t(0x3f << 0)\n#define VI6_DPR_ROUTE_RT_SHIFT\t\t0\n\n#define VI6_DPR_HGO_SMPPT\t\t0x2054\n#define VI6_DPR_HGT_SMPPT\t\t0x2058\n#define VI6_DPR_SMPPT_TGW_MASK\t\t(7 << 8)\n#define VI6_DPR_SMPPT_TGW_SHIFT\t\t8\n#define VI6_DPR_SMPPT_PT_MASK\t\t(0x3f << 0)\n#define VI6_DPR_SMPPT_PT_SHIFT\t\t0\n\n#define VI6_DPR_UIF_ROUTE(n)\t\t(0x2074 + (n) * 4)\n\n#define VI6_DPR_NODE_RPF(n)\t\t(n)\n#define VI6_DPR_NODE_UIF(n)\t\t(12 + (n))\n#define VI6_DPR_NODE_SRU\t\t16\n#define VI6_DPR_NODE_UDS(n)\t\t(17 + (n))\n#define VI6_DPR_NODE_LUT\t\t22\n#define VI6_DPR_NODE_BRU_IN(n)\t\t(((n) <= 3) ? 23 + (n) : 49)\n#define VI6_DPR_NODE_BRU_OUT\t\t27\n#define VI6_DPR_NODE_CLU\t\t29\n#define VI6_DPR_NODE_HST\t\t30\n#define VI6_DPR_NODE_HSI\t\t31\n#define VI6_DPR_NODE_BRS_IN(n)\t\t(38 + (n))\n#define VI6_DPR_NODE_LIF\t\t55\t\t \n#define VI6_DPR_NODE_WPF(n)\t\t(56 + (n))\n#define VI6_DPR_NODE_UNUSED\t\t63\n\n \n\n#define VI6_SRU_CTRL0\t\t\t0x2200\n#define VI6_SRU_CTRL0_PARAM0_MASK\t(0x1ff << 16)\n#define VI6_SRU_CTRL0_PARAM0_SHIFT\t16\n#define VI6_SRU_CTRL0_PARAM1_MASK\t(0x1f << 8)\n#define VI6_SRU_CTRL0_PARAM1_SHIFT\t8\n#define VI6_SRU_CTRL0_MODE_UPSCALE\t(4 << 4)\n#define VI6_SRU_CTRL0_PARAM2\t\tBIT(3)\n#define VI6_SRU_CTRL0_PARAM3\t\tBIT(2)\n#define VI6_SRU_CTRL0_PARAM4\t\tBIT(1)\n#define VI6_SRU_CTRL0_EN\t\tBIT(0)\n\n#define VI6_SRU_CTRL1\t\t\t0x2204\n#define VI6_SRU_CTRL1_PARAM5\t\t0x7ff\n\n#define VI6_SRU_CTRL2\t\t\t0x2208\n#define VI6_SRU_CTRL2_PARAM6_SHIFT\t16\n#define VI6_SRU_CTRL2_PARAM7_SHIFT\t8\n#define VI6_SRU_CTRL2_PARAM8_SHIFT\t0\n\n \n\n#define VI6_UDS_OFFSET\t\t\t0x100\n\n#define VI6_UDS_CTRL\t\t\t0x2300\n#define VI6_UDS_CTRL_AMD\t\tBIT(30)\n#define VI6_UDS_CTRL_FMD\t\tBIT(29)\n#define VI6_UDS_CTRL_BLADV\t\tBIT(28)\n#define VI6_UDS_CTRL_AON\t\tBIT(25)\n#define VI6_UDS_CTRL_ATHON\t\tBIT(24)\n#define VI6_UDS_CTRL_BC\t\t\tBIT(20)\n#define VI6_UDS_CTRL_NE_A\t\tBIT(19)\n#define VI6_UDS_CTRL_NE_RCR\t\tBIT(18)\n#define VI6_UDS_CTRL_NE_GY\t\tBIT(17)\n#define VI6_UDS_CTRL_NE_BCB\t\tBIT(16)\n#define VI6_UDS_CTRL_AMDSLH\t\tBIT(2)\n#define VI6_UDS_CTRL_TDIPC\t\tBIT(1)\n\n#define VI6_UDS_SCALE\t\t\t0x2304\n#define VI6_UDS_SCALE_HMANT_MASK\t(0xf << 28)\n#define VI6_UDS_SCALE_HMANT_SHIFT\t28\n#define VI6_UDS_SCALE_HFRAC_MASK\t(0xfff << 16)\n#define VI6_UDS_SCALE_HFRAC_SHIFT\t16\n#define VI6_UDS_SCALE_VMANT_MASK\t(0xf << 12)\n#define VI6_UDS_SCALE_VMANT_SHIFT\t12\n#define VI6_UDS_SCALE_VFRAC_MASK\t(0xfff << 0)\n#define VI6_UDS_SCALE_VFRAC_SHIFT\t0\n\n#define VI6_UDS_ALPTH\t\t\t0x2308\n#define VI6_UDS_ALPTH_TH1_MASK\t\t(0xff << 8)\n#define VI6_UDS_ALPTH_TH1_SHIFT\t\t8\n#define VI6_UDS_ALPTH_TH0_MASK\t\t(0xff << 0)\n#define VI6_UDS_ALPTH_TH0_SHIFT\t\t0\n\n#define VI6_UDS_ALPVAL\t\t\t0x230c\n#define VI6_UDS_ALPVAL_VAL2_MASK\t(0xff << 16)\n#define VI6_UDS_ALPVAL_VAL2_SHIFT\t16\n#define VI6_UDS_ALPVAL_VAL1_MASK\t(0xff << 8)\n#define VI6_UDS_ALPVAL_VAL1_SHIFT\t8\n#define VI6_UDS_ALPVAL_VAL0_MASK\t(0xff << 0)\n#define VI6_UDS_ALPVAL_VAL0_SHIFT\t0\n\n#define VI6_UDS_PASS_BWIDTH\t\t0x2310\n#define VI6_UDS_PASS_BWIDTH_H_MASK\t(0x7f << 16)\n#define VI6_UDS_PASS_BWIDTH_H_SHIFT\t16\n#define VI6_UDS_PASS_BWIDTH_V_MASK\t(0x7f << 0)\n#define VI6_UDS_PASS_BWIDTH_V_SHIFT\t0\n\n#define VI6_UDS_HPHASE\t\t\t0x2314\n#define VI6_UDS_HPHASE_HSTP_MASK\t(0xfff << 16)\n#define VI6_UDS_HPHASE_HSTP_SHIFT\t16\n#define VI6_UDS_HPHASE_HEDP_MASK\t(0xfff << 0)\n#define VI6_UDS_HPHASE_HEDP_SHIFT\t0\n\n#define VI6_UDS_IPC\t\t\t0x2318\n#define VI6_UDS_IPC_FIELD\t\tBIT(27)\n#define VI6_UDS_IPC_VEDP_MASK\t\t(0xfff << 0)\n#define VI6_UDS_IPC_VEDP_SHIFT\t\t0\n\n#define VI6_UDS_HSZCLIP\t\t\t0x231c\n#define VI6_UDS_HSZCLIP_HCEN\t\tBIT(28)\n#define VI6_UDS_HSZCLIP_HCL_OFST_MASK\t(0xff << 16)\n#define VI6_UDS_HSZCLIP_HCL_OFST_SHIFT\t16\n#define VI6_UDS_HSZCLIP_HCL_SIZE_MASK\t(0x1fff << 0)\n#define VI6_UDS_HSZCLIP_HCL_SIZE_SHIFT\t0\n\n#define VI6_UDS_CLIP_SIZE\t\t0x2324\n#define VI6_UDS_CLIP_SIZE_HSIZE_MASK\t(0x1fff << 16)\n#define VI6_UDS_CLIP_SIZE_HSIZE_SHIFT\t16\n#define VI6_UDS_CLIP_SIZE_VSIZE_MASK\t(0x1fff << 0)\n#define VI6_UDS_CLIP_SIZE_VSIZE_SHIFT\t0\n\n#define VI6_UDS_FILL_COLOR\t\t0x2328\n#define VI6_UDS_FILL_COLOR_RFILC_MASK\t(0xff << 16)\n#define VI6_UDS_FILL_COLOR_RFILC_SHIFT\t16\n#define VI6_UDS_FILL_COLOR_GFILC_MASK\t(0xff << 8)\n#define VI6_UDS_FILL_COLOR_GFILC_SHIFT\t8\n#define VI6_UDS_FILL_COLOR_BFILC_MASK\t(0xff << 0)\n#define VI6_UDS_FILL_COLOR_BFILC_SHIFT\t0\n\n \n\n#define VI6_LUT_CTRL\t\t\t0x2800\n#define VI6_LUT_CTRL_EN\t\t\tBIT(0)\n\n \n\n#define VI6_CLU_CTRL\t\t\t0x2900\n#define VI6_CLU_CTRL_AAI\t\tBIT(28)\n#define VI6_CLU_CTRL_MVS\t\tBIT(24)\n#define VI6_CLU_CTRL_AX1I_2D\t\t(3 << 14)\n#define VI6_CLU_CTRL_AX2I_2D\t\t(1 << 12)\n#define VI6_CLU_CTRL_OS0_2D\t\t(3 << 8)\n#define VI6_CLU_CTRL_OS1_2D\t\t(1 << 6)\n#define VI6_CLU_CTRL_OS2_2D\t\t(3 << 4)\n#define VI6_CLU_CTRL_M2D\t\tBIT(1)\n#define VI6_CLU_CTRL_EN\t\t\tBIT(0)\n\n \n\n#define VI6_HST_CTRL\t\t\t0x2a00\n#define VI6_HST_CTRL_EN\t\t\tBIT(0)\n\n \n\n#define VI6_HSI_CTRL\t\t\t0x2b00\n#define VI6_HSI_CTRL_EN\t\t\tBIT(0)\n\n \n\n#define VI6_ROP_NOP\t\t\t0\n#define VI6_ROP_AND\t\t\t1\n#define VI6_ROP_AND_REV\t\t\t2\n#define VI6_ROP_COPY\t\t\t3\n#define VI6_ROP_AND_INV\t\t\t4\n#define VI6_ROP_CLEAR\t\t\t5\n#define VI6_ROP_XOR\t\t\t6\n#define VI6_ROP_OR\t\t\t7\n#define VI6_ROP_NOR\t\t\t8\n#define VI6_ROP_EQUIV\t\t\t9\n#define VI6_ROP_INVERT\t\t\t10\n#define VI6_ROP_OR_REV\t\t\t11\n#define VI6_ROP_COPY_INV\t\t12\n#define VI6_ROP_OR_INV\t\t\t13\n#define VI6_ROP_NAND\t\t\t14\n#define VI6_ROP_SET\t\t\t15\n\n#define VI6_BRU_BASE\t\t\t0x2c00\n#define VI6_BRS_BASE\t\t\t0x3900\n\n#define VI6_BRU_INCTRL\t\t\t0x0000\n#define VI6_BRU_INCTRL_NRM\t\tBIT(28)\n#define VI6_BRU_INCTRL_DnON\t\t(1 << (16 + (n)))\n#define VI6_BRU_INCTRL_DITHn_OFF\t(0 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_18BPP\t(1 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_16BPP\t(2 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_15BPP\t(3 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_12BPP\t(4 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_8BPP\t(5 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_MASK\t(7 << ((n) * 4))\n#define VI6_BRU_INCTRL_DITHn_SHIFT\t((n) * 4)\n\n#define VI6_BRU_VIRRPF_SIZE\t\t0x0004\n#define VI6_BRU_VIRRPF_SIZE_HSIZE_MASK\t(0x1fff << 16)\n#define VI6_BRU_VIRRPF_SIZE_HSIZE_SHIFT\t16\n#define VI6_BRU_VIRRPF_SIZE_VSIZE_MASK\t(0x1fff << 0)\n#define VI6_BRU_VIRRPF_SIZE_VSIZE_SHIFT\t0\n\n#define VI6_BRU_VIRRPF_LOC\t\t0x0008\n#define VI6_BRU_VIRRPF_LOC_HCOORD_MASK\t(0x1fff << 16)\n#define VI6_BRU_VIRRPF_LOC_HCOORD_SHIFT\t16\n#define VI6_BRU_VIRRPF_LOC_VCOORD_MASK\t(0x1fff << 0)\n#define VI6_BRU_VIRRPF_LOC_VCOORD_SHIFT\t0\n\n#define VI6_BRU_VIRRPF_COL\t\t0x000c\n#define VI6_BRU_VIRRPF_COL_A_MASK\t(0xff << 24)\n#define VI6_BRU_VIRRPF_COL_A_SHIFT\t24\n#define VI6_BRU_VIRRPF_COL_RCR_MASK\t(0xff << 16)\n#define VI6_BRU_VIRRPF_COL_RCR_SHIFT\t16\n#define VI6_BRU_VIRRPF_COL_GY_MASK\t(0xff << 8)\n#define VI6_BRU_VIRRPF_COL_GY_SHIFT\t8\n#define VI6_BRU_VIRRPF_COL_BCB_MASK\t(0xff << 0)\n#define VI6_BRU_VIRRPF_COL_BCB_SHIFT\t0\n\n#define VI6_BRU_CTRL(n)\t\t\t(0x0010 + (n) * 8 + ((n) <= 3 ? 0 : 4))\n#define VI6_BRU_CTRL_RBC\t\tBIT(31)\n#define VI6_BRU_CTRL_DSTSEL_BRUIN(n)\t(((n) <= 3 ? (n) : (n)+1) << 20)\n#define VI6_BRU_CTRL_DSTSEL_VRPF\t(4 << 20)\n#define VI6_BRU_CTRL_DSTSEL_MASK\t(7 << 20)\n#define VI6_BRU_CTRL_SRCSEL_BRUIN(n)\t(((n) <= 3 ? (n) : (n)+1) << 16)\n#define VI6_BRU_CTRL_SRCSEL_VRPF\t(4 << 16)\n#define VI6_BRU_CTRL_SRCSEL_MASK\t(7 << 16)\n#define VI6_BRU_CTRL_CROP(rop)\t\t((rop) << 4)\n#define VI6_BRU_CTRL_CROP_MASK\t\t(0xf << 4)\n#define VI6_BRU_CTRL_AROP(rop)\t\t((rop) << 0)\n#define VI6_BRU_CTRL_AROP_MASK\t\t(0xf << 0)\n\n#define VI6_BRU_BLD(n)\t\t\t(0x0014 + (n) * 8 + ((n) <= 3 ? 0 : 4))\n#define VI6_BRU_BLD_CBES\t\tBIT(31)\n#define VI6_BRU_BLD_CCMDX_DST_A\t\t(0 << 28)\n#define VI6_BRU_BLD_CCMDX_255_DST_A\t(1 << 28)\n#define VI6_BRU_BLD_CCMDX_SRC_A\t\t(2 << 28)\n#define VI6_BRU_BLD_CCMDX_255_SRC_A\t(3 << 28)\n#define VI6_BRU_BLD_CCMDX_COEFX\t\t(4 << 28)\n#define VI6_BRU_BLD_CCMDX_MASK\t\t(7 << 28)\n#define VI6_BRU_BLD_CCMDY_DST_A\t\t(0 << 24)\n#define VI6_BRU_BLD_CCMDY_255_DST_A\t(1 << 24)\n#define VI6_BRU_BLD_CCMDY_SRC_A\t\t(2 << 24)\n#define VI6_BRU_BLD_CCMDY_255_SRC_A\t(3 << 24)\n#define VI6_BRU_BLD_CCMDY_COEFY\t\t(4 << 24)\n#define VI6_BRU_BLD_CCMDY_MASK\t\t(7 << 24)\n#define VI6_BRU_BLD_CCMDY_SHIFT\t\t24\n#define VI6_BRU_BLD_ABES\t\tBIT(23)\n#define VI6_BRU_BLD_ACMDX_DST_A\t\t(0 << 20)\n#define VI6_BRU_BLD_ACMDX_255_DST_A\t(1 << 20)\n#define VI6_BRU_BLD_ACMDX_SRC_A\t\t(2 << 20)\n#define VI6_BRU_BLD_ACMDX_255_SRC_A\t(3 << 20)\n#define VI6_BRU_BLD_ACMDX_COEFX\t\t(4 << 20)\n#define VI6_BRU_BLD_ACMDX_MASK\t\t(7 << 20)\n#define VI6_BRU_BLD_ACMDY_DST_A\t\t(0 << 16)\n#define VI6_BRU_BLD_ACMDY_255_DST_A\t(1 << 16)\n#define VI6_BRU_BLD_ACMDY_SRC_A\t\t(2 << 16)\n#define VI6_BRU_BLD_ACMDY_255_SRC_A\t(3 << 16)\n#define VI6_BRU_BLD_ACMDY_COEFY\t\t(4 << 16)\n#define VI6_BRU_BLD_ACMDY_MASK\t\t(7 << 16)\n#define VI6_BRU_BLD_COEFX_MASK\t\t(0xff << 8)\n#define VI6_BRU_BLD_COEFX_SHIFT\t\t8\n#define VI6_BRU_BLD_COEFY_MASK\t\t(0xff << 0)\n#define VI6_BRU_BLD_COEFY_SHIFT\t\t0\n\n#define VI6_BRU_ROP\t\t\t0x0030\t \n#define VI6_BRU_ROP_DSTSEL_BRUIN(n)\t(((n) <= 3 ? (n) : (n)+1) << 20)\n#define VI6_BRU_ROP_DSTSEL_VRPF\t\t(4 << 20)\n#define VI6_BRU_ROP_DSTSEL_MASK\t\t(7 << 20)\n#define VI6_BRU_ROP_CROP(rop)\t\t((rop) << 4)\n#define VI6_BRU_ROP_CROP_MASK\t\t(0xf << 4)\n#define VI6_BRU_ROP_AROP(rop)\t\t((rop) << 0)\n#define VI6_BRU_ROP_AROP_MASK\t\t(0xf << 0)\n\n \n\n#define VI6_HGO_OFFSET\t\t\t0x3000\n#define VI6_HGO_OFFSET_HOFFSET_SHIFT\t16\n#define VI6_HGO_OFFSET_VOFFSET_SHIFT\t0\n#define VI6_HGO_SIZE\t\t\t0x3004\n#define VI6_HGO_SIZE_HSIZE_SHIFT\t16\n#define VI6_HGO_SIZE_VSIZE_SHIFT\t0\n#define VI6_HGO_MODE\t\t\t0x3008\n#define VI6_HGO_MODE_STEP\t\tBIT(10)\n#define VI6_HGO_MODE_MAXRGB\t\tBIT(7)\n#define VI6_HGO_MODE_OFSB_R\t\tBIT(6)\n#define VI6_HGO_MODE_OFSB_G\t\tBIT(5)\n#define VI6_HGO_MODE_OFSB_B\t\tBIT(4)\n#define VI6_HGO_MODE_HRATIO_SHIFT\t2\n#define VI6_HGO_MODE_VRATIO_SHIFT\t0\n#define VI6_HGO_LB_TH\t\t\t0x300c\n#define VI6_HGO_LBn_H(n)\t\t(0x3010 + (n) * 8)\n#define VI6_HGO_LBn_V(n)\t\t(0x3014 + (n) * 8)\n#define VI6_HGO_R_HISTO(n)\t\t(0x3030 + (n) * 4)\n#define VI6_HGO_R_MAXMIN\t\t0x3130\n#define VI6_HGO_R_SUM\t\t\t0x3134\n#define VI6_HGO_R_LB_DET\t\t0x3138\n#define VI6_HGO_G_HISTO(n)\t\t(0x3140 + (n) * 4)\n#define VI6_HGO_G_MAXMIN\t\t0x3240\n#define VI6_HGO_G_SUM\t\t\t0x3244\n#define VI6_HGO_G_LB_DET\t\t0x3248\n#define VI6_HGO_B_HISTO(n)\t\t(0x3250 + (n) * 4)\n#define VI6_HGO_B_MAXMIN\t\t0x3350\n#define VI6_HGO_B_SUM\t\t\t0x3354\n#define VI6_HGO_B_LB_DET\t\t0x3358\n#define VI6_HGO_EXT_HIST_ADDR\t\t0x335c\n#define VI6_HGO_EXT_HIST_DATA\t\t0x3360\n#define VI6_HGO_REGRST\t\t\t0x33fc\n#define VI6_HGO_REGRST_RCLEA\t\tBIT(0)\n\n \n\n#define VI6_HGT_OFFSET\t\t\t0x3400\n#define VI6_HGT_OFFSET_HOFFSET_SHIFT\t16\n#define VI6_HGT_OFFSET_VOFFSET_SHIFT\t0\n#define VI6_HGT_SIZE\t\t\t0x3404\n#define VI6_HGT_SIZE_HSIZE_SHIFT\t16\n#define VI6_HGT_SIZE_VSIZE_SHIFT\t0\n#define VI6_HGT_MODE\t\t\t0x3408\n#define VI6_HGT_MODE_HRATIO_SHIFT\t2\n#define VI6_HGT_MODE_VRATIO_SHIFT\t0\n#define VI6_HGT_HUE_AREA(n)\t\t(0x340c + (n) * 4)\n#define VI6_HGT_HUE_AREA_LOWER_SHIFT\t16\n#define VI6_HGT_HUE_AREA_UPPER_SHIFT\t0\n#define VI6_HGT_LB_TH\t\t\t0x3424\n#define VI6_HGT_LBn_H(n)\t\t(0x3428 + (n) * 8)\n#define VI6_HGT_LBn_V(n)\t\t(0x342c + (n) * 8)\n#define VI6_HGT_HISTO(m, n)\t\t(0x3450 + (m) * 128 + (n) * 4)\n#define VI6_HGT_MAXMIN\t\t\t0x3750\n#define VI6_HGT_SUM\t\t\t0x3754\n#define VI6_HGT_LB_DET\t\t\t0x3758\n#define VI6_HGT_REGRST\t\t\t0x37fc\n#define VI6_HGT_REGRST_RCLEA\t\tBIT(0)\n\n \n\n#define VI6_LIF_OFFSET\t\t\t(-0x100)\n\n#define VI6_LIF_CTRL\t\t\t0x3b00\n#define VI6_LIF_CTRL_OBTH_MASK\t\t(0x7ff << 16)\n#define VI6_LIF_CTRL_OBTH_SHIFT\t\t16\n#define VI6_LIF_CTRL_CFMT\t\tBIT(4)\n#define VI6_LIF_CTRL_REQSEL\t\tBIT(1)\n#define VI6_LIF_CTRL_LIF_EN\t\tBIT(0)\n\n#define VI6_LIF_CSBTH\t\t\t0x3b04\n#define VI6_LIF_CSBTH_HBTH_MASK\t\t(0x7ff << 16)\n#define VI6_LIF_CSBTH_HBTH_SHIFT\t16\n#define VI6_LIF_CSBTH_LBTH_MASK\t\t(0x7ff << 0)\n#define VI6_LIF_CSBTH_LBTH_SHIFT\t0\n\n#define VI6_LIF_LBA\t\t\t0x3b0c\n#define VI6_LIF_LBA_LBA0\t\tBIT(31)\n#define VI6_LIF_LBA_LBA1_MASK\t\t(0xfff << 16)\n#define VI6_LIF_LBA_LBA1_SHIFT\t\t16\n\n \n\n#define VI6_SECURITY_CTRL0\t\t0x3d00\n#define VI6_SECURITY_CTRL1\t\t0x3d04\n\n \n\n#define VI6_IP_VERSION\t\t\t0x3f00\n#define VI6_IP_VERSION_MASK\t\t(0xffff << 0)\n#define VI6_IP_VERSION_MODEL_MASK\t(0xff << 8)\n#define VI6_IP_VERSION_MODEL_VSPS_H2\t(0x09 << 8)\n#define VI6_IP_VERSION_MODEL_VSPR_H2\t(0x0a << 8)\n#define VI6_IP_VERSION_MODEL_VSPD_GEN2\t(0x0b << 8)\n#define VI6_IP_VERSION_MODEL_VSPS_M2\t(0x0c << 8)\n#define VI6_IP_VERSION_MODEL_VSPS_V2H\t(0x12 << 8)\n#define VI6_IP_VERSION_MODEL_VSPD_V2H\t(0x13 << 8)\n#define VI6_IP_VERSION_MODEL_VSPI_GEN3\t(0x14 << 8)\n#define VI6_IP_VERSION_MODEL_VSPBD_GEN3\t(0x15 << 8)\n#define VI6_IP_VERSION_MODEL_VSPBC_GEN3\t(0x16 << 8)\n#define VI6_IP_VERSION_MODEL_VSPD_GEN3\t(0x17 << 8)\n#define VI6_IP_VERSION_MODEL_VSPD_V3\t(0x18 << 8)\n#define VI6_IP_VERSION_MODEL_VSPDL_GEN3\t(0x19 << 8)\n#define VI6_IP_VERSION_MODEL_VSPBS_GEN3\t(0x1a << 8)\n#define VI6_IP_VERSION_MODEL_VSPD_GEN4\t(0x1c << 8)\n \n#define VI6_IP_VERSION_MODEL_VSPD_RZG2L\t(0x80 << 8)\n\n#define VI6_IP_VERSION_SOC_MASK\t\t(0xff << 0)\n#define VI6_IP_VERSION_SOC_H2\t\t(0x01 << 0)\n#define VI6_IP_VERSION_SOC_V2H\t\t(0x01 << 0)\n#define VI6_IP_VERSION_SOC_V3M\t\t(0x01 << 0)\n#define VI6_IP_VERSION_SOC_M2\t\t(0x02 << 0)\n#define VI6_IP_VERSION_SOC_M3W\t\t(0x02 << 0)\n#define VI6_IP_VERSION_SOC_V3H\t\t(0x02 << 0)\n#define VI6_IP_VERSION_SOC_H3\t\t(0x03 << 0)\n#define VI6_IP_VERSION_SOC_D3\t\t(0x04 << 0)\n#define VI6_IP_VERSION_SOC_M3N\t\t(0x04 << 0)\n#define VI6_IP_VERSION_SOC_E3\t\t(0x04 << 0)\n#define VI6_IP_VERSION_SOC_V3U\t\t(0x05 << 0)\n#define VI6_IP_VERSION_SOC_V4H\t\t(0x06 << 0)\n \n#define VI6_IP_VERSION_SOC_RZG2L\t(0x80 << 0)\n\n#define VI6_IP_VERSION_VSP_SW\t\t(0xfffe << 16)  \n\n \n\n#define VI6_CLUT_TABLE\t\t\t0x4000\n\n \n\n#define VI6_LUT_TABLE\t\t\t0x7000\n\n \n\n#define VI6_CLU_ADDR\t\t\t0x7400\n#define VI6_CLU_DATA\t\t\t0x7404\n\n \n\n#define VI6_FMT_RGB_332\t\t\t0x00\n#define VI6_FMT_XRGB_4444\t\t0x01\n#define VI6_FMT_RGBX_4444\t\t0x02\n#define VI6_FMT_XRGB_1555\t\t0x04\n#define VI6_FMT_RGBX_5551\t\t0x05\n#define VI6_FMT_RGB_565\t\t\t0x06\n#define VI6_FMT_AXRGB_86666\t\t0x07\n#define VI6_FMT_RGBXA_66668\t\t0x08\n#define VI6_FMT_XRGBA_66668\t\t0x09\n#define VI6_FMT_ARGBX_86666\t\t0x0a\n#define VI6_FMT_AXRXGXB_8262626\t\t0x0b\n#define VI6_FMT_XRXGXBA_2626268\t\t0x0c\n#define VI6_FMT_ARXGXBX_8626262\t\t0x0d\n#define VI6_FMT_RXGXBXA_6262628\t\t0x0e\n#define VI6_FMT_XRGB_6666\t\t0x0f\n#define VI6_FMT_RGBX_6666\t\t0x10\n#define VI6_FMT_XRXGXB_262626\t\t0x11\n#define VI6_FMT_RXGXBX_626262\t\t0x12\n#define VI6_FMT_ARGB_8888\t\t0x13\n#define VI6_FMT_RGBA_8888\t\t0x14\n#define VI6_FMT_RGB_888\t\t\t0x15\n#define VI6_FMT_XRGXGB_763763\t\t0x16\n#define VI6_FMT_XXRGB_86666\t\t0x17\n#define VI6_FMT_BGR_888\t\t\t0x18\n#define VI6_FMT_ARGB_4444\t\t0x19\n#define VI6_FMT_RGBA_4444\t\t0x1a\n#define VI6_FMT_ARGB_1555\t\t0x1b\n#define VI6_FMT_RGBA_5551\t\t0x1c\n#define VI6_FMT_ABGR_4444\t\t0x1d\n#define VI6_FMT_BGRA_4444\t\t0x1e\n#define VI6_FMT_ABGR_1555\t\t0x1f\n#define VI6_FMT_BGRA_5551\t\t0x20\n#define VI6_FMT_XBXGXR_262626\t\t0x21\n#define VI6_FMT_ABGR_8888\t\t0x22\n#define VI6_FMT_XXRGB_88565\t\t0x23\n#define VI6_FMT_RGB10_RGB10A2_A2RGB10\t0x30\n\n#define VI6_FMT_Y_UV_444\t\t0x40\n#define VI6_FMT_Y_UV_422\t\t0x41\n#define VI6_FMT_Y_UV_420\t\t0x42\n#define VI6_FMT_YUV_444\t\t\t0x46\n#define VI6_FMT_YUYV_422\t\t0x47\n#define VI6_FMT_YYUV_422\t\t0x48\n#define VI6_FMT_YUV_420\t\t\t0x49\n#define VI6_FMT_Y_U_V_444\t\t0x4a\n#define VI6_FMT_Y_U_V_422\t\t0x4b\n#define VI6_FMT_Y_U_V_420\t\t0x4c\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}