
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da74  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  0800db38  0800db38  0000eb38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e558  0800e558  000101d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e558  0800e558  0000f558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e560  0800e560  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e560  0800e560  0000f560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e564  0800e564  0000f564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800e568  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  200001d8  0800e740  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000594  0800e740  00010594  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b904  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000429a  00000000  00000000  0002bb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  0002fda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001317  00000000  00000000  00031630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022278  00000000  00000000  00032947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000205af  00000000  00000000  00054bbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8803  00000000  00000000  0007516e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d971  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068e0  00000000  00000000  0013d9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00144294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800db1c 	.word	0x0800db1c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800db1c 	.word	0x0800db1c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f891 	bl	8001564 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffd1 	bl	80013f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f883 	bl	8001564 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f879 	bl	8001564 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fffb 	bl	800147c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fff1 	bl	800147c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__clzsi2>:
 80004a8:	211c      	movs	r1, #28
 80004aa:	2301      	movs	r3, #1
 80004ac:	041b      	lsls	r3, r3, #16
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0xe>
 80004b2:	0c00      	lsrs	r0, r0, #16
 80004b4:	3910      	subs	r1, #16
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d301      	bcc.n	80004c0 <__clzsi2+0x18>
 80004bc:	0a00      	lsrs	r0, r0, #8
 80004be:	3908      	subs	r1, #8
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	4298      	cmp	r0, r3
 80004c4:	d301      	bcc.n	80004ca <__clzsi2+0x22>
 80004c6:	0900      	lsrs	r0, r0, #4
 80004c8:	3904      	subs	r1, #4
 80004ca:	a202      	add	r2, pc, #8	@ (adr r2, 80004d4 <__clzsi2+0x2c>)
 80004cc:	5c10      	ldrb	r0, [r2, r0]
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	02020304 	.word	0x02020304
 80004d8:	01010101 	.word	0x01010101
	...

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	0008      	movs	r0, r1
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	@ (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	@ (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	ffffff21 	.word	0xffffff21
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f824 	bl	8000560 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)

08000524 <__aeabi_d2uiz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2200      	movs	r2, #0
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <__aeabi_d2uiz+0x38>)
 800052a:	0004      	movs	r4, r0
 800052c:	000d      	movs	r5, r1
 800052e:	f7ff ffb1 	bl	8000494 <__aeabi_dcmpge>
 8000532:	2800      	cmp	r0, #0
 8000534:	d104      	bne.n	8000540 <__aeabi_d2uiz+0x1c>
 8000536:	0020      	movs	r0, r4
 8000538:	0029      	movs	r1, r5
 800053a:	f001 ff0b 	bl	8002354 <__aeabi_d2iz>
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <__aeabi_d2uiz+0x38>)
 8000542:	2200      	movs	r2, #0
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fb46 	bl	8001bd8 <__aeabi_dsub>
 800054c:	f001 ff02 	bl	8002354 <__aeabi_d2iz>
 8000550:	2380      	movs	r3, #128	@ 0x80
 8000552:	061b      	lsls	r3, r3, #24
 8000554:	469c      	mov	ip, r3
 8000556:	4460      	add	r0, ip
 8000558:	e7f1      	b.n	800053e <__aeabi_d2uiz+0x1a>
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	41e00000 	.word	0x41e00000

08000560 <__udivmoddi4>:
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	4657      	mov	r7, sl
 8000564:	464e      	mov	r6, r9
 8000566:	4645      	mov	r5, r8
 8000568:	46de      	mov	lr, fp
 800056a:	b5e0      	push	{r5, r6, r7, lr}
 800056c:	0004      	movs	r4, r0
 800056e:	000d      	movs	r5, r1
 8000570:	4692      	mov	sl, r2
 8000572:	4699      	mov	r9, r3
 8000574:	b083      	sub	sp, #12
 8000576:	428b      	cmp	r3, r1
 8000578:	d830      	bhi.n	80005dc <__udivmoddi4+0x7c>
 800057a:	d02d      	beq.n	80005d8 <__udivmoddi4+0x78>
 800057c:	4649      	mov	r1, r9
 800057e:	4650      	mov	r0, sl
 8000580:	f001 ff76 	bl	8002470 <__clzdi2>
 8000584:	0029      	movs	r1, r5
 8000586:	0006      	movs	r6, r0
 8000588:	0020      	movs	r0, r4
 800058a:	f001 ff71 	bl	8002470 <__clzdi2>
 800058e:	1a33      	subs	r3, r6, r0
 8000590:	4698      	mov	r8, r3
 8000592:	3b20      	subs	r3, #32
 8000594:	d434      	bmi.n	8000600 <__udivmoddi4+0xa0>
 8000596:	469b      	mov	fp, r3
 8000598:	4653      	mov	r3, sl
 800059a:	465a      	mov	r2, fp
 800059c:	4093      	lsls	r3, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	001f      	movs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d83b      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80005ac:	42af      	cmp	r7, r5
 80005ae:	d100      	bne.n	80005b2 <__udivmoddi4+0x52>
 80005b0:	e079      	b.n	80006a6 <__udivmoddi4+0x146>
 80005b2:	465b      	mov	r3, fp
 80005b4:	1ba4      	subs	r4, r4, r6
 80005b6:	41bd      	sbcs	r5, r7
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	da00      	bge.n	80005be <__udivmoddi4+0x5e>
 80005bc:	e076      	b.n	80006ac <__udivmoddi4+0x14c>
 80005be:	2200      	movs	r2, #0
 80005c0:	2300      	movs	r3, #0
 80005c2:	9200      	str	r2, [sp, #0]
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	465a      	mov	r2, fp
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	4642      	mov	r2, r8
 80005d2:	4093      	lsls	r3, r2
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	e029      	b.n	800062c <__udivmoddi4+0xcc>
 80005d8:	4282      	cmp	r2, r0
 80005da:	d9cf      	bls.n	800057c <__udivmoddi4+0x1c>
 80005dc:	2200      	movs	r2, #0
 80005de:	2300      	movs	r3, #0
 80005e0:	9200      	str	r2, [sp, #0]
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <__udivmoddi4+0x8e>
 80005ea:	601c      	str	r4, [r3, #0]
 80005ec:	605d      	str	r5, [r3, #4]
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	b003      	add	sp, #12
 80005f4:	bcf0      	pop	{r4, r5, r6, r7}
 80005f6:	46bb      	mov	fp, r7
 80005f8:	46b2      	mov	sl, r6
 80005fa:	46a9      	mov	r9, r5
 80005fc:	46a0      	mov	r8, r4
 80005fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000600:	4642      	mov	r2, r8
 8000602:	469b      	mov	fp, r3
 8000604:	2320      	movs	r3, #32
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	4652      	mov	r2, sl
 800060a:	40da      	lsrs	r2, r3
 800060c:	4641      	mov	r1, r8
 800060e:	0013      	movs	r3, r2
 8000610:	464a      	mov	r2, r9
 8000612:	408a      	lsls	r2, r1
 8000614:	0017      	movs	r7, r2
 8000616:	4642      	mov	r2, r8
 8000618:	431f      	orrs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d9c3      	bls.n	80005ac <__udivmoddi4+0x4c>
 8000624:	2200      	movs	r2, #0
 8000626:	2300      	movs	r3, #0
 8000628:	9200      	str	r2, [sp, #0]
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	4643      	mov	r3, r8
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0d8      	beq.n	80005e4 <__udivmoddi4+0x84>
 8000632:	07fb      	lsls	r3, r7, #31
 8000634:	0872      	lsrs	r2, r6, #1
 8000636:	431a      	orrs	r2, r3
 8000638:	4646      	mov	r6, r8
 800063a:	087b      	lsrs	r3, r7, #1
 800063c:	e00e      	b.n	800065c <__udivmoddi4+0xfc>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d101      	bne.n	8000646 <__udivmoddi4+0xe6>
 8000642:	42a2      	cmp	r2, r4
 8000644:	d80c      	bhi.n	8000660 <__udivmoddi4+0x100>
 8000646:	1aa4      	subs	r4, r4, r2
 8000648:	419d      	sbcs	r5, r3
 800064a:	2001      	movs	r0, #1
 800064c:	1924      	adds	r4, r4, r4
 800064e:	416d      	adcs	r5, r5
 8000650:	2100      	movs	r1, #0
 8000652:	3e01      	subs	r6, #1
 8000654:	1824      	adds	r4, r4, r0
 8000656:	414d      	adcs	r5, r1
 8000658:	2e00      	cmp	r6, #0
 800065a:	d006      	beq.n	800066a <__udivmoddi4+0x10a>
 800065c:	42ab      	cmp	r3, r5
 800065e:	d9ee      	bls.n	800063e <__udivmoddi4+0xde>
 8000660:	3e01      	subs	r6, #1
 8000662:	1924      	adds	r4, r4, r4
 8000664:	416d      	adcs	r5, r5
 8000666:	2e00      	cmp	r6, #0
 8000668:	d1f8      	bne.n	800065c <__udivmoddi4+0xfc>
 800066a:	9800      	ldr	r0, [sp, #0]
 800066c:	9901      	ldr	r1, [sp, #4]
 800066e:	465b      	mov	r3, fp
 8000670:	1900      	adds	r0, r0, r4
 8000672:	4169      	adcs	r1, r5
 8000674:	2b00      	cmp	r3, #0
 8000676:	db24      	blt.n	80006c2 <__udivmoddi4+0x162>
 8000678:	002b      	movs	r3, r5
 800067a:	465a      	mov	r2, fp
 800067c:	4644      	mov	r4, r8
 800067e:	40d3      	lsrs	r3, r2
 8000680:	002a      	movs	r2, r5
 8000682:	40e2      	lsrs	r2, r4
 8000684:	001c      	movs	r4, r3
 8000686:	465b      	mov	r3, fp
 8000688:	0015      	movs	r5, r2
 800068a:	2b00      	cmp	r3, #0
 800068c:	db2a      	blt.n	80006e4 <__udivmoddi4+0x184>
 800068e:	0026      	movs	r6, r4
 8000690:	409e      	lsls	r6, r3
 8000692:	0033      	movs	r3, r6
 8000694:	0026      	movs	r6, r4
 8000696:	4647      	mov	r7, r8
 8000698:	40be      	lsls	r6, r7
 800069a:	0032      	movs	r2, r6
 800069c:	1a80      	subs	r0, r0, r2
 800069e:	4199      	sbcs	r1, r3
 80006a0:	9000      	str	r0, [sp, #0]
 80006a2:	9101      	str	r1, [sp, #4]
 80006a4:	e79e      	b.n	80005e4 <__udivmoddi4+0x84>
 80006a6:	42a3      	cmp	r3, r4
 80006a8:	d8bc      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80006aa:	e782      	b.n	80005b2 <__udivmoddi4+0x52>
 80006ac:	4642      	mov	r2, r8
 80006ae:	2320      	movs	r3, #32
 80006b0:	2100      	movs	r1, #0
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	2200      	movs	r2, #0
 80006b6:	9100      	str	r1, [sp, #0]
 80006b8:	9201      	str	r2, [sp, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	40da      	lsrs	r2, r3
 80006be:	9201      	str	r2, [sp, #4]
 80006c0:	e785      	b.n	80005ce <__udivmoddi4+0x6e>
 80006c2:	4642      	mov	r2, r8
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	002a      	movs	r2, r5
 80006ca:	4646      	mov	r6, r8
 80006cc:	409a      	lsls	r2, r3
 80006ce:	0023      	movs	r3, r4
 80006d0:	40f3      	lsrs	r3, r6
 80006d2:	4644      	mov	r4, r8
 80006d4:	4313      	orrs	r3, r2
 80006d6:	002a      	movs	r2, r5
 80006d8:	40e2      	lsrs	r2, r4
 80006da:	001c      	movs	r4, r3
 80006dc:	465b      	mov	r3, fp
 80006de:	0015      	movs	r5, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	dad4      	bge.n	800068e <__udivmoddi4+0x12e>
 80006e4:	4642      	mov	r2, r8
 80006e6:	002f      	movs	r7, r5
 80006e8:	2320      	movs	r3, #32
 80006ea:	0026      	movs	r6, r4
 80006ec:	4097      	lsls	r7, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	40de      	lsrs	r6, r3
 80006f2:	003b      	movs	r3, r7
 80006f4:	4333      	orrs	r3, r6
 80006f6:	e7cd      	b.n	8000694 <__udivmoddi4+0x134>

080006f8 <__aeabi_dadd>:
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	4657      	mov	r7, sl
 80006fc:	464e      	mov	r6, r9
 80006fe:	4645      	mov	r5, r8
 8000700:	46de      	mov	lr, fp
 8000702:	b5e0      	push	{r5, r6, r7, lr}
 8000704:	b083      	sub	sp, #12
 8000706:	9000      	str	r0, [sp, #0]
 8000708:	9101      	str	r1, [sp, #4]
 800070a:	030c      	lsls	r4, r1, #12
 800070c:	004f      	lsls	r7, r1, #1
 800070e:	0fce      	lsrs	r6, r1, #31
 8000710:	0a61      	lsrs	r1, r4, #9
 8000712:	9c00      	ldr	r4, [sp, #0]
 8000714:	031d      	lsls	r5, r3, #12
 8000716:	0f64      	lsrs	r4, r4, #29
 8000718:	430c      	orrs	r4, r1
 800071a:	9900      	ldr	r1, [sp, #0]
 800071c:	9200      	str	r2, [sp, #0]
 800071e:	9301      	str	r3, [sp, #4]
 8000720:	00c8      	lsls	r0, r1, #3
 8000722:	0059      	lsls	r1, r3, #1
 8000724:	0d4b      	lsrs	r3, r1, #21
 8000726:	4699      	mov	r9, r3
 8000728:	9a00      	ldr	r2, [sp, #0]
 800072a:	9b01      	ldr	r3, [sp, #4]
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0fd9      	lsrs	r1, r3, #31
 8000730:	0f53      	lsrs	r3, r2, #29
 8000732:	432b      	orrs	r3, r5
 8000734:	469a      	mov	sl, r3
 8000736:	9b00      	ldr	r3, [sp, #0]
 8000738:	0d7f      	lsrs	r7, r7, #21
 800073a:	00da      	lsls	r2, r3, #3
 800073c:	4694      	mov	ip, r2
 800073e:	464a      	mov	r2, r9
 8000740:	46b0      	mov	r8, r6
 8000742:	1aba      	subs	r2, r7, r2
 8000744:	428e      	cmp	r6, r1
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x52>
 8000748:	e0b0      	b.n	80008ac <__aeabi_dadd+0x1b4>
 800074a:	2a00      	cmp	r2, #0
 800074c:	dc00      	bgt.n	8000750 <__aeabi_dadd+0x58>
 800074e:	e078      	b.n	8000842 <__aeabi_dadd+0x14a>
 8000750:	4649      	mov	r1, r9
 8000752:	2900      	cmp	r1, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x60>
 8000756:	e0e9      	b.n	800092c <__aeabi_dadd+0x234>
 8000758:	49c9      	ldr	r1, [pc, #804]	@ (8000a80 <__aeabi_dadd+0x388>)
 800075a:	428f      	cmp	r7, r1
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x68>
 800075e:	e195      	b.n	8000a8c <__aeabi_dadd+0x394>
 8000760:	2501      	movs	r5, #1
 8000762:	2a38      	cmp	r2, #56	@ 0x38
 8000764:	dc16      	bgt.n	8000794 <__aeabi_dadd+0x9c>
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	4653      	mov	r3, sl
 800076a:	0409      	lsls	r1, r1, #16
 800076c:	430b      	orrs	r3, r1
 800076e:	469a      	mov	sl, r3
 8000770:	2a1f      	cmp	r2, #31
 8000772:	dd00      	ble.n	8000776 <__aeabi_dadd+0x7e>
 8000774:	e1e7      	b.n	8000b46 <__aeabi_dadd+0x44e>
 8000776:	2120      	movs	r1, #32
 8000778:	4655      	mov	r5, sl
 800077a:	1a8b      	subs	r3, r1, r2
 800077c:	4661      	mov	r1, ip
 800077e:	409d      	lsls	r5, r3
 8000780:	40d1      	lsrs	r1, r2
 8000782:	430d      	orrs	r5, r1
 8000784:	4661      	mov	r1, ip
 8000786:	4099      	lsls	r1, r3
 8000788:	1e4b      	subs	r3, r1, #1
 800078a:	4199      	sbcs	r1, r3
 800078c:	4653      	mov	r3, sl
 800078e:	40d3      	lsrs	r3, r2
 8000790:	430d      	orrs	r5, r1
 8000792:	1ae4      	subs	r4, r4, r3
 8000794:	1b45      	subs	r5, r0, r5
 8000796:	42a8      	cmp	r0, r5
 8000798:	4180      	sbcs	r0, r0
 800079a:	4240      	negs	r0, r0
 800079c:	1a24      	subs	r4, r4, r0
 800079e:	0223      	lsls	r3, r4, #8
 80007a0:	d400      	bmi.n	80007a4 <__aeabi_dadd+0xac>
 80007a2:	e10f      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	0a64      	lsrs	r4, r4, #9
 80007a8:	2c00      	cmp	r4, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0xb6>
 80007ac:	e139      	b.n	8000a22 <__aeabi_dadd+0x32a>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fe7a 	bl	80004a8 <__clzsi2>
 80007b4:	0003      	movs	r3, r0
 80007b6:	3b08      	subs	r3, #8
 80007b8:	2120      	movs	r1, #32
 80007ba:	0028      	movs	r0, r5
 80007bc:	1aca      	subs	r2, r1, r3
 80007be:	40d0      	lsrs	r0, r2
 80007c0:	409c      	lsls	r4, r3
 80007c2:	0002      	movs	r2, r0
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4322      	orrs	r2, r4
 80007c8:	429f      	cmp	r7, r3
 80007ca:	dd00      	ble.n	80007ce <__aeabi_dadd+0xd6>
 80007cc:	e173      	b.n	8000ab6 <__aeabi_dadd+0x3be>
 80007ce:	1bd8      	subs	r0, r3, r7
 80007d0:	3001      	adds	r0, #1
 80007d2:	1a09      	subs	r1, r1, r0
 80007d4:	002c      	movs	r4, r5
 80007d6:	408d      	lsls	r5, r1
 80007d8:	40c4      	lsrs	r4, r0
 80007da:	1e6b      	subs	r3, r5, #1
 80007dc:	419d      	sbcs	r5, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	40c2      	lsrs	r2, r0
 80007e2:	408b      	lsls	r3, r1
 80007e4:	4325      	orrs	r5, r4
 80007e6:	2700      	movs	r7, #0
 80007e8:	0014      	movs	r4, r2
 80007ea:	431d      	orrs	r5, r3
 80007ec:	076b      	lsls	r3, r5, #29
 80007ee:	d009      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f0:	230f      	movs	r3, #15
 80007f2:	402b      	ands	r3, r5
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d005      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f8:	1d2b      	adds	r3, r5, #4
 80007fa:	42ab      	cmp	r3, r5
 80007fc:	41ad      	sbcs	r5, r5
 80007fe:	426d      	negs	r5, r5
 8000800:	1964      	adds	r4, r4, r5
 8000802:	001d      	movs	r5, r3
 8000804:	0223      	lsls	r3, r4, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dadd+0x112>
 8000808:	e12d      	b.n	8000a66 <__aeabi_dadd+0x36e>
 800080a:	4a9d      	ldr	r2, [pc, #628]	@ (8000a80 <__aeabi_dadd+0x388>)
 800080c:	3701      	adds	r7, #1
 800080e:	4297      	cmp	r7, r2
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x11c>
 8000812:	e0d3      	b.n	80009bc <__aeabi_dadd+0x2c4>
 8000814:	4646      	mov	r6, r8
 8000816:	499b      	ldr	r1, [pc, #620]	@ (8000a84 <__aeabi_dadd+0x38c>)
 8000818:	08ed      	lsrs	r5, r5, #3
 800081a:	4021      	ands	r1, r4
 800081c:	074a      	lsls	r2, r1, #29
 800081e:	432a      	orrs	r2, r5
 8000820:	057c      	lsls	r4, r7, #21
 8000822:	024d      	lsls	r5, r1, #9
 8000824:	0b2d      	lsrs	r5, r5, #12
 8000826:	0d64      	lsrs	r4, r4, #21
 8000828:	0524      	lsls	r4, r4, #20
 800082a:	432c      	orrs	r4, r5
 800082c:	07f6      	lsls	r6, r6, #31
 800082e:	4334      	orrs	r4, r6
 8000830:	0010      	movs	r0, r2
 8000832:	0021      	movs	r1, r4
 8000834:	b003      	add	sp, #12
 8000836:	bcf0      	pop	{r4, r5, r6, r7}
 8000838:	46bb      	mov	fp, r7
 800083a:	46b2      	mov	sl, r6
 800083c:	46a9      	mov	r9, r5
 800083e:	46a0      	mov	r8, r4
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	2a00      	cmp	r2, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x150>
 8000846:	e084      	b.n	8000952 <__aeabi_dadd+0x25a>
 8000848:	464a      	mov	r2, r9
 800084a:	1bd2      	subs	r2, r2, r7
 800084c:	2f00      	cmp	r7, #0
 800084e:	d000      	beq.n	8000852 <__aeabi_dadd+0x15a>
 8000850:	e16d      	b.n	8000b2e <__aeabi_dadd+0x436>
 8000852:	0025      	movs	r5, r4
 8000854:	4305      	orrs	r5, r0
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x162>
 8000858:	e127      	b.n	8000aaa <__aeabi_dadd+0x3b2>
 800085a:	1e56      	subs	r6, r2, #1
 800085c:	2a01      	cmp	r2, #1
 800085e:	d100      	bne.n	8000862 <__aeabi_dadd+0x16a>
 8000860:	e23b      	b.n	8000cda <__aeabi_dadd+0x5e2>
 8000862:	4d87      	ldr	r5, [pc, #540]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000864:	42aa      	cmp	r2, r5
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x172>
 8000868:	e26a      	b.n	8000d40 <__aeabi_dadd+0x648>
 800086a:	2501      	movs	r5, #1
 800086c:	2e38      	cmp	r6, #56	@ 0x38
 800086e:	dc12      	bgt.n	8000896 <__aeabi_dadd+0x19e>
 8000870:	0032      	movs	r2, r6
 8000872:	2a1f      	cmp	r2, #31
 8000874:	dd00      	ble.n	8000878 <__aeabi_dadd+0x180>
 8000876:	e1f8      	b.n	8000c6a <__aeabi_dadd+0x572>
 8000878:	2620      	movs	r6, #32
 800087a:	0025      	movs	r5, r4
 800087c:	1ab6      	subs	r6, r6, r2
 800087e:	0007      	movs	r7, r0
 8000880:	4653      	mov	r3, sl
 8000882:	40b0      	lsls	r0, r6
 8000884:	40d4      	lsrs	r4, r2
 8000886:	40b5      	lsls	r5, r6
 8000888:	40d7      	lsrs	r7, r2
 800088a:	1e46      	subs	r6, r0, #1
 800088c:	41b0      	sbcs	r0, r6
 800088e:	1b1b      	subs	r3, r3, r4
 8000890:	469a      	mov	sl, r3
 8000892:	433d      	orrs	r5, r7
 8000894:	4305      	orrs	r5, r0
 8000896:	4662      	mov	r2, ip
 8000898:	1b55      	subs	r5, r2, r5
 800089a:	45ac      	cmp	ip, r5
 800089c:	4192      	sbcs	r2, r2
 800089e:	4653      	mov	r3, sl
 80008a0:	4252      	negs	r2, r2
 80008a2:	000e      	movs	r6, r1
 80008a4:	464f      	mov	r7, r9
 80008a6:	4688      	mov	r8, r1
 80008a8:	1a9c      	subs	r4, r3, r2
 80008aa:	e778      	b.n	800079e <__aeabi_dadd+0xa6>
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_dadd+0x1ba>
 80008b0:	e08e      	b.n	80009d0 <__aeabi_dadd+0x2d8>
 80008b2:	4649      	mov	r1, r9
 80008b4:	2900      	cmp	r1, #0
 80008b6:	d175      	bne.n	80009a4 <__aeabi_dadd+0x2ac>
 80008b8:	4661      	mov	r1, ip
 80008ba:	4653      	mov	r3, sl
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ca>
 80008c0:	e0f6      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 80008c2:	1e51      	subs	r1, r2, #1
 80008c4:	2a01      	cmp	r2, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x1d2>
 80008c8:	e191      	b.n	8000bee <__aeabi_dadd+0x4f6>
 80008ca:	4d6d      	ldr	r5, [pc, #436]	@ (8000a80 <__aeabi_dadd+0x388>)
 80008cc:	42aa      	cmp	r2, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x1da>
 80008d0:	e0dc      	b.n	8000a8c <__aeabi_dadd+0x394>
 80008d2:	2501      	movs	r5, #1
 80008d4:	2938      	cmp	r1, #56	@ 0x38
 80008d6:	dc14      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80008d8:	000a      	movs	r2, r1
 80008da:	2a1f      	cmp	r2, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x1e8>
 80008de:	e1a2      	b.n	8000c26 <__aeabi_dadd+0x52e>
 80008e0:	2120      	movs	r1, #32
 80008e2:	4653      	mov	r3, sl
 80008e4:	1a89      	subs	r1, r1, r2
 80008e6:	408b      	lsls	r3, r1
 80008e8:	001d      	movs	r5, r3
 80008ea:	4663      	mov	r3, ip
 80008ec:	40d3      	lsrs	r3, r2
 80008ee:	431d      	orrs	r5, r3
 80008f0:	4663      	mov	r3, ip
 80008f2:	408b      	lsls	r3, r1
 80008f4:	0019      	movs	r1, r3
 80008f6:	1e4b      	subs	r3, r1, #1
 80008f8:	4199      	sbcs	r1, r3
 80008fa:	4653      	mov	r3, sl
 80008fc:	40d3      	lsrs	r3, r2
 80008fe:	430d      	orrs	r5, r1
 8000900:	18e4      	adds	r4, r4, r3
 8000902:	182d      	adds	r5, r5, r0
 8000904:	4285      	cmp	r5, r0
 8000906:	4180      	sbcs	r0, r0
 8000908:	4240      	negs	r0, r0
 800090a:	1824      	adds	r4, r4, r0
 800090c:	0223      	lsls	r3, r4, #8
 800090e:	d559      	bpl.n	80009c4 <__aeabi_dadd+0x2cc>
 8000910:	4b5b      	ldr	r3, [pc, #364]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000912:	3701      	adds	r7, #1
 8000914:	429f      	cmp	r7, r3
 8000916:	d051      	beq.n	80009bc <__aeabi_dadd+0x2c4>
 8000918:	2101      	movs	r1, #1
 800091a:	4b5a      	ldr	r3, [pc, #360]	@ (8000a84 <__aeabi_dadd+0x38c>)
 800091c:	086a      	lsrs	r2, r5, #1
 800091e:	401c      	ands	r4, r3
 8000920:	4029      	ands	r1, r5
 8000922:	430a      	orrs	r2, r1
 8000924:	07e5      	lsls	r5, r4, #31
 8000926:	4315      	orrs	r5, r2
 8000928:	0864      	lsrs	r4, r4, #1
 800092a:	e75f      	b.n	80007ec <__aeabi_dadd+0xf4>
 800092c:	4661      	mov	r1, ip
 800092e:	4653      	mov	r3, sl
 8000930:	4319      	orrs	r1, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x23e>
 8000934:	e0bc      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000936:	1e51      	subs	r1, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x246>
 800093c:	e164      	b.n	8000c08 <__aeabi_dadd+0x510>
 800093e:	4d50      	ldr	r5, [pc, #320]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x24e>
 8000944:	e16a      	b.n	8000c1c <__aeabi_dadd+0x524>
 8000946:	2501      	movs	r5, #1
 8000948:	2938      	cmp	r1, #56	@ 0x38
 800094a:	dd00      	ble.n	800094e <__aeabi_dadd+0x256>
 800094c:	e722      	b.n	8000794 <__aeabi_dadd+0x9c>
 800094e:	000a      	movs	r2, r1
 8000950:	e70e      	b.n	8000770 <__aeabi_dadd+0x78>
 8000952:	4a4d      	ldr	r2, [pc, #308]	@ (8000a88 <__aeabi_dadd+0x390>)
 8000954:	1c7d      	adds	r5, r7, #1
 8000956:	4215      	tst	r5, r2
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x264>
 800095a:	e0d0      	b.n	8000afe <__aeabi_dadd+0x406>
 800095c:	0025      	movs	r5, r4
 800095e:	4662      	mov	r2, ip
 8000960:	4653      	mov	r3, sl
 8000962:	4305      	orrs	r5, r0
 8000964:	431a      	orrs	r2, r3
 8000966:	2f00      	cmp	r7, #0
 8000968:	d000      	beq.n	800096c <__aeabi_dadd+0x274>
 800096a:	e137      	b.n	8000bdc <__aeabi_dadd+0x4e4>
 800096c:	2d00      	cmp	r5, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x27a>
 8000970:	e1a8      	b.n	8000cc4 <__aeabi_dadd+0x5cc>
 8000972:	2a00      	cmp	r2, #0
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x280>
 8000976:	e16a      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000978:	4663      	mov	r3, ip
 800097a:	1ac5      	subs	r5, r0, r3
 800097c:	4653      	mov	r3, sl
 800097e:	1ae2      	subs	r2, r4, r3
 8000980:	42a8      	cmp	r0, r5
 8000982:	419b      	sbcs	r3, r3
 8000984:	425b      	negs	r3, r3
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	021a      	lsls	r2, r3, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x296>
 800098c:	e203      	b.n	8000d96 <__aeabi_dadd+0x69e>
 800098e:	4663      	mov	r3, ip
 8000990:	1a1d      	subs	r5, r3, r0
 8000992:	45ac      	cmp	ip, r5
 8000994:	4192      	sbcs	r2, r2
 8000996:	4653      	mov	r3, sl
 8000998:	4252      	negs	r2, r2
 800099a:	1b1c      	subs	r4, r3, r4
 800099c:	000e      	movs	r6, r1
 800099e:	4688      	mov	r8, r1
 80009a0:	1aa4      	subs	r4, r4, r2
 80009a2:	e723      	b.n	80007ec <__aeabi_dadd+0xf4>
 80009a4:	4936      	ldr	r1, [pc, #216]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009a6:	428f      	cmp	r7, r1
 80009a8:	d070      	beq.n	8000a8c <__aeabi_dadd+0x394>
 80009aa:	2501      	movs	r5, #1
 80009ac:	2a38      	cmp	r2, #56	@ 0x38
 80009ae:	dca8      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80009b0:	2180      	movs	r1, #128	@ 0x80
 80009b2:	4653      	mov	r3, sl
 80009b4:	0409      	lsls	r1, r1, #16
 80009b6:	430b      	orrs	r3, r1
 80009b8:	469a      	mov	sl, r3
 80009ba:	e78e      	b.n	80008da <__aeabi_dadd+0x1e2>
 80009bc:	003c      	movs	r4, r7
 80009be:	2500      	movs	r5, #0
 80009c0:	2200      	movs	r2, #0
 80009c2:	e731      	b.n	8000828 <__aeabi_dadd+0x130>
 80009c4:	2307      	movs	r3, #7
 80009c6:	402b      	ands	r3, r5
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_dadd+0x2d6>
 80009cc:	e710      	b.n	80007f0 <__aeabi_dadd+0xf8>
 80009ce:	e093      	b.n	8000af8 <__aeabi_dadd+0x400>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d074      	beq.n	8000abe <__aeabi_dadd+0x3c6>
 80009d4:	464a      	mov	r2, r9
 80009d6:	1bd2      	subs	r2, r2, r7
 80009d8:	2f00      	cmp	r7, #0
 80009da:	d100      	bne.n	80009de <__aeabi_dadd+0x2e6>
 80009dc:	e0c7      	b.n	8000b6e <__aeabi_dadd+0x476>
 80009de:	4928      	ldr	r1, [pc, #160]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009e0:	4589      	cmp	r9, r1
 80009e2:	d100      	bne.n	80009e6 <__aeabi_dadd+0x2ee>
 80009e4:	e185      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 80009e6:	2501      	movs	r5, #1
 80009e8:	2a38      	cmp	r2, #56	@ 0x38
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_dadd+0x31a>
 80009ec:	2180      	movs	r1, #128	@ 0x80
 80009ee:	0409      	lsls	r1, r1, #16
 80009f0:	430c      	orrs	r4, r1
 80009f2:	2a1f      	cmp	r2, #31
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_dadd+0x300>
 80009f6:	e1ab      	b.n	8000d50 <__aeabi_dadd+0x658>
 80009f8:	2120      	movs	r1, #32
 80009fa:	0025      	movs	r5, r4
 80009fc:	1a89      	subs	r1, r1, r2
 80009fe:	0007      	movs	r7, r0
 8000a00:	4088      	lsls	r0, r1
 8000a02:	408d      	lsls	r5, r1
 8000a04:	40d7      	lsrs	r7, r2
 8000a06:	1e41      	subs	r1, r0, #1
 8000a08:	4188      	sbcs	r0, r1
 8000a0a:	40d4      	lsrs	r4, r2
 8000a0c:	433d      	orrs	r5, r7
 8000a0e:	4305      	orrs	r5, r0
 8000a10:	44a2      	add	sl, r4
 8000a12:	4465      	add	r5, ip
 8000a14:	4565      	cmp	r5, ip
 8000a16:	4192      	sbcs	r2, r2
 8000a18:	4252      	negs	r2, r2
 8000a1a:	4452      	add	r2, sl
 8000a1c:	0014      	movs	r4, r2
 8000a1e:	464f      	mov	r7, r9
 8000a20:	e774      	b.n	800090c <__aeabi_dadd+0x214>
 8000a22:	0028      	movs	r0, r5
 8000a24:	f7ff fd40 	bl	80004a8 <__clzsi2>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	dc00      	bgt.n	8000a32 <__aeabi_dadd+0x33a>
 8000a30:	e6c2      	b.n	80007b8 <__aeabi_dadd+0xc0>
 8000a32:	002a      	movs	r2, r5
 8000a34:	3808      	subs	r0, #8
 8000a36:	4082      	lsls	r2, r0
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	dd00      	ble.n	8000a3e <__aeabi_dadd+0x346>
 8000a3c:	e0a9      	b.n	8000b92 <__aeabi_dadd+0x49a>
 8000a3e:	1bdb      	subs	r3, r3, r7
 8000a40:	1c58      	adds	r0, r3, #1
 8000a42:	281f      	cmp	r0, #31
 8000a44:	dc00      	bgt.n	8000a48 <__aeabi_dadd+0x350>
 8000a46:	e1ac      	b.n	8000da2 <__aeabi_dadd+0x6aa>
 8000a48:	0015      	movs	r5, r2
 8000a4a:	3b1f      	subs	r3, #31
 8000a4c:	40dd      	lsrs	r5, r3
 8000a4e:	2820      	cmp	r0, #32
 8000a50:	d005      	beq.n	8000a5e <__aeabi_dadd+0x366>
 8000a52:	2340      	movs	r3, #64	@ 0x40
 8000a54:	1a1b      	subs	r3, r3, r0
 8000a56:	409a      	lsls	r2, r3
 8000a58:	1e53      	subs	r3, r2, #1
 8000a5a:	419a      	sbcs	r2, r3
 8000a5c:	4315      	orrs	r5, r2
 8000a5e:	2307      	movs	r3, #7
 8000a60:	2700      	movs	r7, #0
 8000a62:	402b      	ands	r3, r5
 8000a64:	e7b0      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000a66:	08ed      	lsrs	r5, r5, #3
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000a6a:	0762      	lsls	r2, r4, #29
 8000a6c:	432a      	orrs	r2, r5
 8000a6e:	08e4      	lsrs	r4, r4, #3
 8000a70:	429f      	cmp	r7, r3
 8000a72:	d00f      	beq.n	8000a94 <__aeabi_dadd+0x39c>
 8000a74:	0324      	lsls	r4, r4, #12
 8000a76:	0b25      	lsrs	r5, r4, #12
 8000a78:	057c      	lsls	r4, r7, #21
 8000a7a:	0d64      	lsrs	r4, r4, #21
 8000a7c:	e6d4      	b.n	8000828 <__aeabi_dadd+0x130>
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	000007ff 	.word	0x000007ff
 8000a84:	ff7fffff 	.word	0xff7fffff
 8000a88:	000007fe 	.word	0x000007fe
 8000a8c:	08c0      	lsrs	r0, r0, #3
 8000a8e:	0762      	lsls	r2, r4, #29
 8000a90:	4302      	orrs	r2, r0
 8000a92:	08e4      	lsrs	r4, r4, #3
 8000a94:	0013      	movs	r3, r2
 8000a96:	4323      	orrs	r3, r4
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x3a4>
 8000a9a:	e186      	b.n	8000daa <__aeabi_dadd+0x6b2>
 8000a9c:	2580      	movs	r5, #128	@ 0x80
 8000a9e:	032d      	lsls	r5, r5, #12
 8000aa0:	4325      	orrs	r5, r4
 8000aa2:	032d      	lsls	r5, r5, #12
 8000aa4:	4cc3      	ldr	r4, [pc, #780]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000aa6:	0b2d      	lsrs	r5, r5, #12
 8000aa8:	e6be      	b.n	8000828 <__aeabi_dadd+0x130>
 8000aaa:	4660      	mov	r0, ip
 8000aac:	4654      	mov	r4, sl
 8000aae:	000e      	movs	r6, r1
 8000ab0:	0017      	movs	r7, r2
 8000ab2:	08c5      	lsrs	r5, r0, #3
 8000ab4:	e7d8      	b.n	8000a68 <__aeabi_dadd+0x370>
 8000ab6:	4cc0      	ldr	r4, [pc, #768]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000ab8:	1aff      	subs	r7, r7, r3
 8000aba:	4014      	ands	r4, r2
 8000abc:	e696      	b.n	80007ec <__aeabi_dadd+0xf4>
 8000abe:	4abf      	ldr	r2, [pc, #764]	@ (8000dbc <__aeabi_dadd+0x6c4>)
 8000ac0:	1c79      	adds	r1, r7, #1
 8000ac2:	4211      	tst	r1, r2
 8000ac4:	d16b      	bne.n	8000b9e <__aeabi_dadd+0x4a6>
 8000ac6:	0022      	movs	r2, r4
 8000ac8:	4302      	orrs	r2, r0
 8000aca:	2f00      	cmp	r7, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x3d8>
 8000ace:	e0db      	b.n	8000c88 <__aeabi_dadd+0x590>
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x3de>
 8000ad4:	e12d      	b.n	8000d32 <__aeabi_dadd+0x63a>
 8000ad6:	4662      	mov	r2, ip
 8000ad8:	4653      	mov	r3, sl
 8000ada:	431a      	orrs	r2, r3
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dadd+0x3e8>
 8000ade:	e0b6      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	18c5      	adds	r5, r0, r3
 8000ae4:	4285      	cmp	r5, r0
 8000ae6:	4180      	sbcs	r0, r0
 8000ae8:	4454      	add	r4, sl
 8000aea:	4240      	negs	r0, r0
 8000aec:	1824      	adds	r4, r4, r0
 8000aee:	0223      	lsls	r3, r4, #8
 8000af0:	d502      	bpl.n	8000af8 <__aeabi_dadd+0x400>
 8000af2:	000f      	movs	r7, r1
 8000af4:	4bb0      	ldr	r3, [pc, #704]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000af6:	401c      	ands	r4, r3
 8000af8:	003a      	movs	r2, r7
 8000afa:	0028      	movs	r0, r5
 8000afc:	e7d8      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000afe:	4662      	mov	r2, ip
 8000b00:	1a85      	subs	r5, r0, r2
 8000b02:	42a8      	cmp	r0, r5
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	4653      	mov	r3, sl
 8000b08:	4252      	negs	r2, r2
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	1ae3      	subs	r3, r4, r3
 8000b0e:	001a      	movs	r2, r3
 8000b10:	464b      	mov	r3, r9
 8000b12:	1ad2      	subs	r2, r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	4691      	mov	r9, r2
 8000b18:	021a      	lsls	r2, r3, #8
 8000b1a:	d454      	bmi.n	8000bc6 <__aeabi_dadd+0x4ce>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	464c      	mov	r4, r9
 8000b20:	432a      	orrs	r2, r5
 8000b22:	d000      	beq.n	8000b26 <__aeabi_dadd+0x42e>
 8000b24:	e640      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000b26:	2600      	movs	r6, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	2500      	movs	r5, #0
 8000b2c:	e67c      	b.n	8000828 <__aeabi_dadd+0x130>
 8000b2e:	4da1      	ldr	r5, [pc, #644]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b30:	45a9      	cmp	r9, r5
 8000b32:	d100      	bne.n	8000b36 <__aeabi_dadd+0x43e>
 8000b34:	e090      	b.n	8000c58 <__aeabi_dadd+0x560>
 8000b36:	2501      	movs	r5, #1
 8000b38:	2a38      	cmp	r2, #56	@ 0x38
 8000b3a:	dd00      	ble.n	8000b3e <__aeabi_dadd+0x446>
 8000b3c:	e6ab      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000b3e:	2580      	movs	r5, #128	@ 0x80
 8000b40:	042d      	lsls	r5, r5, #16
 8000b42:	432c      	orrs	r4, r5
 8000b44:	e695      	b.n	8000872 <__aeabi_dadd+0x17a>
 8000b46:	0011      	movs	r1, r2
 8000b48:	4655      	mov	r5, sl
 8000b4a:	3920      	subs	r1, #32
 8000b4c:	40cd      	lsrs	r5, r1
 8000b4e:	46a9      	mov	r9, r5
 8000b50:	2a20      	cmp	r2, #32
 8000b52:	d006      	beq.n	8000b62 <__aeabi_dadd+0x46a>
 8000b54:	2140      	movs	r1, #64	@ 0x40
 8000b56:	4653      	mov	r3, sl
 8000b58:	1a8a      	subs	r2, r1, r2
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	4694      	mov	ip, r2
 8000b62:	4665      	mov	r5, ip
 8000b64:	1e6b      	subs	r3, r5, #1
 8000b66:	419d      	sbcs	r5, r3
 8000b68:	464b      	mov	r3, r9
 8000b6a:	431d      	orrs	r5, r3
 8000b6c:	e612      	b.n	8000794 <__aeabi_dadd+0x9c>
 8000b6e:	0021      	movs	r1, r4
 8000b70:	4301      	orrs	r1, r0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_dadd+0x47e>
 8000b74:	e0c4      	b.n	8000d00 <__aeabi_dadd+0x608>
 8000b76:	1e51      	subs	r1, r2, #1
 8000b78:	2a01      	cmp	r2, #1
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dadd+0x486>
 8000b7c:	e0fb      	b.n	8000d76 <__aeabi_dadd+0x67e>
 8000b7e:	4d8d      	ldr	r5, [pc, #564]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b80:	42aa      	cmp	r2, r5
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x48e>
 8000b84:	e0b5      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 8000b86:	2501      	movs	r5, #1
 8000b88:	2938      	cmp	r1, #56	@ 0x38
 8000b8a:	dd00      	ble.n	8000b8e <__aeabi_dadd+0x496>
 8000b8c:	e741      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000b8e:	000a      	movs	r2, r1
 8000b90:	e72f      	b.n	80009f2 <__aeabi_dadd+0x2fa>
 8000b92:	4c89      	ldr	r4, [pc, #548]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000b94:	1aff      	subs	r7, r7, r3
 8000b96:	4014      	ands	r4, r2
 8000b98:	0762      	lsls	r2, r4, #29
 8000b9a:	08e4      	lsrs	r4, r4, #3
 8000b9c:	e76a      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000b9e:	4a85      	ldr	r2, [pc, #532]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000ba0:	4291      	cmp	r1, r2
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x4ae>
 8000ba4:	e0e3      	b.n	8000d6e <__aeabi_dadd+0x676>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	18c2      	adds	r2, r0, r3
 8000baa:	4282      	cmp	r2, r0
 8000bac:	4180      	sbcs	r0, r0
 8000bae:	0023      	movs	r3, r4
 8000bb0:	4240      	negs	r0, r0
 8000bb2:	4453      	add	r3, sl
 8000bb4:	181b      	adds	r3, r3, r0
 8000bb6:	07dd      	lsls	r5, r3, #31
 8000bb8:	085c      	lsrs	r4, r3, #1
 8000bba:	2307      	movs	r3, #7
 8000bbc:	0852      	lsrs	r2, r2, #1
 8000bbe:	4315      	orrs	r5, r2
 8000bc0:	000f      	movs	r7, r1
 8000bc2:	402b      	ands	r3, r5
 8000bc4:	e700      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	1a1d      	subs	r5, r3, r0
 8000bca:	45ac      	cmp	ip, r5
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	4653      	mov	r3, sl
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	1b1c      	subs	r4, r3, r4
 8000bd4:	000e      	movs	r6, r1
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	1aa4      	subs	r4, r4, r2
 8000bda:	e5e5      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000bdc:	2d00      	cmp	r5, #0
 8000bde:	d000      	beq.n	8000be2 <__aeabi_dadd+0x4ea>
 8000be0:	e091      	b.n	8000d06 <__aeabi_dadd+0x60e>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d138      	bne.n	8000c58 <__aeabi_dadd+0x560>
 8000be6:	2480      	movs	r4, #128	@ 0x80
 8000be8:	2600      	movs	r6, #0
 8000bea:	0324      	lsls	r4, r4, #12
 8000bec:	e756      	b.n	8000a9c <__aeabi_dadd+0x3a4>
 8000bee:	4663      	mov	r3, ip
 8000bf0:	18c5      	adds	r5, r0, r3
 8000bf2:	4285      	cmp	r5, r0
 8000bf4:	4180      	sbcs	r0, r0
 8000bf6:	4454      	add	r4, sl
 8000bf8:	4240      	negs	r0, r0
 8000bfa:	1824      	adds	r4, r4, r0
 8000bfc:	2701      	movs	r7, #1
 8000bfe:	0223      	lsls	r3, r4, #8
 8000c00:	d400      	bmi.n	8000c04 <__aeabi_dadd+0x50c>
 8000c02:	e6df      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 8000c04:	2702      	movs	r7, #2
 8000c06:	e687      	b.n	8000918 <__aeabi_dadd+0x220>
 8000c08:	4663      	mov	r3, ip
 8000c0a:	1ac5      	subs	r5, r0, r3
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	4180      	sbcs	r0, r0
 8000c10:	4653      	mov	r3, sl
 8000c12:	4240      	negs	r0, r0
 8000c14:	1ae4      	subs	r4, r4, r3
 8000c16:	2701      	movs	r7, #1
 8000c18:	1a24      	subs	r4, r4, r0
 8000c1a:	e5c0      	b.n	800079e <__aeabi_dadd+0xa6>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	08c0      	lsrs	r0, r0, #3
 8000c20:	4302      	orrs	r2, r0
 8000c22:	08e4      	lsrs	r4, r4, #3
 8000c24:	e736      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c26:	0011      	movs	r1, r2
 8000c28:	4653      	mov	r3, sl
 8000c2a:	3920      	subs	r1, #32
 8000c2c:	40cb      	lsrs	r3, r1
 8000c2e:	4699      	mov	r9, r3
 8000c30:	2a20      	cmp	r2, #32
 8000c32:	d006      	beq.n	8000c42 <__aeabi_dadd+0x54a>
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4653      	mov	r3, sl
 8000c38:	1a8a      	subs	r2, r1, r2
 8000c3a:	4093      	lsls	r3, r2
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	4694      	mov	ip, r2
 8000c42:	4665      	mov	r5, ip
 8000c44:	1e6b      	subs	r3, r5, #1
 8000c46:	419d      	sbcs	r5, r3
 8000c48:	464b      	mov	r3, r9
 8000c4a:	431d      	orrs	r5, r3
 8000c4c:	e659      	b.n	8000902 <__aeabi_dadd+0x20a>
 8000c4e:	0762      	lsls	r2, r4, #29
 8000c50:	08c0      	lsrs	r0, r0, #3
 8000c52:	4302      	orrs	r2, r0
 8000c54:	08e4      	lsrs	r4, r4, #3
 8000c56:	e70d      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000c58:	4653      	mov	r3, sl
 8000c5a:	075a      	lsls	r2, r3, #29
 8000c5c:	4663      	mov	r3, ip
 8000c5e:	08d8      	lsrs	r0, r3, #3
 8000c60:	4653      	mov	r3, sl
 8000c62:	000e      	movs	r6, r1
 8000c64:	4302      	orrs	r2, r0
 8000c66:	08dc      	lsrs	r4, r3, #3
 8000c68:	e714      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c6a:	0015      	movs	r5, r2
 8000c6c:	0026      	movs	r6, r4
 8000c6e:	3d20      	subs	r5, #32
 8000c70:	40ee      	lsrs	r6, r5
 8000c72:	2a20      	cmp	r2, #32
 8000c74:	d003      	beq.n	8000c7e <__aeabi_dadd+0x586>
 8000c76:	2540      	movs	r5, #64	@ 0x40
 8000c78:	1aaa      	subs	r2, r5, r2
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4320      	orrs	r0, r4
 8000c7e:	1e42      	subs	r2, r0, #1
 8000c80:	4190      	sbcs	r0, r2
 8000c82:	0005      	movs	r5, r0
 8000c84:	4335      	orrs	r5, r6
 8000c86:	e606      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	d07c      	beq.n	8000d86 <__aeabi_dadd+0x68e>
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	4653      	mov	r3, sl
 8000c90:	08c0      	lsrs	r0, r0, #3
 8000c92:	431a      	orrs	r2, r3
 8000c94:	d100      	bne.n	8000c98 <__aeabi_dadd+0x5a0>
 8000c96:	e6fa      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	4310      	orrs	r0, r2
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	0312      	lsls	r2, r2, #12
 8000ca2:	4214      	tst	r4, r2
 8000ca4:	d008      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000ca6:	08d9      	lsrs	r1, r3, #3
 8000ca8:	4211      	tst	r1, r2
 8000caa:	d105      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000cac:	4663      	mov	r3, ip
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4653      	mov	r3, sl
 8000cb2:	000c      	movs	r4, r1
 8000cb4:	075b      	lsls	r3, r3, #29
 8000cb6:	4318      	orrs	r0, r3
 8000cb8:	0f42      	lsrs	r2, r0, #29
 8000cba:	00c0      	lsls	r0, r0, #3
 8000cbc:	08c0      	lsrs	r0, r0, #3
 8000cbe:	0752      	lsls	r2, r2, #29
 8000cc0:	4302      	orrs	r2, r0
 8000cc2:	e6e7      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d100      	bne.n	8000cca <__aeabi_dadd+0x5d2>
 8000cc8:	e72d      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	08d8      	lsrs	r0, r3, #3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	075a      	lsls	r2, r3, #29
 8000cd2:	000e      	movs	r6, r1
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	08dc      	lsrs	r4, r3, #3
 8000cd8:	e6cc      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000cda:	4663      	mov	r3, ip
 8000cdc:	1a1d      	subs	r5, r3, r0
 8000cde:	45ac      	cmp	ip, r5
 8000ce0:	4192      	sbcs	r2, r2
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	1b1c      	subs	r4, r3, r4
 8000ce8:	000e      	movs	r6, r1
 8000cea:	4688      	mov	r8, r1
 8000cec:	1aa4      	subs	r4, r4, r2
 8000cee:	3701      	adds	r7, #1
 8000cf0:	e555      	b.n	800079e <__aeabi_dadd+0xa6>
 8000cf2:	4663      	mov	r3, ip
 8000cf4:	08d9      	lsrs	r1, r3, #3
 8000cf6:	4653      	mov	r3, sl
 8000cf8:	075a      	lsls	r2, r3, #29
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	08dc      	lsrs	r4, r3, #3
 8000cfe:	e6c9      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d00:	4660      	mov	r0, ip
 8000d02:	4654      	mov	r4, sl
 8000d04:	e6d4      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000d06:	08c0      	lsrs	r0, r0, #3
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_dadd+0x616>
 8000d0c:	e6bf      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000d0e:	0762      	lsls	r2, r4, #29
 8000d10:	4310      	orrs	r0, r2
 8000d12:	2280      	movs	r2, #128	@ 0x80
 8000d14:	08e4      	lsrs	r4, r4, #3
 8000d16:	0312      	lsls	r2, r2, #12
 8000d18:	4214      	tst	r4, r2
 8000d1a:	d0cd      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d1c:	08dd      	lsrs	r5, r3, #3
 8000d1e:	4215      	tst	r5, r2
 8000d20:	d1ca      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d22:	4663      	mov	r3, ip
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	4653      	mov	r3, sl
 8000d28:	075b      	lsls	r3, r3, #29
 8000d2a:	000e      	movs	r6, r1
 8000d2c:	002c      	movs	r4, r5
 8000d2e:	4318      	orrs	r0, r3
 8000d30:	e7c2      	b.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d32:	4663      	mov	r3, ip
 8000d34:	08d9      	lsrs	r1, r3, #3
 8000d36:	4653      	mov	r3, sl
 8000d38:	075a      	lsls	r2, r3, #29
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	08dc      	lsrs	r4, r3, #3
 8000d3e:	e699      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000d40:	4663      	mov	r3, ip
 8000d42:	08d8      	lsrs	r0, r3, #3
 8000d44:	4653      	mov	r3, sl
 8000d46:	075a      	lsls	r2, r3, #29
 8000d48:	000e      	movs	r6, r1
 8000d4a:	4302      	orrs	r2, r0
 8000d4c:	08dc      	lsrs	r4, r3, #3
 8000d4e:	e6a1      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d50:	0011      	movs	r1, r2
 8000d52:	0027      	movs	r7, r4
 8000d54:	3920      	subs	r1, #32
 8000d56:	40cf      	lsrs	r7, r1
 8000d58:	2a20      	cmp	r2, #32
 8000d5a:	d003      	beq.n	8000d64 <__aeabi_dadd+0x66c>
 8000d5c:	2140      	movs	r1, #64	@ 0x40
 8000d5e:	1a8a      	subs	r2, r1, r2
 8000d60:	4094      	lsls	r4, r2
 8000d62:	4320      	orrs	r0, r4
 8000d64:	1e42      	subs	r2, r0, #1
 8000d66:	4190      	sbcs	r0, r2
 8000d68:	0005      	movs	r5, r0
 8000d6a:	433d      	orrs	r5, r7
 8000d6c:	e651      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000d6e:	000c      	movs	r4, r1
 8000d70:	2500      	movs	r5, #0
 8000d72:	2200      	movs	r2, #0
 8000d74:	e558      	b.n	8000828 <__aeabi_dadd+0x130>
 8000d76:	4460      	add	r0, ip
 8000d78:	4560      	cmp	r0, ip
 8000d7a:	4192      	sbcs	r2, r2
 8000d7c:	4454      	add	r4, sl
 8000d7e:	4252      	negs	r2, r2
 8000d80:	0005      	movs	r5, r0
 8000d82:	18a4      	adds	r4, r4, r2
 8000d84:	e73a      	b.n	8000bfc <__aeabi_dadd+0x504>
 8000d86:	4653      	mov	r3, sl
 8000d88:	075a      	lsls	r2, r3, #29
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	08d9      	lsrs	r1, r3, #3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	430a      	orrs	r2, r1
 8000d92:	08dc      	lsrs	r4, r3, #3
 8000d94:	e67e      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d96:	001a      	movs	r2, r3
 8000d98:	001c      	movs	r4, r3
 8000d9a:	432a      	orrs	r2, r5
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x6a8>
 8000d9e:	e6ab      	b.n	8000af8 <__aeabi_dadd+0x400>
 8000da0:	e6c1      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000da2:	2120      	movs	r1, #32
 8000da4:	2500      	movs	r5, #0
 8000da6:	1a09      	subs	r1, r1, r0
 8000da8:	e519      	b.n	80007de <__aeabi_dadd+0xe6>
 8000daa:	2200      	movs	r2, #0
 8000dac:	2500      	movs	r5, #0
 8000dae:	4c01      	ldr	r4, [pc, #4]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000db0:	e53a      	b.n	8000828 <__aeabi_dadd+0x130>
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	000007ff 	.word	0x000007ff
 8000db8:	ff7fffff 	.word	0xff7fffff
 8000dbc:	000007fe 	.word	0x000007fe

08000dc0 <__aeabi_ddiv>:
 8000dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc2:	46de      	mov	lr, fp
 8000dc4:	4645      	mov	r5, r8
 8000dc6:	4657      	mov	r7, sl
 8000dc8:	464e      	mov	r6, r9
 8000dca:	b5e0      	push	{r5, r6, r7, lr}
 8000dcc:	b087      	sub	sp, #28
 8000dce:	9200      	str	r2, [sp, #0]
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	030b      	lsls	r3, r1, #12
 8000dd4:	0b1b      	lsrs	r3, r3, #12
 8000dd6:	469b      	mov	fp, r3
 8000dd8:	0fca      	lsrs	r2, r1, #31
 8000dda:	004b      	lsls	r3, r1, #1
 8000ddc:	0004      	movs	r4, r0
 8000dde:	4680      	mov	r8, r0
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	9202      	str	r2, [sp, #8]
 8000de4:	d100      	bne.n	8000de8 <__aeabi_ddiv+0x28>
 8000de6:	e16a      	b.n	80010be <__aeabi_ddiv+0x2fe>
 8000de8:	4ad4      	ldr	r2, [pc, #848]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x30>
 8000dee:	e18c      	b.n	800110a <__aeabi_ddiv+0x34a>
 8000df0:	4659      	mov	r1, fp
 8000df2:	0f42      	lsrs	r2, r0, #29
 8000df4:	00c9      	lsls	r1, r1, #3
 8000df6:	430a      	orrs	r2, r1
 8000df8:	2180      	movs	r1, #128	@ 0x80
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	4311      	orrs	r1, r2
 8000dfe:	00c2      	lsls	r2, r0, #3
 8000e00:	4690      	mov	r8, r2
 8000e02:	4acf      	ldr	r2, [pc, #828]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e04:	4689      	mov	r9, r1
 8000e06:	4692      	mov	sl, r2
 8000e08:	449a      	add	sl, r3
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	9303      	str	r3, [sp, #12]
 8000e10:	9e00      	ldr	r6, [sp, #0]
 8000e12:	9f01      	ldr	r7, [sp, #4]
 8000e14:	033b      	lsls	r3, r7, #12
 8000e16:	0b1b      	lsrs	r3, r3, #12
 8000e18:	469b      	mov	fp, r3
 8000e1a:	007b      	lsls	r3, r7, #1
 8000e1c:	0030      	movs	r0, r6
 8000e1e:	0d5b      	lsrs	r3, r3, #21
 8000e20:	0ffd      	lsrs	r5, r7, #31
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d100      	bne.n	8000e28 <__aeabi_ddiv+0x68>
 8000e26:	e128      	b.n	800107a <__aeabi_ddiv+0x2ba>
 8000e28:	4ac4      	ldr	r2, [pc, #784]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x70>
 8000e2e:	e177      	b.n	8001120 <__aeabi_ddiv+0x360>
 8000e30:	4659      	mov	r1, fp
 8000e32:	0f72      	lsrs	r2, r6, #29
 8000e34:	00c9      	lsls	r1, r1, #3
 8000e36:	430a      	orrs	r2, r1
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	0409      	lsls	r1, r1, #16
 8000e3c:	4311      	orrs	r1, r2
 8000e3e:	468b      	mov	fp, r1
 8000e40:	49bf      	ldr	r1, [pc, #764]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e42:	00f2      	lsls	r2, r6, #3
 8000e44:	468c      	mov	ip, r1
 8000e46:	4651      	mov	r1, sl
 8000e48:	4463      	add	r3, ip
 8000e4a:	1acb      	subs	r3, r1, r3
 8000e4c:	469a      	mov	sl, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9e02      	ldr	r6, [sp, #8]
 8000e52:	406e      	eors	r6, r5
 8000e54:	2c0f      	cmp	r4, #15
 8000e56:	d827      	bhi.n	8000ea8 <__aeabi_ddiv+0xe8>
 8000e58:	49ba      	ldr	r1, [pc, #744]	@ (8001144 <__aeabi_ddiv+0x384>)
 8000e5a:	00a4      	lsls	r4, r4, #2
 8000e5c:	5909      	ldr	r1, [r1, r4]
 8000e5e:	468f      	mov	pc, r1
 8000e60:	46cb      	mov	fp, r9
 8000e62:	4642      	mov	r2, r8
 8000e64:	9e02      	ldr	r6, [sp, #8]
 8000e66:	9b03      	ldr	r3, [sp, #12]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d016      	beq.n	8000e9a <__aeabi_ddiv+0xda>
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0xb2>
 8000e70:	e2a6      	b.n	80013c0 <__aeabi_ddiv+0x600>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_ddiv+0xb8>
 8000e76:	e0df      	b.n	8001038 <__aeabi_ddiv+0x278>
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	2400      	movs	r4, #0
 8000e7e:	4690      	mov	r8, r2
 8000e80:	051b      	lsls	r3, r3, #20
 8000e82:	4323      	orrs	r3, r4
 8000e84:	07f6      	lsls	r6, r6, #31
 8000e86:	4333      	orrs	r3, r6
 8000e88:	4640      	mov	r0, r8
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	b007      	add	sp, #28
 8000e8e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e90:	46bb      	mov	fp, r7
 8000e92:	46b2      	mov	sl, r6
 8000e94:	46a9      	mov	r9, r5
 8000e96:	46a0      	mov	r8, r4
 8000e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	4ba6      	ldr	r3, [pc, #664]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000ea2:	e7ed      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8000ea4:	002e      	movs	r6, r5
 8000ea6:	e7df      	b.n	8000e68 <__aeabi_ddiv+0xa8>
 8000ea8:	45cb      	cmp	fp, r9
 8000eaa:	d200      	bcs.n	8000eae <__aeabi_ddiv+0xee>
 8000eac:	e1d4      	b.n	8001258 <__aeabi_ddiv+0x498>
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_ddiv+0xf2>
 8000eb0:	e1cf      	b.n	8001252 <__aeabi_ddiv+0x492>
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	4644      	mov	r4, r8
 8000eba:	4648      	mov	r0, r9
 8000ebc:	2700      	movs	r7, #0
 8000ebe:	44e2      	add	sl, ip
 8000ec0:	465b      	mov	r3, fp
 8000ec2:	0e15      	lsrs	r5, r2, #24
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	431d      	orrs	r5, r3
 8000ec8:	0c19      	lsrs	r1, r3, #16
 8000eca:	042b      	lsls	r3, r5, #16
 8000ecc:	0212      	lsls	r2, r2, #8
 8000ece:	9500      	str	r5, [sp, #0]
 8000ed0:	0c1d      	lsrs	r5, r3, #16
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	9102      	str	r1, [sp, #8]
 8000ed6:	9503      	str	r5, [sp, #12]
 8000ed8:	f7ff f9b8 	bl	800024c <__aeabi_uidivmod>
 8000edc:	0002      	movs	r2, r0
 8000ede:	436a      	muls	r2, r5
 8000ee0:	040b      	lsls	r3, r1, #16
 8000ee2:	0c21      	lsrs	r1, r4, #16
 8000ee4:	4680      	mov	r8, r0
 8000ee6:	4319      	orrs	r1, r3
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d909      	bls.n	8000f00 <__aeabi_ddiv+0x140>
 8000eec:	9d00      	ldr	r5, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	46ac      	mov	ip, r5
 8000ef2:	425b      	negs	r3, r3
 8000ef4:	4461      	add	r1, ip
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	44e0      	add	r8, ip
 8000efa:	428d      	cmp	r5, r1
 8000efc:	d800      	bhi.n	8000f00 <__aeabi_ddiv+0x140>
 8000efe:	e1fb      	b.n	80012f8 <__aeabi_ddiv+0x538>
 8000f00:	1a88      	subs	r0, r1, r2
 8000f02:	9902      	ldr	r1, [sp, #8]
 8000f04:	f7ff f9a2 	bl	800024c <__aeabi_uidivmod>
 8000f08:	9a03      	ldr	r2, [sp, #12]
 8000f0a:	0424      	lsls	r4, r4, #16
 8000f0c:	4342      	muls	r2, r0
 8000f0e:	0409      	lsls	r1, r1, #16
 8000f10:	0c24      	lsrs	r4, r4, #16
 8000f12:	0003      	movs	r3, r0
 8000f14:	430c      	orrs	r4, r1
 8000f16:	42a2      	cmp	r2, r4
 8000f18:	d906      	bls.n	8000f28 <__aeabi_ddiv+0x168>
 8000f1a:	9900      	ldr	r1, [sp, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	468c      	mov	ip, r1
 8000f20:	4464      	add	r4, ip
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	d800      	bhi.n	8000f28 <__aeabi_ddiv+0x168>
 8000f26:	e1e1      	b.n	80012ec <__aeabi_ddiv+0x52c>
 8000f28:	1aa0      	subs	r0, r4, r2
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	0412      	lsls	r2, r2, #16
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	4693      	mov	fp, r2
 8000f32:	464b      	mov	r3, r9
 8000f34:	4659      	mov	r1, fp
 8000f36:	0c1b      	lsrs	r3, r3, #16
 8000f38:	001d      	movs	r5, r3
 8000f3a:	9304      	str	r3, [sp, #16]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4649      	mov	r1, r9
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	0c09      	lsrs	r1, r1, #16
 8000f44:	000c      	movs	r4, r1
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	435c      	muls	r4, r3
 8000f4a:	0c12      	lsrs	r2, r2, #16
 8000f4c:	436b      	muls	r3, r5
 8000f4e:	4688      	mov	r8, r1
 8000f50:	4351      	muls	r1, r2
 8000f52:	436a      	muls	r2, r5
 8000f54:	0c25      	lsrs	r5, r4, #16
 8000f56:	46ac      	mov	ip, r5
 8000f58:	185b      	adds	r3, r3, r1
 8000f5a:	4463      	add	r3, ip
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d903      	bls.n	8000f68 <__aeabi_ddiv+0x1a8>
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	0249      	lsls	r1, r1, #9
 8000f64:	468c      	mov	ip, r1
 8000f66:	4462      	add	r2, ip
 8000f68:	0c19      	lsrs	r1, r3, #16
 8000f6a:	0424      	lsls	r4, r4, #16
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	0c24      	lsrs	r4, r4, #16
 8000f70:	188a      	adds	r2, r1, r2
 8000f72:	191c      	adds	r4, r3, r4
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d302      	bcc.n	8000f7e <__aeabi_ddiv+0x1be>
 8000f78:	d116      	bne.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7a:	42a7      	cmp	r7, r4
 8000f7c:	d214      	bcs.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7e:	465b      	mov	r3, fp
 8000f80:	9d00      	ldr	r5, [sp, #0]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	444f      	add	r7, r9
 8000f86:	9305      	str	r3, [sp, #20]
 8000f88:	454f      	cmp	r7, r9
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	46ac      	mov	ip, r5
 8000f8e:	425b      	negs	r3, r3
 8000f90:	4463      	add	r3, ip
 8000f92:	18c0      	adds	r0, r0, r3
 8000f94:	4285      	cmp	r5, r0
 8000f96:	d300      	bcc.n	8000f9a <__aeabi_ddiv+0x1da>
 8000f98:	e1a1      	b.n	80012de <__aeabi_ddiv+0x51e>
 8000f9a:	4282      	cmp	r2, r0
 8000f9c:	d900      	bls.n	8000fa0 <__aeabi_ddiv+0x1e0>
 8000f9e:	e1f6      	b.n	800138e <__aeabi_ddiv+0x5ce>
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_ddiv+0x1e4>
 8000fa2:	e1f1      	b.n	8001388 <__aeabi_ddiv+0x5c8>
 8000fa4:	9b05      	ldr	r3, [sp, #20]
 8000fa6:	469b      	mov	fp, r3
 8000fa8:	1b3c      	subs	r4, r7, r4
 8000faa:	42a7      	cmp	r7, r4
 8000fac:	41bf      	sbcs	r7, r7
 8000fae:	9d00      	ldr	r5, [sp, #0]
 8000fb0:	1a80      	subs	r0, r0, r2
 8000fb2:	427f      	negs	r7, r7
 8000fb4:	1bc0      	subs	r0, r0, r7
 8000fb6:	4285      	cmp	r5, r0
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_ddiv+0x1fc>
 8000fba:	e1d0      	b.n	800135e <__aeabi_ddiv+0x59e>
 8000fbc:	9902      	ldr	r1, [sp, #8]
 8000fbe:	f7ff f945 	bl	800024c <__aeabi_uidivmod>
 8000fc2:	9a03      	ldr	r2, [sp, #12]
 8000fc4:	040b      	lsls	r3, r1, #16
 8000fc6:	4342      	muls	r2, r0
 8000fc8:	0c21      	lsrs	r1, r4, #16
 8000fca:	0007      	movs	r7, r0
 8000fcc:	4319      	orrs	r1, r3
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x214>
 8000fd2:	e178      	b.n	80012c6 <__aeabi_ddiv+0x506>
 8000fd4:	1a88      	subs	r0, r1, r2
 8000fd6:	9902      	ldr	r1, [sp, #8]
 8000fd8:	f7ff f938 	bl	800024c <__aeabi_uidivmod>
 8000fdc:	9a03      	ldr	r2, [sp, #12]
 8000fde:	0424      	lsls	r4, r4, #16
 8000fe0:	4342      	muls	r2, r0
 8000fe2:	0409      	lsls	r1, r1, #16
 8000fe4:	0c24      	lsrs	r4, r4, #16
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	430c      	orrs	r4, r1
 8000fea:	42a2      	cmp	r2, r4
 8000fec:	d900      	bls.n	8000ff0 <__aeabi_ddiv+0x230>
 8000fee:	e15d      	b.n	80012ac <__aeabi_ddiv+0x4ec>
 8000ff0:	4641      	mov	r1, r8
 8000ff2:	1aa4      	subs	r4, r4, r2
 8000ff4:	043a      	lsls	r2, r7, #16
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	9d04      	ldr	r5, [sp, #16]
 8000ffa:	0413      	lsls	r3, r2, #16
 8000ffc:	0c1b      	lsrs	r3, r3, #16
 8000ffe:	4359      	muls	r1, r3
 8001000:	4647      	mov	r7, r8
 8001002:	436b      	muls	r3, r5
 8001004:	469c      	mov	ip, r3
 8001006:	0c10      	lsrs	r0, r2, #16
 8001008:	4347      	muls	r7, r0
 800100a:	0c0b      	lsrs	r3, r1, #16
 800100c:	44bc      	add	ip, r7
 800100e:	4463      	add	r3, ip
 8001010:	4368      	muls	r0, r5
 8001012:	429f      	cmp	r7, r3
 8001014:	d903      	bls.n	800101e <__aeabi_ddiv+0x25e>
 8001016:	2580      	movs	r5, #128	@ 0x80
 8001018:	026d      	lsls	r5, r5, #9
 800101a:	46ac      	mov	ip, r5
 800101c:	4460      	add	r0, ip
 800101e:	0c1f      	lsrs	r7, r3, #16
 8001020:	0409      	lsls	r1, r1, #16
 8001022:	041b      	lsls	r3, r3, #16
 8001024:	0c09      	lsrs	r1, r1, #16
 8001026:	183f      	adds	r7, r7, r0
 8001028:	185b      	adds	r3, r3, r1
 800102a:	42bc      	cmp	r4, r7
 800102c:	d200      	bcs.n	8001030 <__aeabi_ddiv+0x270>
 800102e:	e102      	b.n	8001236 <__aeabi_ddiv+0x476>
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x274>
 8001032:	e0fd      	b.n	8001230 <__aeabi_ddiv+0x470>
 8001034:	2301      	movs	r3, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <__aeabi_ddiv+0x388>)
 800103a:	4453      	add	r3, sl
 800103c:	2b00      	cmp	r3, #0
 800103e:	dc00      	bgt.n	8001042 <__aeabi_ddiv+0x282>
 8001040:	e0ae      	b.n	80011a0 <__aeabi_ddiv+0x3e0>
 8001042:	0751      	lsls	r1, r2, #29
 8001044:	d000      	beq.n	8001048 <__aeabi_ddiv+0x288>
 8001046:	e198      	b.n	800137a <__aeabi_ddiv+0x5ba>
 8001048:	4659      	mov	r1, fp
 800104a:	01c9      	lsls	r1, r1, #7
 800104c:	d506      	bpl.n	800105c <__aeabi_ddiv+0x29c>
 800104e:	4659      	mov	r1, fp
 8001050:	4b3e      	ldr	r3, [pc, #248]	@ (800114c <__aeabi_ddiv+0x38c>)
 8001052:	4019      	ands	r1, r3
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	468b      	mov	fp, r1
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4453      	add	r3, sl
 800105c:	493c      	ldr	r1, [pc, #240]	@ (8001150 <__aeabi_ddiv+0x390>)
 800105e:	428b      	cmp	r3, r1
 8001060:	dd00      	ble.n	8001064 <__aeabi_ddiv+0x2a4>
 8001062:	e71a      	b.n	8000e9a <__aeabi_ddiv+0xda>
 8001064:	4659      	mov	r1, fp
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	0749      	lsls	r1, r1, #29
 800106a:	4311      	orrs	r1, r2
 800106c:	465a      	mov	r2, fp
 800106e:	055b      	lsls	r3, r3, #21
 8001070:	0254      	lsls	r4, r2, #9
 8001072:	4688      	mov	r8, r1
 8001074:	0b24      	lsrs	r4, r4, #12
 8001076:	0d5b      	lsrs	r3, r3, #21
 8001078:	e702      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800107a:	465a      	mov	r2, fp
 800107c:	9b00      	ldr	r3, [sp, #0]
 800107e:	431a      	orrs	r2, r3
 8001080:	d100      	bne.n	8001084 <__aeabi_ddiv+0x2c4>
 8001082:	e07e      	b.n	8001182 <__aeabi_ddiv+0x3c2>
 8001084:	465b      	mov	r3, fp
 8001086:	2b00      	cmp	r3, #0
 8001088:	d100      	bne.n	800108c <__aeabi_ddiv+0x2cc>
 800108a:	e100      	b.n	800128e <__aeabi_ddiv+0x4ce>
 800108c:	4658      	mov	r0, fp
 800108e:	f7ff fa0b 	bl	80004a8 <__clzsi2>
 8001092:	0002      	movs	r2, r0
 8001094:	0003      	movs	r3, r0
 8001096:	3a0b      	subs	r2, #11
 8001098:	271d      	movs	r7, #29
 800109a:	9e00      	ldr	r6, [sp, #0]
 800109c:	1aba      	subs	r2, r7, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	4658      	mov	r0, fp
 80010a2:	40d6      	lsrs	r6, r2
 80010a4:	3908      	subs	r1, #8
 80010a6:	4088      	lsls	r0, r1
 80010a8:	0032      	movs	r2, r6
 80010aa:	4302      	orrs	r2, r0
 80010ac:	4693      	mov	fp, r2
 80010ae:	9a00      	ldr	r2, [sp, #0]
 80010b0:	408a      	lsls	r2, r1
 80010b2:	4928      	ldr	r1, [pc, #160]	@ (8001154 <__aeabi_ddiv+0x394>)
 80010b4:	4453      	add	r3, sl
 80010b6:	468a      	mov	sl, r1
 80010b8:	449a      	add	sl, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	e6c8      	b.n	8000e50 <__aeabi_ddiv+0x90>
 80010be:	465b      	mov	r3, fp
 80010c0:	4303      	orrs	r3, r0
 80010c2:	4699      	mov	r9, r3
 80010c4:	d056      	beq.n	8001174 <__aeabi_ddiv+0x3b4>
 80010c6:	465b      	mov	r3, fp
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x30e>
 80010cc:	e0cd      	b.n	800126a <__aeabi_ddiv+0x4aa>
 80010ce:	4658      	mov	r0, fp
 80010d0:	f7ff f9ea 	bl	80004a8 <__clzsi2>
 80010d4:	230b      	movs	r3, #11
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	0002      	movs	r2, r0
 80010dc:	4484      	add	ip, r0
 80010de:	4666      	mov	r6, ip
 80010e0:	231d      	movs	r3, #29
 80010e2:	1b9b      	subs	r3, r3, r6
 80010e4:	0026      	movs	r6, r4
 80010e6:	0011      	movs	r1, r2
 80010e8:	4658      	mov	r0, fp
 80010ea:	40de      	lsrs	r6, r3
 80010ec:	3908      	subs	r1, #8
 80010ee:	4088      	lsls	r0, r1
 80010f0:	0033      	movs	r3, r6
 80010f2:	4303      	orrs	r3, r0
 80010f4:	4699      	mov	r9, r3
 80010f6:	0023      	movs	r3, r4
 80010f8:	408b      	lsls	r3, r1
 80010fa:	4698      	mov	r8, r3
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <__aeabi_ddiv+0x398>)
 80010fe:	2400      	movs	r4, #0
 8001100:	1a9b      	subs	r3, r3, r2
 8001102:	469a      	mov	sl, r3
 8001104:	2300      	movs	r3, #0
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	e682      	b.n	8000e10 <__aeabi_ddiv+0x50>
 800110a:	465a      	mov	r2, fp
 800110c:	4302      	orrs	r2, r0
 800110e:	4691      	mov	r9, r2
 8001110:	d12a      	bne.n	8001168 <__aeabi_ddiv+0x3a8>
 8001112:	2200      	movs	r2, #0
 8001114:	469a      	mov	sl, r3
 8001116:	2302      	movs	r3, #2
 8001118:	4690      	mov	r8, r2
 800111a:	2408      	movs	r4, #8
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	e677      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001120:	465a      	mov	r2, fp
 8001122:	9b00      	ldr	r3, [sp, #0]
 8001124:	431a      	orrs	r2, r3
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <__aeabi_ddiv+0x39c>)
 8001128:	469c      	mov	ip, r3
 800112a:	44e2      	add	sl, ip
 800112c:	2a00      	cmp	r2, #0
 800112e:	d117      	bne.n	8001160 <__aeabi_ddiv+0x3a0>
 8001130:	2302      	movs	r3, #2
 8001132:	431c      	orrs	r4, r3
 8001134:	2300      	movs	r3, #0
 8001136:	469b      	mov	fp, r3
 8001138:	3302      	adds	r3, #2
 800113a:	e689      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800113c:	000007ff 	.word	0x000007ff
 8001140:	fffffc01 	.word	0xfffffc01
 8001144:	0800dea0 	.word	0x0800dea0
 8001148:	000003ff 	.word	0x000003ff
 800114c:	feffffff 	.word	0xfeffffff
 8001150:	000007fe 	.word	0x000007fe
 8001154:	000003f3 	.word	0x000003f3
 8001158:	fffffc0d 	.word	0xfffffc0d
 800115c:	fffff801 	.word	0xfffff801
 8001160:	2303      	movs	r3, #3
 8001162:	0032      	movs	r2, r6
 8001164:	431c      	orrs	r4, r3
 8001166:	e673      	b.n	8000e50 <__aeabi_ddiv+0x90>
 8001168:	469a      	mov	sl, r3
 800116a:	2303      	movs	r3, #3
 800116c:	46d9      	mov	r9, fp
 800116e:	240c      	movs	r4, #12
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	e64d      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001174:	2300      	movs	r3, #0
 8001176:	4698      	mov	r8, r3
 8001178:	469a      	mov	sl, r3
 800117a:	3301      	adds	r3, #1
 800117c:	2404      	movs	r4, #4
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	e646      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001182:	2301      	movs	r3, #1
 8001184:	431c      	orrs	r4, r3
 8001186:	2300      	movs	r3, #0
 8001188:	469b      	mov	fp, r3
 800118a:	3301      	adds	r3, #1
 800118c:	e660      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800118e:	2300      	movs	r3, #0
 8001190:	2480      	movs	r4, #128	@ 0x80
 8001192:	4698      	mov	r8, r3
 8001194:	2600      	movs	r6, #0
 8001196:	4b92      	ldr	r3, [pc, #584]	@ (80013e0 <__aeabi_ddiv+0x620>)
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	e671      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800119c:	2201      	movs	r2, #1
 800119e:	4252      	negs	r2, r2
 80011a0:	2101      	movs	r1, #1
 80011a2:	1ac9      	subs	r1, r1, r3
 80011a4:	2938      	cmp	r1, #56	@ 0x38
 80011a6:	dd00      	ble.n	80011aa <__aeabi_ddiv+0x3ea>
 80011a8:	e666      	b.n	8000e78 <__aeabi_ddiv+0xb8>
 80011aa:	291f      	cmp	r1, #31
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_ddiv+0x3f0>
 80011ae:	e0ab      	b.n	8001308 <__aeabi_ddiv+0x548>
 80011b0:	201f      	movs	r0, #31
 80011b2:	4240      	negs	r0, r0
 80011b4:	1ac3      	subs	r3, r0, r3
 80011b6:	4658      	mov	r0, fp
 80011b8:	40d8      	lsrs	r0, r3
 80011ba:	0003      	movs	r3, r0
 80011bc:	2920      	cmp	r1, #32
 80011be:	d004      	beq.n	80011ca <__aeabi_ddiv+0x40a>
 80011c0:	4658      	mov	r0, fp
 80011c2:	4988      	ldr	r1, [pc, #544]	@ (80013e4 <__aeabi_ddiv+0x624>)
 80011c4:	4451      	add	r1, sl
 80011c6:	4088      	lsls	r0, r1
 80011c8:	4302      	orrs	r2, r0
 80011ca:	1e51      	subs	r1, r2, #1
 80011cc:	418a      	sbcs	r2, r1
 80011ce:	431a      	orrs	r2, r3
 80011d0:	2307      	movs	r3, #7
 80011d2:	0019      	movs	r1, r3
 80011d4:	2400      	movs	r4, #0
 80011d6:	4011      	ands	r1, r2
 80011d8:	4213      	tst	r3, r2
 80011da:	d00c      	beq.n	80011f6 <__aeabi_ddiv+0x436>
 80011dc:	230f      	movs	r3, #15
 80011de:	4013      	ands	r3, r2
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x426>
 80011e4:	e0f9      	b.n	80013da <__aeabi_ddiv+0x61a>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	419b      	sbcs	r3, r3
 80011ec:	000a      	movs	r2, r1
 80011ee:	425b      	negs	r3, r3
 80011f0:	0759      	lsls	r1, r3, #29
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	0b1c      	lsrs	r4, r3, #12
 80011f6:	08d2      	lsrs	r2, r2, #3
 80011f8:	430a      	orrs	r2, r1
 80011fa:	4690      	mov	r8, r2
 80011fc:	2300      	movs	r3, #0
 80011fe:	e63f      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001200:	2480      	movs	r4, #128	@ 0x80
 8001202:	464b      	mov	r3, r9
 8001204:	0324      	lsls	r4, r4, #12
 8001206:	4223      	tst	r3, r4
 8001208:	d009      	beq.n	800121e <__aeabi_ddiv+0x45e>
 800120a:	465b      	mov	r3, fp
 800120c:	4223      	tst	r3, r4
 800120e:	d106      	bne.n	800121e <__aeabi_ddiv+0x45e>
 8001210:	431c      	orrs	r4, r3
 8001212:	0324      	lsls	r4, r4, #12
 8001214:	002e      	movs	r6, r5
 8001216:	4690      	mov	r8, r2
 8001218:	4b71      	ldr	r3, [pc, #452]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800121a:	0b24      	lsrs	r4, r4, #12
 800121c:	e630      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800121e:	2480      	movs	r4, #128	@ 0x80
 8001220:	464b      	mov	r3, r9
 8001222:	0324      	lsls	r4, r4, #12
 8001224:	431c      	orrs	r4, r3
 8001226:	0324      	lsls	r4, r4, #12
 8001228:	9e02      	ldr	r6, [sp, #8]
 800122a:	4b6d      	ldr	r3, [pc, #436]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800122c:	0b24      	lsrs	r4, r4, #12
 800122e:	e627      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001230:	2b00      	cmp	r3, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x476>
 8001234:	e700      	b.n	8001038 <__aeabi_ddiv+0x278>
 8001236:	9800      	ldr	r0, [sp, #0]
 8001238:	1e51      	subs	r1, r2, #1
 800123a:	4684      	mov	ip, r0
 800123c:	4464      	add	r4, ip
 800123e:	4284      	cmp	r4, r0
 8001240:	d200      	bcs.n	8001244 <__aeabi_ddiv+0x484>
 8001242:	e084      	b.n	800134e <__aeabi_ddiv+0x58e>
 8001244:	42bc      	cmp	r4, r7
 8001246:	d200      	bcs.n	800124a <__aeabi_ddiv+0x48a>
 8001248:	e0ae      	b.n	80013a8 <__aeabi_ddiv+0x5e8>
 800124a:	d100      	bne.n	800124e <__aeabi_ddiv+0x48e>
 800124c:	e0c1      	b.n	80013d2 <__aeabi_ddiv+0x612>
 800124e:	000a      	movs	r2, r1
 8001250:	e6f0      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001252:	4542      	cmp	r2, r8
 8001254:	d900      	bls.n	8001258 <__aeabi_ddiv+0x498>
 8001256:	e62c      	b.n	8000eb2 <__aeabi_ddiv+0xf2>
 8001258:	464b      	mov	r3, r9
 800125a:	07dc      	lsls	r4, r3, #31
 800125c:	0858      	lsrs	r0, r3, #1
 800125e:	4643      	mov	r3, r8
 8001260:	085b      	lsrs	r3, r3, #1
 8001262:	431c      	orrs	r4, r3
 8001264:	4643      	mov	r3, r8
 8001266:	07df      	lsls	r7, r3, #31
 8001268:	e62a      	b.n	8000ec0 <__aeabi_ddiv+0x100>
 800126a:	f7ff f91d 	bl	80004a8 <__clzsi2>
 800126e:	2315      	movs	r3, #21
 8001270:	469c      	mov	ip, r3
 8001272:	4484      	add	ip, r0
 8001274:	0002      	movs	r2, r0
 8001276:	4663      	mov	r3, ip
 8001278:	3220      	adds	r2, #32
 800127a:	2b1c      	cmp	r3, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x4c0>
 800127e:	e72e      	b.n	80010de <__aeabi_ddiv+0x31e>
 8001280:	0023      	movs	r3, r4
 8001282:	3808      	subs	r0, #8
 8001284:	4083      	lsls	r3, r0
 8001286:	4699      	mov	r9, r3
 8001288:	2300      	movs	r3, #0
 800128a:	4698      	mov	r8, r3
 800128c:	e736      	b.n	80010fc <__aeabi_ddiv+0x33c>
 800128e:	f7ff f90b 	bl	80004a8 <__clzsi2>
 8001292:	0002      	movs	r2, r0
 8001294:	0003      	movs	r3, r0
 8001296:	3215      	adds	r2, #21
 8001298:	3320      	adds	r3, #32
 800129a:	2a1c      	cmp	r2, #28
 800129c:	dc00      	bgt.n	80012a0 <__aeabi_ddiv+0x4e0>
 800129e:	e6fb      	b.n	8001098 <__aeabi_ddiv+0x2d8>
 80012a0:	9900      	ldr	r1, [sp, #0]
 80012a2:	3808      	subs	r0, #8
 80012a4:	4081      	lsls	r1, r0
 80012a6:	2200      	movs	r2, #0
 80012a8:	468b      	mov	fp, r1
 80012aa:	e702      	b.n	80010b2 <__aeabi_ddiv+0x2f2>
 80012ac:	9900      	ldr	r1, [sp, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	468c      	mov	ip, r1
 80012b2:	4464      	add	r4, ip
 80012b4:	42a1      	cmp	r1, r4
 80012b6:	d900      	bls.n	80012ba <__aeabi_ddiv+0x4fa>
 80012b8:	e69a      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012ba:	42a2      	cmp	r2, r4
 80012bc:	d800      	bhi.n	80012c0 <__aeabi_ddiv+0x500>
 80012be:	e697      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c0:	1e83      	subs	r3, r0, #2
 80012c2:	4464      	add	r4, ip
 80012c4:	e694      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	4461      	add	r1, ip
 80012ca:	3f01      	subs	r7, #1
 80012cc:	428d      	cmp	r5, r1
 80012ce:	d900      	bls.n	80012d2 <__aeabi_ddiv+0x512>
 80012d0:	e680      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d2:	428a      	cmp	r2, r1
 80012d4:	d800      	bhi.n	80012d8 <__aeabi_ddiv+0x518>
 80012d6:	e67d      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d8:	1e87      	subs	r7, r0, #2
 80012da:	4461      	add	r1, ip
 80012dc:	e67a      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012de:	4285      	cmp	r5, r0
 80012e0:	d000      	beq.n	80012e4 <__aeabi_ddiv+0x524>
 80012e2:	e65f      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012e4:	45b9      	cmp	r9, r7
 80012e6:	d900      	bls.n	80012ea <__aeabi_ddiv+0x52a>
 80012e8:	e65c      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012ea:	e656      	b.n	8000f9a <__aeabi_ddiv+0x1da>
 80012ec:	42a2      	cmp	r2, r4
 80012ee:	d800      	bhi.n	80012f2 <__aeabi_ddiv+0x532>
 80012f0:	e61a      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f2:	1e83      	subs	r3, r0, #2
 80012f4:	4464      	add	r4, ip
 80012f6:	e617      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f8:	428a      	cmp	r2, r1
 80012fa:	d800      	bhi.n	80012fe <__aeabi_ddiv+0x53e>
 80012fc:	e600      	b.n	8000f00 <__aeabi_ddiv+0x140>
 80012fe:	46ac      	mov	ip, r5
 8001300:	1e83      	subs	r3, r0, #2
 8001302:	4698      	mov	r8, r3
 8001304:	4461      	add	r1, ip
 8001306:	e5fb      	b.n	8000f00 <__aeabi_ddiv+0x140>
 8001308:	4837      	ldr	r0, [pc, #220]	@ (80013e8 <__aeabi_ddiv+0x628>)
 800130a:	0014      	movs	r4, r2
 800130c:	4450      	add	r0, sl
 800130e:	4082      	lsls	r2, r0
 8001310:	465b      	mov	r3, fp
 8001312:	0017      	movs	r7, r2
 8001314:	4083      	lsls	r3, r0
 8001316:	40cc      	lsrs	r4, r1
 8001318:	1e7a      	subs	r2, r7, #1
 800131a:	4197      	sbcs	r7, r2
 800131c:	4323      	orrs	r3, r4
 800131e:	433b      	orrs	r3, r7
 8001320:	001a      	movs	r2, r3
 8001322:	465b      	mov	r3, fp
 8001324:	40cb      	lsrs	r3, r1
 8001326:	0751      	lsls	r1, r2, #29
 8001328:	d009      	beq.n	800133e <__aeabi_ddiv+0x57e>
 800132a:	210f      	movs	r1, #15
 800132c:	4011      	ands	r1, r2
 800132e:	2904      	cmp	r1, #4
 8001330:	d005      	beq.n	800133e <__aeabi_ddiv+0x57e>
 8001332:	1d11      	adds	r1, r2, #4
 8001334:	4291      	cmp	r1, r2
 8001336:	4192      	sbcs	r2, r2
 8001338:	4252      	negs	r2, r2
 800133a:	189b      	adds	r3, r3, r2
 800133c:	000a      	movs	r2, r1
 800133e:	0219      	lsls	r1, r3, #8
 8001340:	d400      	bmi.n	8001344 <__aeabi_ddiv+0x584>
 8001342:	e755      	b.n	80011f0 <__aeabi_ddiv+0x430>
 8001344:	2200      	movs	r2, #0
 8001346:	2301      	movs	r3, #1
 8001348:	2400      	movs	r4, #0
 800134a:	4690      	mov	r8, r2
 800134c:	e598      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800134e:	000a      	movs	r2, r1
 8001350:	42bc      	cmp	r4, r7
 8001352:	d000      	beq.n	8001356 <__aeabi_ddiv+0x596>
 8001354:	e66e      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001356:	454b      	cmp	r3, r9
 8001358:	d000      	beq.n	800135c <__aeabi_ddiv+0x59c>
 800135a:	e66b      	b.n	8001034 <__aeabi_ddiv+0x274>
 800135c:	e66c      	b.n	8001038 <__aeabi_ddiv+0x278>
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <__aeabi_ddiv+0x62c>)
 8001360:	4a23      	ldr	r2, [pc, #140]	@ (80013f0 <__aeabi_ddiv+0x630>)
 8001362:	4453      	add	r3, sl
 8001364:	4592      	cmp	sl, r2
 8001366:	da00      	bge.n	800136a <__aeabi_ddiv+0x5aa>
 8001368:	e718      	b.n	800119c <__aeabi_ddiv+0x3dc>
 800136a:	2101      	movs	r1, #1
 800136c:	4249      	negs	r1, r1
 800136e:	1d0a      	adds	r2, r1, #4
 8001370:	428a      	cmp	r2, r1
 8001372:	4189      	sbcs	r1, r1
 8001374:	4249      	negs	r1, r1
 8001376:	448b      	add	fp, r1
 8001378:	e666      	b.n	8001048 <__aeabi_ddiv+0x288>
 800137a:	210f      	movs	r1, #15
 800137c:	4011      	ands	r1, r2
 800137e:	2904      	cmp	r1, #4
 8001380:	d100      	bne.n	8001384 <__aeabi_ddiv+0x5c4>
 8001382:	e661      	b.n	8001048 <__aeabi_ddiv+0x288>
 8001384:	0011      	movs	r1, r2
 8001386:	e7f2      	b.n	800136e <__aeabi_ddiv+0x5ae>
 8001388:	42bc      	cmp	r4, r7
 800138a:	d800      	bhi.n	800138e <__aeabi_ddiv+0x5ce>
 800138c:	e60a      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 800138e:	2302      	movs	r3, #2
 8001390:	425b      	negs	r3, r3
 8001392:	469c      	mov	ip, r3
 8001394:	9900      	ldr	r1, [sp, #0]
 8001396:	444f      	add	r7, r9
 8001398:	454f      	cmp	r7, r9
 800139a:	419b      	sbcs	r3, r3
 800139c:	44e3      	add	fp, ip
 800139e:	468c      	mov	ip, r1
 80013a0:	425b      	negs	r3, r3
 80013a2:	4463      	add	r3, ip
 80013a4:	18c0      	adds	r0, r0, r3
 80013a6:	e5ff      	b.n	8000fa8 <__aeabi_ddiv+0x1e8>
 80013a8:	4649      	mov	r1, r9
 80013aa:	9d00      	ldr	r5, [sp, #0]
 80013ac:	0048      	lsls	r0, r1, #1
 80013ae:	4548      	cmp	r0, r9
 80013b0:	4189      	sbcs	r1, r1
 80013b2:	46ac      	mov	ip, r5
 80013b4:	4249      	negs	r1, r1
 80013b6:	4461      	add	r1, ip
 80013b8:	4681      	mov	r9, r0
 80013ba:	3a02      	subs	r2, #2
 80013bc:	1864      	adds	r4, r4, r1
 80013be:	e7c7      	b.n	8001350 <__aeabi_ddiv+0x590>
 80013c0:	2480      	movs	r4, #128	@ 0x80
 80013c2:	465b      	mov	r3, fp
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	431c      	orrs	r4, r3
 80013c8:	0324      	lsls	r4, r4, #12
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__aeabi_ddiv+0x620>)
 80013ce:	0b24      	lsrs	r4, r4, #12
 80013d0:	e556      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 80013d2:	4599      	cmp	r9, r3
 80013d4:	d3e8      	bcc.n	80013a8 <__aeabi_ddiv+0x5e8>
 80013d6:	000a      	movs	r2, r1
 80013d8:	e7bd      	b.n	8001356 <__aeabi_ddiv+0x596>
 80013da:	2300      	movs	r3, #0
 80013dc:	e708      	b.n	80011f0 <__aeabi_ddiv+0x430>
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	0000043e 	.word	0x0000043e
 80013e8:	0000041e 	.word	0x0000041e
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	fffffc02 	.word	0xfffffc02

080013f4 <__eqdf2>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	000d      	movs	r5, r1
 8001402:	0004      	movs	r4, r0
 8001404:	0fe8      	lsrs	r0, r5, #31
 8001406:	4683      	mov	fp, r0
 8001408:	0309      	lsls	r1, r1, #12
 800140a:	0fd8      	lsrs	r0, r3, #31
 800140c:	0b09      	lsrs	r1, r1, #12
 800140e:	4682      	mov	sl, r0
 8001410:	4819      	ldr	r0, [pc, #100]	@ (8001478 <__eqdf2+0x84>)
 8001412:	468c      	mov	ip, r1
 8001414:	031f      	lsls	r7, r3, #12
 8001416:	0069      	lsls	r1, r5, #1
 8001418:	005e      	lsls	r6, r3, #1
 800141a:	0d49      	lsrs	r1, r1, #21
 800141c:	0b3f      	lsrs	r7, r7, #12
 800141e:	0d76      	lsrs	r6, r6, #21
 8001420:	4281      	cmp	r1, r0
 8001422:	d018      	beq.n	8001456 <__eqdf2+0x62>
 8001424:	4286      	cmp	r6, r0
 8001426:	d00f      	beq.n	8001448 <__eqdf2+0x54>
 8001428:	2001      	movs	r0, #1
 800142a:	42b1      	cmp	r1, r6
 800142c:	d10d      	bne.n	800144a <__eqdf2+0x56>
 800142e:	45bc      	cmp	ip, r7
 8001430:	d10b      	bne.n	800144a <__eqdf2+0x56>
 8001432:	4294      	cmp	r4, r2
 8001434:	d109      	bne.n	800144a <__eqdf2+0x56>
 8001436:	45d3      	cmp	fp, sl
 8001438:	d01c      	beq.n	8001474 <__eqdf2+0x80>
 800143a:	2900      	cmp	r1, #0
 800143c:	d105      	bne.n	800144a <__eqdf2+0x56>
 800143e:	4660      	mov	r0, ip
 8001440:	4320      	orrs	r0, r4
 8001442:	1e43      	subs	r3, r0, #1
 8001444:	4198      	sbcs	r0, r3
 8001446:	e000      	b.n	800144a <__eqdf2+0x56>
 8001448:	2001      	movs	r0, #1
 800144a:	bcf0      	pop	{r4, r5, r6, r7}
 800144c:	46bb      	mov	fp, r7
 800144e:	46b2      	mov	sl, r6
 8001450:	46a9      	mov	r9, r5
 8001452:	46a0      	mov	r8, r4
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001456:	2001      	movs	r0, #1
 8001458:	428e      	cmp	r6, r1
 800145a:	d1f6      	bne.n	800144a <__eqdf2+0x56>
 800145c:	4661      	mov	r1, ip
 800145e:	4339      	orrs	r1, r7
 8001460:	000f      	movs	r7, r1
 8001462:	4317      	orrs	r7, r2
 8001464:	4327      	orrs	r7, r4
 8001466:	d1f0      	bne.n	800144a <__eqdf2+0x56>
 8001468:	465b      	mov	r3, fp
 800146a:	4652      	mov	r2, sl
 800146c:	1a98      	subs	r0, r3, r2
 800146e:	1e43      	subs	r3, r0, #1
 8001470:	4198      	sbcs	r0, r3
 8001472:	e7ea      	b.n	800144a <__eqdf2+0x56>
 8001474:	2000      	movs	r0, #0
 8001476:	e7e8      	b.n	800144a <__eqdf2+0x56>
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4657      	mov	r7, sl
 8001480:	464e      	mov	r6, r9
 8001482:	4645      	mov	r5, r8
 8001484:	46de      	mov	lr, fp
 8001486:	b5e0      	push	{r5, r6, r7, lr}
 8001488:	000d      	movs	r5, r1
 800148a:	030f      	lsls	r7, r1, #12
 800148c:	0b39      	lsrs	r1, r7, #12
 800148e:	b083      	sub	sp, #12
 8001490:	0004      	movs	r4, r0
 8001492:	4680      	mov	r8, r0
 8001494:	9101      	str	r1, [sp, #4]
 8001496:	0058      	lsls	r0, r3, #1
 8001498:	0fe9      	lsrs	r1, r5, #31
 800149a:	4f31      	ldr	r7, [pc, #196]	@ (8001560 <__gedf2+0xe4>)
 800149c:	0d40      	lsrs	r0, r0, #21
 800149e:	468c      	mov	ip, r1
 80014a0:	006e      	lsls	r6, r5, #1
 80014a2:	0319      	lsls	r1, r3, #12
 80014a4:	4682      	mov	sl, r0
 80014a6:	4691      	mov	r9, r2
 80014a8:	0d76      	lsrs	r6, r6, #21
 80014aa:	0b09      	lsrs	r1, r1, #12
 80014ac:	0fd8      	lsrs	r0, r3, #31
 80014ae:	42be      	cmp	r6, r7
 80014b0:	d01f      	beq.n	80014f2 <__gedf2+0x76>
 80014b2:	45ba      	cmp	sl, r7
 80014b4:	d00f      	beq.n	80014d6 <__gedf2+0x5a>
 80014b6:	2e00      	cmp	r6, #0
 80014b8:	d12f      	bne.n	800151a <__gedf2+0x9e>
 80014ba:	4655      	mov	r5, sl
 80014bc:	9e01      	ldr	r6, [sp, #4]
 80014be:	4334      	orrs	r4, r6
 80014c0:	2d00      	cmp	r5, #0
 80014c2:	d127      	bne.n	8001514 <__gedf2+0x98>
 80014c4:	430a      	orrs	r2, r1
 80014c6:	d03a      	beq.n	800153e <__gedf2+0xc2>
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d145      	bne.n	8001558 <__gedf2+0xdc>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	d11a      	bne.n	8001506 <__gedf2+0x8a>
 80014d0:	2001      	movs	r0, #1
 80014d2:	4240      	negs	r0, r0
 80014d4:	e017      	b.n	8001506 <__gedf2+0x8a>
 80014d6:	4311      	orrs	r1, r2
 80014d8:	d13b      	bne.n	8001552 <__gedf2+0xd6>
 80014da:	2e00      	cmp	r6, #0
 80014dc:	d102      	bne.n	80014e4 <__gedf2+0x68>
 80014de:	9f01      	ldr	r7, [sp, #4]
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d0f3      	beq.n	80014cc <__gedf2+0x50>
 80014e4:	4584      	cmp	ip, r0
 80014e6:	d109      	bne.n	80014fc <__gedf2+0x80>
 80014e8:	4663      	mov	r3, ip
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <__gedf2+0x54>
 80014ee:	4660      	mov	r0, ip
 80014f0:	e009      	b.n	8001506 <__gedf2+0x8a>
 80014f2:	9f01      	ldr	r7, [sp, #4]
 80014f4:	4327      	orrs	r7, r4
 80014f6:	d12c      	bne.n	8001552 <__gedf2+0xd6>
 80014f8:	45b2      	cmp	sl, r6
 80014fa:	d024      	beq.n	8001546 <__gedf2+0xca>
 80014fc:	4663      	mov	r3, ip
 80014fe:	2002      	movs	r0, #2
 8001500:	3b01      	subs	r3, #1
 8001502:	4018      	ands	r0, r3
 8001504:	3801      	subs	r0, #1
 8001506:	b003      	add	sp, #12
 8001508:	bcf0      	pop	{r4, r5, r6, r7}
 800150a:	46bb      	mov	fp, r7
 800150c:	46b2      	mov	sl, r6
 800150e:	46a9      	mov	r9, r5
 8001510:	46a0      	mov	r8, r4
 8001512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001514:	2c00      	cmp	r4, #0
 8001516:	d0d9      	beq.n	80014cc <__gedf2+0x50>
 8001518:	e7e4      	b.n	80014e4 <__gedf2+0x68>
 800151a:	4654      	mov	r4, sl
 800151c:	2c00      	cmp	r4, #0
 800151e:	d0ed      	beq.n	80014fc <__gedf2+0x80>
 8001520:	4584      	cmp	ip, r0
 8001522:	d1eb      	bne.n	80014fc <__gedf2+0x80>
 8001524:	4556      	cmp	r6, sl
 8001526:	dce9      	bgt.n	80014fc <__gedf2+0x80>
 8001528:	dbde      	blt.n	80014e8 <__gedf2+0x6c>
 800152a:	9b01      	ldr	r3, [sp, #4]
 800152c:	428b      	cmp	r3, r1
 800152e:	d8e5      	bhi.n	80014fc <__gedf2+0x80>
 8001530:	d1da      	bne.n	80014e8 <__gedf2+0x6c>
 8001532:	45c8      	cmp	r8, r9
 8001534:	d8e2      	bhi.n	80014fc <__gedf2+0x80>
 8001536:	2000      	movs	r0, #0
 8001538:	45c8      	cmp	r8, r9
 800153a:	d2e4      	bcs.n	8001506 <__gedf2+0x8a>
 800153c:	e7d4      	b.n	80014e8 <__gedf2+0x6c>
 800153e:	2000      	movs	r0, #0
 8001540:	2c00      	cmp	r4, #0
 8001542:	d0e0      	beq.n	8001506 <__gedf2+0x8a>
 8001544:	e7da      	b.n	80014fc <__gedf2+0x80>
 8001546:	4311      	orrs	r1, r2
 8001548:	d103      	bne.n	8001552 <__gedf2+0xd6>
 800154a:	4584      	cmp	ip, r0
 800154c:	d1d6      	bne.n	80014fc <__gedf2+0x80>
 800154e:	2000      	movs	r0, #0
 8001550:	e7d9      	b.n	8001506 <__gedf2+0x8a>
 8001552:	2002      	movs	r0, #2
 8001554:	4240      	negs	r0, r0
 8001556:	e7d6      	b.n	8001506 <__gedf2+0x8a>
 8001558:	4584      	cmp	ip, r0
 800155a:	d0e6      	beq.n	800152a <__gedf2+0xae>
 800155c:	e7ce      	b.n	80014fc <__gedf2+0x80>
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	000007ff 	.word	0x000007ff

08001564 <__ledf2>:
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	4657      	mov	r7, sl
 8001568:	464e      	mov	r6, r9
 800156a:	4645      	mov	r5, r8
 800156c:	46de      	mov	lr, fp
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	000d      	movs	r5, r1
 8001572:	030f      	lsls	r7, r1, #12
 8001574:	0004      	movs	r4, r0
 8001576:	4680      	mov	r8, r0
 8001578:	0fe8      	lsrs	r0, r5, #31
 800157a:	0b39      	lsrs	r1, r7, #12
 800157c:	4684      	mov	ip, r0
 800157e:	b083      	sub	sp, #12
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	4f30      	ldr	r7, [pc, #192]	@ (8001644 <__ledf2+0xe0>)
 8001584:	0d40      	lsrs	r0, r0, #21
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	031e      	lsls	r6, r3, #12
 800158a:	0069      	lsls	r1, r5, #1
 800158c:	4682      	mov	sl, r0
 800158e:	4691      	mov	r9, r2
 8001590:	0d49      	lsrs	r1, r1, #21
 8001592:	0b36      	lsrs	r6, r6, #12
 8001594:	0fd8      	lsrs	r0, r3, #31
 8001596:	42b9      	cmp	r1, r7
 8001598:	d020      	beq.n	80015dc <__ledf2+0x78>
 800159a:	45ba      	cmp	sl, r7
 800159c:	d00f      	beq.n	80015be <__ledf2+0x5a>
 800159e:	2900      	cmp	r1, #0
 80015a0:	d12b      	bne.n	80015fa <__ledf2+0x96>
 80015a2:	9901      	ldr	r1, [sp, #4]
 80015a4:	430c      	orrs	r4, r1
 80015a6:	4651      	mov	r1, sl
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d137      	bne.n	800161c <__ledf2+0xb8>
 80015ac:	4332      	orrs	r2, r6
 80015ae:	d038      	beq.n	8001622 <__ledf2+0xbe>
 80015b0:	2c00      	cmp	r4, #0
 80015b2:	d144      	bne.n	800163e <__ledf2+0xda>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d119      	bne.n	80015ec <__ledf2+0x88>
 80015b8:	2001      	movs	r0, #1
 80015ba:	4240      	negs	r0, r0
 80015bc:	e016      	b.n	80015ec <__ledf2+0x88>
 80015be:	4316      	orrs	r6, r2
 80015c0:	d113      	bne.n	80015ea <__ledf2+0x86>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d102      	bne.n	80015cc <__ledf2+0x68>
 80015c6:	9f01      	ldr	r7, [sp, #4]
 80015c8:	4327      	orrs	r7, r4
 80015ca:	d0f3      	beq.n	80015b4 <__ledf2+0x50>
 80015cc:	4584      	cmp	ip, r0
 80015ce:	d020      	beq.n	8001612 <__ledf2+0xae>
 80015d0:	4663      	mov	r3, ip
 80015d2:	2002      	movs	r0, #2
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4018      	ands	r0, r3
 80015d8:	3801      	subs	r0, #1
 80015da:	e007      	b.n	80015ec <__ledf2+0x88>
 80015dc:	9f01      	ldr	r7, [sp, #4]
 80015de:	4327      	orrs	r7, r4
 80015e0:	d103      	bne.n	80015ea <__ledf2+0x86>
 80015e2:	458a      	cmp	sl, r1
 80015e4:	d1f4      	bne.n	80015d0 <__ledf2+0x6c>
 80015e6:	4316      	orrs	r6, r2
 80015e8:	d01f      	beq.n	800162a <__ledf2+0xc6>
 80015ea:	2002      	movs	r0, #2
 80015ec:	b003      	add	sp, #12
 80015ee:	bcf0      	pop	{r4, r5, r6, r7}
 80015f0:	46bb      	mov	fp, r7
 80015f2:	46b2      	mov	sl, r6
 80015f4:	46a9      	mov	r9, r5
 80015f6:	46a0      	mov	r8, r4
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fa:	4654      	mov	r4, sl
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d0e7      	beq.n	80015d0 <__ledf2+0x6c>
 8001600:	4584      	cmp	ip, r0
 8001602:	d1e5      	bne.n	80015d0 <__ledf2+0x6c>
 8001604:	4551      	cmp	r1, sl
 8001606:	dce3      	bgt.n	80015d0 <__ledf2+0x6c>
 8001608:	db03      	blt.n	8001612 <__ledf2+0xae>
 800160a:	9b01      	ldr	r3, [sp, #4]
 800160c:	42b3      	cmp	r3, r6
 800160e:	d8df      	bhi.n	80015d0 <__ledf2+0x6c>
 8001610:	d00f      	beq.n	8001632 <__ledf2+0xce>
 8001612:	4663      	mov	r3, ip
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0cf      	beq.n	80015b8 <__ledf2+0x54>
 8001618:	4660      	mov	r0, ip
 800161a:	e7e7      	b.n	80015ec <__ledf2+0x88>
 800161c:	2c00      	cmp	r4, #0
 800161e:	d0c9      	beq.n	80015b4 <__ledf2+0x50>
 8001620:	e7d4      	b.n	80015cc <__ledf2+0x68>
 8001622:	2000      	movs	r0, #0
 8001624:	2c00      	cmp	r4, #0
 8001626:	d0e1      	beq.n	80015ec <__ledf2+0x88>
 8001628:	e7d2      	b.n	80015d0 <__ledf2+0x6c>
 800162a:	4584      	cmp	ip, r0
 800162c:	d1d0      	bne.n	80015d0 <__ledf2+0x6c>
 800162e:	2000      	movs	r0, #0
 8001630:	e7dc      	b.n	80015ec <__ledf2+0x88>
 8001632:	45c8      	cmp	r8, r9
 8001634:	d8cc      	bhi.n	80015d0 <__ledf2+0x6c>
 8001636:	2000      	movs	r0, #0
 8001638:	45c8      	cmp	r8, r9
 800163a:	d2d7      	bcs.n	80015ec <__ledf2+0x88>
 800163c:	e7e9      	b.n	8001612 <__ledf2+0xae>
 800163e:	4584      	cmp	ip, r0
 8001640:	d0e3      	beq.n	800160a <__ledf2+0xa6>
 8001642:	e7c5      	b.n	80015d0 <__ledf2+0x6c>
 8001644:	000007ff 	.word	0x000007ff

08001648 <__aeabi_dmul>:
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	4657      	mov	r7, sl
 800164c:	46de      	mov	lr, fp
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	b5e0      	push	{r5, r6, r7, lr}
 8001654:	001f      	movs	r7, r3
 8001656:	030b      	lsls	r3, r1, #12
 8001658:	0b1b      	lsrs	r3, r3, #12
 800165a:	0016      	movs	r6, r2
 800165c:	469a      	mov	sl, r3
 800165e:	0fca      	lsrs	r2, r1, #31
 8001660:	004b      	lsls	r3, r1, #1
 8001662:	0004      	movs	r4, r0
 8001664:	4693      	mov	fp, r2
 8001666:	b087      	sub	sp, #28
 8001668:	0d5b      	lsrs	r3, r3, #21
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x26>
 800166c:	e0d5      	b.n	800181a <__aeabi_dmul+0x1d2>
 800166e:	4abb      	ldr	r2, [pc, #748]	@ (800195c <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x2e>
 8001674:	e0f8      	b.n	8001868 <__aeabi_dmul+0x220>
 8001676:	4651      	mov	r1, sl
 8001678:	0f42      	lsrs	r2, r0, #29
 800167a:	00c9      	lsls	r1, r1, #3
 800167c:	430a      	orrs	r2, r1
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	4311      	orrs	r1, r2
 8001684:	00c2      	lsls	r2, r0, #3
 8001686:	4691      	mov	r9, r2
 8001688:	4ab5      	ldr	r2, [pc, #724]	@ (8001960 <__aeabi_dmul+0x318>)
 800168a:	468a      	mov	sl, r1
 800168c:	189d      	adds	r5, r3, r2
 800168e:	2300      	movs	r3, #0
 8001690:	4698      	mov	r8, r3
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	033c      	lsls	r4, r7, #12
 8001696:	007b      	lsls	r3, r7, #1
 8001698:	0ffa      	lsrs	r2, r7, #31
 800169a:	0030      	movs	r0, r6
 800169c:	0b24      	lsrs	r4, r4, #12
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x5e>
 80016a4:	e096      	b.n	80017d4 <__aeabi_dmul+0x18c>
 80016a6:	4aad      	ldr	r2, [pc, #692]	@ (800195c <__aeabi_dmul+0x314>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d031      	beq.n	8001710 <__aeabi_dmul+0xc8>
 80016ac:	0f72      	lsrs	r2, r6, #29
 80016ae:	00e4      	lsls	r4, r4, #3
 80016b0:	4322      	orrs	r2, r4
 80016b2:	2480      	movs	r4, #128	@ 0x80
 80016b4:	0424      	lsls	r4, r4, #16
 80016b6:	4314      	orrs	r4, r2
 80016b8:	4aa9      	ldr	r2, [pc, #676]	@ (8001960 <__aeabi_dmul+0x318>)
 80016ba:	00f0      	lsls	r0, r6, #3
 80016bc:	4694      	mov	ip, r2
 80016be:	4463      	add	r3, ip
 80016c0:	195b      	adds	r3, r3, r5
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	4642      	mov	r2, r8
 80016c8:	2600      	movs	r6, #0
 80016ca:	2a0a      	cmp	r2, #10
 80016cc:	dc42      	bgt.n	8001754 <__aeabi_dmul+0x10c>
 80016ce:	465a      	mov	r2, fp
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	404a      	eors	r2, r1
 80016d4:	4693      	mov	fp, r2
 80016d6:	4642      	mov	r2, r8
 80016d8:	2a02      	cmp	r2, #2
 80016da:	dc32      	bgt.n	8001742 <__aeabi_dmul+0xfa>
 80016dc:	3a01      	subs	r2, #1
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d900      	bls.n	80016e4 <__aeabi_dmul+0x9c>
 80016e2:	e149      	b.n	8001978 <__aeabi_dmul+0x330>
 80016e4:	2e02      	cmp	r6, #2
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0xa2>
 80016e8:	e0ca      	b.n	8001880 <__aeabi_dmul+0x238>
 80016ea:	2e01      	cmp	r6, #1
 80016ec:	d13d      	bne.n	800176a <__aeabi_dmul+0x122>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2200      	movs	r2, #0
 80016f4:	0010      	movs	r0, r2
 80016f6:	465a      	mov	r2, fp
 80016f8:	051b      	lsls	r3, r3, #20
 80016fa:	4323      	orrs	r3, r4
 80016fc:	07d2      	lsls	r2, r2, #31
 80016fe:	4313      	orrs	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	b007      	add	sp, #28
 8001704:	bcf0      	pop	{r4, r5, r6, r7}
 8001706:	46bb      	mov	fp, r7
 8001708:	46b2      	mov	sl, r6
 800170a:	46a9      	mov	r9, r5
 800170c:	46a0      	mov	r8, r4
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	4b92      	ldr	r3, [pc, #584]	@ (800195c <__aeabi_dmul+0x314>)
 8001712:	4326      	orrs	r6, r4
 8001714:	18eb      	adds	r3, r5, r3
 8001716:	2e00      	cmp	r6, #0
 8001718:	d100      	bne.n	800171c <__aeabi_dmul+0xd4>
 800171a:	e0bb      	b.n	8001894 <__aeabi_dmul+0x24c>
 800171c:	2203      	movs	r2, #3
 800171e:	4641      	mov	r1, r8
 8001720:	4311      	orrs	r1, r2
 8001722:	465a      	mov	r2, fp
 8001724:	4688      	mov	r8, r1
 8001726:	9900      	ldr	r1, [sp, #0]
 8001728:	404a      	eors	r2, r1
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	0109      	lsls	r1, r1, #4
 800172e:	468c      	mov	ip, r1
 8001730:	0029      	movs	r1, r5
 8001732:	4461      	add	r1, ip
 8001734:	9101      	str	r1, [sp, #4]
 8001736:	4641      	mov	r1, r8
 8001738:	290a      	cmp	r1, #10
 800173a:	dd00      	ble.n	800173e <__aeabi_dmul+0xf6>
 800173c:	e233      	b.n	8001ba6 <__aeabi_dmul+0x55e>
 800173e:	4693      	mov	fp, r2
 8001740:	2603      	movs	r6, #3
 8001742:	4642      	mov	r2, r8
 8001744:	2701      	movs	r7, #1
 8001746:	4097      	lsls	r7, r2
 8001748:	21a6      	movs	r1, #166	@ 0xa6
 800174a:	003a      	movs	r2, r7
 800174c:	00c9      	lsls	r1, r1, #3
 800174e:	400a      	ands	r2, r1
 8001750:	420f      	tst	r7, r1
 8001752:	d031      	beq.n	80017b8 <__aeabi_dmul+0x170>
 8001754:	9e02      	ldr	r6, [sp, #8]
 8001756:	2e02      	cmp	r6, #2
 8001758:	d100      	bne.n	800175c <__aeabi_dmul+0x114>
 800175a:	e235      	b.n	8001bc8 <__aeabi_dmul+0x580>
 800175c:	2e03      	cmp	r6, #3
 800175e:	d100      	bne.n	8001762 <__aeabi_dmul+0x11a>
 8001760:	e1d2      	b.n	8001b08 <__aeabi_dmul+0x4c0>
 8001762:	4654      	mov	r4, sl
 8001764:	4648      	mov	r0, r9
 8001766:	2e01      	cmp	r6, #1
 8001768:	d0c1      	beq.n	80016ee <__aeabi_dmul+0xa6>
 800176a:	9a01      	ldr	r2, [sp, #4]
 800176c:	4b7d      	ldr	r3, [pc, #500]	@ (8001964 <__aeabi_dmul+0x31c>)
 800176e:	4694      	mov	ip, r2
 8001770:	4463      	add	r3, ip
 8001772:	2b00      	cmp	r3, #0
 8001774:	dc00      	bgt.n	8001778 <__aeabi_dmul+0x130>
 8001776:	e0c0      	b.n	80018fa <__aeabi_dmul+0x2b2>
 8001778:	0742      	lsls	r2, r0, #29
 800177a:	d009      	beq.n	8001790 <__aeabi_dmul+0x148>
 800177c:	220f      	movs	r2, #15
 800177e:	4002      	ands	r2, r0
 8001780:	2a04      	cmp	r2, #4
 8001782:	d005      	beq.n	8001790 <__aeabi_dmul+0x148>
 8001784:	1d02      	adds	r2, r0, #4
 8001786:	4282      	cmp	r2, r0
 8001788:	4180      	sbcs	r0, r0
 800178a:	4240      	negs	r0, r0
 800178c:	1824      	adds	r4, r4, r0
 800178e:	0010      	movs	r0, r2
 8001790:	01e2      	lsls	r2, r4, #7
 8001792:	d506      	bpl.n	80017a2 <__aeabi_dmul+0x15a>
 8001794:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <__aeabi_dmul+0x320>)
 8001796:	9a01      	ldr	r2, [sp, #4]
 8001798:	401c      	ands	r4, r3
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4694      	mov	ip, r2
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4463      	add	r3, ip
 80017a2:	4a72      	ldr	r2, [pc, #456]	@ (800196c <__aeabi_dmul+0x324>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	dc6b      	bgt.n	8001880 <__aeabi_dmul+0x238>
 80017a8:	0762      	lsls	r2, r4, #29
 80017aa:	08c0      	lsrs	r0, r0, #3
 80017ac:	0264      	lsls	r4, r4, #9
 80017ae:	055b      	lsls	r3, r3, #21
 80017b0:	4302      	orrs	r2, r0
 80017b2:	0b24      	lsrs	r4, r4, #12
 80017b4:	0d5b      	lsrs	r3, r3, #21
 80017b6:	e79d      	b.n	80016f4 <__aeabi_dmul+0xac>
 80017b8:	2190      	movs	r1, #144	@ 0x90
 80017ba:	0089      	lsls	r1, r1, #2
 80017bc:	420f      	tst	r7, r1
 80017be:	d163      	bne.n	8001888 <__aeabi_dmul+0x240>
 80017c0:	2288      	movs	r2, #136	@ 0x88
 80017c2:	423a      	tst	r2, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dmul+0x180>
 80017c6:	e0d7      	b.n	8001978 <__aeabi_dmul+0x330>
 80017c8:	9b00      	ldr	r3, [sp, #0]
 80017ca:	46a2      	mov	sl, r4
 80017cc:	469b      	mov	fp, r3
 80017ce:	4681      	mov	r9, r0
 80017d0:	9602      	str	r6, [sp, #8]
 80017d2:	e7bf      	b.n	8001754 <__aeabi_dmul+0x10c>
 80017d4:	0023      	movs	r3, r4
 80017d6:	4333      	orrs	r3, r6
 80017d8:	d100      	bne.n	80017dc <__aeabi_dmul+0x194>
 80017da:	e07f      	b.n	80018dc <__aeabi_dmul+0x294>
 80017dc:	2c00      	cmp	r4, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x19a>
 80017e0:	e1ad      	b.n	8001b3e <__aeabi_dmul+0x4f6>
 80017e2:	0020      	movs	r0, r4
 80017e4:	f7fe fe60 	bl	80004a8 <__clzsi2>
 80017e8:	0002      	movs	r2, r0
 80017ea:	0003      	movs	r3, r0
 80017ec:	3a0b      	subs	r2, #11
 80017ee:	201d      	movs	r0, #29
 80017f0:	0019      	movs	r1, r3
 80017f2:	1a82      	subs	r2, r0, r2
 80017f4:	0030      	movs	r0, r6
 80017f6:	3908      	subs	r1, #8
 80017f8:	40d0      	lsrs	r0, r2
 80017fa:	408c      	lsls	r4, r1
 80017fc:	4304      	orrs	r4, r0
 80017fe:	0030      	movs	r0, r6
 8001800:	4088      	lsls	r0, r1
 8001802:	4a5b      	ldr	r2, [pc, #364]	@ (8001970 <__aeabi_dmul+0x328>)
 8001804:	1aeb      	subs	r3, r5, r3
 8001806:	4694      	mov	ip, r2
 8001808:	4463      	add	r3, ip
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	4642      	mov	r2, r8
 8001810:	2600      	movs	r6, #0
 8001812:	2a0a      	cmp	r2, #10
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dmul+0x1d0>
 8001816:	e75a      	b.n	80016ce <__aeabi_dmul+0x86>
 8001818:	e79c      	b.n	8001754 <__aeabi_dmul+0x10c>
 800181a:	4653      	mov	r3, sl
 800181c:	4303      	orrs	r3, r0
 800181e:	4699      	mov	r9, r3
 8001820:	d054      	beq.n	80018cc <__aeabi_dmul+0x284>
 8001822:	4653      	mov	r3, sl
 8001824:	2b00      	cmp	r3, #0
 8001826:	d100      	bne.n	800182a <__aeabi_dmul+0x1e2>
 8001828:	e177      	b.n	8001b1a <__aeabi_dmul+0x4d2>
 800182a:	4650      	mov	r0, sl
 800182c:	f7fe fe3c 	bl	80004a8 <__clzsi2>
 8001830:	230b      	movs	r3, #11
 8001832:	425b      	negs	r3, r3
 8001834:	469c      	mov	ip, r3
 8001836:	0002      	movs	r2, r0
 8001838:	4484      	add	ip, r0
 800183a:	0011      	movs	r1, r2
 800183c:	4650      	mov	r0, sl
 800183e:	3908      	subs	r1, #8
 8001840:	4088      	lsls	r0, r1
 8001842:	231d      	movs	r3, #29
 8001844:	4680      	mov	r8, r0
 8001846:	4660      	mov	r0, ip
 8001848:	1a1b      	subs	r3, r3, r0
 800184a:	0020      	movs	r0, r4
 800184c:	40d8      	lsrs	r0, r3
 800184e:	0003      	movs	r3, r0
 8001850:	4640      	mov	r0, r8
 8001852:	4303      	orrs	r3, r0
 8001854:	469a      	mov	sl, r3
 8001856:	0023      	movs	r3, r4
 8001858:	408b      	lsls	r3, r1
 800185a:	4699      	mov	r9, r3
 800185c:	2300      	movs	r3, #0
 800185e:	4d44      	ldr	r5, [pc, #272]	@ (8001970 <__aeabi_dmul+0x328>)
 8001860:	4698      	mov	r8, r3
 8001862:	1aad      	subs	r5, r5, r2
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	e715      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001868:	4652      	mov	r2, sl
 800186a:	4302      	orrs	r2, r0
 800186c:	4691      	mov	r9, r2
 800186e:	d126      	bne.n	80018be <__aeabi_dmul+0x276>
 8001870:	2200      	movs	r2, #0
 8001872:	001d      	movs	r5, r3
 8001874:	2302      	movs	r3, #2
 8001876:	4692      	mov	sl, r2
 8001878:	3208      	adds	r2, #8
 800187a:	4690      	mov	r8, r2
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	e709      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001880:	2400      	movs	r4, #0
 8001882:	2200      	movs	r2, #0
 8001884:	4b35      	ldr	r3, [pc, #212]	@ (800195c <__aeabi_dmul+0x314>)
 8001886:	e735      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001888:	2300      	movs	r3, #0
 800188a:	2480      	movs	r4, #128	@ 0x80
 800188c:	469b      	mov	fp, r3
 800188e:	0324      	lsls	r4, r4, #12
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <__aeabi_dmul+0x314>)
 8001892:	e72f      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001894:	2202      	movs	r2, #2
 8001896:	4641      	mov	r1, r8
 8001898:	4311      	orrs	r1, r2
 800189a:	2280      	movs	r2, #128	@ 0x80
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	4694      	mov	ip, r2
 80018a0:	002a      	movs	r2, r5
 80018a2:	4462      	add	r2, ip
 80018a4:	4688      	mov	r8, r1
 80018a6:	9201      	str	r2, [sp, #4]
 80018a8:	290a      	cmp	r1, #10
 80018aa:	dd00      	ble.n	80018ae <__aeabi_dmul+0x266>
 80018ac:	e752      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018ae:	465a      	mov	r2, fp
 80018b0:	2000      	movs	r0, #0
 80018b2:	9900      	ldr	r1, [sp, #0]
 80018b4:	0004      	movs	r4, r0
 80018b6:	404a      	eors	r2, r1
 80018b8:	4693      	mov	fp, r2
 80018ba:	2602      	movs	r6, #2
 80018bc:	e70b      	b.n	80016d6 <__aeabi_dmul+0x8e>
 80018be:	220c      	movs	r2, #12
 80018c0:	001d      	movs	r5, r3
 80018c2:	2303      	movs	r3, #3
 80018c4:	4681      	mov	r9, r0
 80018c6:	4690      	mov	r8, r2
 80018c8:	9302      	str	r3, [sp, #8]
 80018ca:	e6e3      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018cc:	2300      	movs	r3, #0
 80018ce:	469a      	mov	sl, r3
 80018d0:	3304      	adds	r3, #4
 80018d2:	4698      	mov	r8, r3
 80018d4:	3b03      	subs	r3, #3
 80018d6:	2500      	movs	r5, #0
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	e6db      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018dc:	4642      	mov	r2, r8
 80018de:	3301      	adds	r3, #1
 80018e0:	431a      	orrs	r2, r3
 80018e2:	002b      	movs	r3, r5
 80018e4:	4690      	mov	r8, r2
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	9201      	str	r2, [sp, #4]
 80018ea:	4642      	mov	r2, r8
 80018ec:	2400      	movs	r4, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	2601      	movs	r6, #1
 80018f2:	2a0a      	cmp	r2, #10
 80018f4:	dc00      	bgt.n	80018f8 <__aeabi_dmul+0x2b0>
 80018f6:	e6ea      	b.n	80016ce <__aeabi_dmul+0x86>
 80018f8:	e72c      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018fa:	2201      	movs	r2, #1
 80018fc:	1ad2      	subs	r2, r2, r3
 80018fe:	2a38      	cmp	r2, #56	@ 0x38
 8001900:	dd00      	ble.n	8001904 <__aeabi_dmul+0x2bc>
 8001902:	e6f4      	b.n	80016ee <__aeabi_dmul+0xa6>
 8001904:	2a1f      	cmp	r2, #31
 8001906:	dc00      	bgt.n	800190a <__aeabi_dmul+0x2c2>
 8001908:	e12a      	b.n	8001b60 <__aeabi_dmul+0x518>
 800190a:	211f      	movs	r1, #31
 800190c:	4249      	negs	r1, r1
 800190e:	1acb      	subs	r3, r1, r3
 8001910:	0021      	movs	r1, r4
 8001912:	40d9      	lsrs	r1, r3
 8001914:	000b      	movs	r3, r1
 8001916:	2a20      	cmp	r2, #32
 8001918:	d005      	beq.n	8001926 <__aeabi_dmul+0x2de>
 800191a:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <__aeabi_dmul+0x32c>)
 800191c:	9d01      	ldr	r5, [sp, #4]
 800191e:	4694      	mov	ip, r2
 8001920:	4465      	add	r5, ip
 8001922:	40ac      	lsls	r4, r5
 8001924:	4320      	orrs	r0, r4
 8001926:	1e42      	subs	r2, r0, #1
 8001928:	4190      	sbcs	r0, r2
 800192a:	4318      	orrs	r0, r3
 800192c:	2307      	movs	r3, #7
 800192e:	0019      	movs	r1, r3
 8001930:	2400      	movs	r4, #0
 8001932:	4001      	ands	r1, r0
 8001934:	4203      	tst	r3, r0
 8001936:	d00c      	beq.n	8001952 <__aeabi_dmul+0x30a>
 8001938:	230f      	movs	r3, #15
 800193a:	4003      	ands	r3, r0
 800193c:	2b04      	cmp	r3, #4
 800193e:	d100      	bne.n	8001942 <__aeabi_dmul+0x2fa>
 8001940:	e140      	b.n	8001bc4 <__aeabi_dmul+0x57c>
 8001942:	1d03      	adds	r3, r0, #4
 8001944:	4283      	cmp	r3, r0
 8001946:	41a4      	sbcs	r4, r4
 8001948:	0018      	movs	r0, r3
 800194a:	4264      	negs	r4, r4
 800194c:	0761      	lsls	r1, r4, #29
 800194e:	0264      	lsls	r4, r4, #9
 8001950:	0b24      	lsrs	r4, r4, #12
 8001952:	08c2      	lsrs	r2, r0, #3
 8001954:	2300      	movs	r3, #0
 8001956:	430a      	orrs	r2, r1
 8001958:	e6cc      	b.n	80016f4 <__aeabi_dmul+0xac>
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff
 8001960:	fffffc01 	.word	0xfffffc01
 8001964:	000003ff 	.word	0x000003ff
 8001968:	feffffff 	.word	0xfeffffff
 800196c:	000007fe 	.word	0x000007fe
 8001970:	fffffc0d 	.word	0xfffffc0d
 8001974:	0000043e 	.word	0x0000043e
 8001978:	4649      	mov	r1, r9
 800197a:	464a      	mov	r2, r9
 800197c:	0409      	lsls	r1, r1, #16
 800197e:	0c09      	lsrs	r1, r1, #16
 8001980:	000d      	movs	r5, r1
 8001982:	0c16      	lsrs	r6, r2, #16
 8001984:	0c02      	lsrs	r2, r0, #16
 8001986:	0400      	lsls	r0, r0, #16
 8001988:	0c00      	lsrs	r0, r0, #16
 800198a:	4345      	muls	r5, r0
 800198c:	46ac      	mov	ip, r5
 800198e:	0005      	movs	r5, r0
 8001990:	4375      	muls	r5, r6
 8001992:	46a8      	mov	r8, r5
 8001994:	0015      	movs	r5, r2
 8001996:	000f      	movs	r7, r1
 8001998:	4375      	muls	r5, r6
 800199a:	9200      	str	r2, [sp, #0]
 800199c:	9502      	str	r5, [sp, #8]
 800199e:	002a      	movs	r2, r5
 80019a0:	9d00      	ldr	r5, [sp, #0]
 80019a2:	436f      	muls	r7, r5
 80019a4:	4665      	mov	r5, ip
 80019a6:	0c2d      	lsrs	r5, r5, #16
 80019a8:	46a9      	mov	r9, r5
 80019aa:	4447      	add	r7, r8
 80019ac:	444f      	add	r7, r9
 80019ae:	45b8      	cmp	r8, r7
 80019b0:	d905      	bls.n	80019be <__aeabi_dmul+0x376>
 80019b2:	0015      	movs	r5, r2
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0252      	lsls	r2, r2, #9
 80019b8:	4690      	mov	r8, r2
 80019ba:	4445      	add	r5, r8
 80019bc:	9502      	str	r5, [sp, #8]
 80019be:	0c3d      	lsrs	r5, r7, #16
 80019c0:	9503      	str	r5, [sp, #12]
 80019c2:	4665      	mov	r5, ip
 80019c4:	042d      	lsls	r5, r5, #16
 80019c6:	043f      	lsls	r7, r7, #16
 80019c8:	0c2d      	lsrs	r5, r5, #16
 80019ca:	46ac      	mov	ip, r5
 80019cc:	003d      	movs	r5, r7
 80019ce:	4465      	add	r5, ip
 80019d0:	9504      	str	r5, [sp, #16]
 80019d2:	0c25      	lsrs	r5, r4, #16
 80019d4:	0424      	lsls	r4, r4, #16
 80019d6:	0c24      	lsrs	r4, r4, #16
 80019d8:	46ac      	mov	ip, r5
 80019da:	0025      	movs	r5, r4
 80019dc:	4375      	muls	r5, r6
 80019de:	46a8      	mov	r8, r5
 80019e0:	4665      	mov	r5, ip
 80019e2:	000f      	movs	r7, r1
 80019e4:	4369      	muls	r1, r5
 80019e6:	4441      	add	r1, r8
 80019e8:	4689      	mov	r9, r1
 80019ea:	4367      	muls	r7, r4
 80019ec:	0c39      	lsrs	r1, r7, #16
 80019ee:	4449      	add	r1, r9
 80019f0:	436e      	muls	r6, r5
 80019f2:	4588      	cmp	r8, r1
 80019f4:	d903      	bls.n	80019fe <__aeabi_dmul+0x3b6>
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0252      	lsls	r2, r2, #9
 80019fa:	4690      	mov	r8, r2
 80019fc:	4446      	add	r6, r8
 80019fe:	0c0d      	lsrs	r5, r1, #16
 8001a00:	46a8      	mov	r8, r5
 8001a02:	0035      	movs	r5, r6
 8001a04:	4445      	add	r5, r8
 8001a06:	9505      	str	r5, [sp, #20]
 8001a08:	9d03      	ldr	r5, [sp, #12]
 8001a0a:	043f      	lsls	r7, r7, #16
 8001a0c:	46a8      	mov	r8, r5
 8001a0e:	0c3f      	lsrs	r7, r7, #16
 8001a10:	0409      	lsls	r1, r1, #16
 8001a12:	19c9      	adds	r1, r1, r7
 8001a14:	4488      	add	r8, r1
 8001a16:	4645      	mov	r5, r8
 8001a18:	9503      	str	r5, [sp, #12]
 8001a1a:	4655      	mov	r5, sl
 8001a1c:	042e      	lsls	r6, r5, #16
 8001a1e:	0c36      	lsrs	r6, r6, #16
 8001a20:	0c2f      	lsrs	r7, r5, #16
 8001a22:	0035      	movs	r5, r6
 8001a24:	4345      	muls	r5, r0
 8001a26:	4378      	muls	r0, r7
 8001a28:	4681      	mov	r9, r0
 8001a2a:	0038      	movs	r0, r7
 8001a2c:	46a8      	mov	r8, r5
 8001a2e:	0c2d      	lsrs	r5, r5, #16
 8001a30:	46aa      	mov	sl, r5
 8001a32:	9a00      	ldr	r2, [sp, #0]
 8001a34:	4350      	muls	r0, r2
 8001a36:	4372      	muls	r2, r6
 8001a38:	444a      	add	r2, r9
 8001a3a:	4452      	add	r2, sl
 8001a3c:	4591      	cmp	r9, r2
 8001a3e:	d903      	bls.n	8001a48 <__aeabi_dmul+0x400>
 8001a40:	2580      	movs	r5, #128	@ 0x80
 8001a42:	026d      	lsls	r5, r5, #9
 8001a44:	46a9      	mov	r9, r5
 8001a46:	4448      	add	r0, r9
 8001a48:	0c15      	lsrs	r5, r2, #16
 8001a4a:	46a9      	mov	r9, r5
 8001a4c:	4645      	mov	r5, r8
 8001a4e:	042d      	lsls	r5, r5, #16
 8001a50:	0c2d      	lsrs	r5, r5, #16
 8001a52:	46a8      	mov	r8, r5
 8001a54:	4665      	mov	r5, ip
 8001a56:	437d      	muls	r5, r7
 8001a58:	0412      	lsls	r2, r2, #16
 8001a5a:	4448      	add	r0, r9
 8001a5c:	4490      	add	r8, r2
 8001a5e:	46a9      	mov	r9, r5
 8001a60:	0032      	movs	r2, r6
 8001a62:	4665      	mov	r5, ip
 8001a64:	4362      	muls	r2, r4
 8001a66:	436e      	muls	r6, r5
 8001a68:	437c      	muls	r4, r7
 8001a6a:	0c17      	lsrs	r7, r2, #16
 8001a6c:	1936      	adds	r6, r6, r4
 8001a6e:	19bf      	adds	r7, r7, r6
 8001a70:	42bc      	cmp	r4, r7
 8001a72:	d903      	bls.n	8001a7c <__aeabi_dmul+0x434>
 8001a74:	2480      	movs	r4, #128	@ 0x80
 8001a76:	0264      	lsls	r4, r4, #9
 8001a78:	46a4      	mov	ip, r4
 8001a7a:	44e1      	add	r9, ip
 8001a7c:	9c02      	ldr	r4, [sp, #8]
 8001a7e:	9e03      	ldr	r6, [sp, #12]
 8001a80:	46a4      	mov	ip, r4
 8001a82:	9d05      	ldr	r5, [sp, #20]
 8001a84:	4466      	add	r6, ip
 8001a86:	428e      	cmp	r6, r1
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	46ac      	mov	ip, r5
 8001a8c:	0412      	lsls	r2, r2, #16
 8001a8e:	043c      	lsls	r4, r7, #16
 8001a90:	0c12      	lsrs	r2, r2, #16
 8001a92:	18a2      	adds	r2, r4, r2
 8001a94:	4462      	add	r2, ip
 8001a96:	4249      	negs	r1, r1
 8001a98:	1854      	adds	r4, r2, r1
 8001a9a:	4446      	add	r6, r8
 8001a9c:	46a4      	mov	ip, r4
 8001a9e:	4546      	cmp	r6, r8
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4682      	mov	sl, r0
 8001aa4:	4264      	negs	r4, r4
 8001aa6:	46a0      	mov	r8, r4
 8001aa8:	42aa      	cmp	r2, r5
 8001aaa:	4192      	sbcs	r2, r2
 8001aac:	458c      	cmp	ip, r1
 8001aae:	4189      	sbcs	r1, r1
 8001ab0:	44e2      	add	sl, ip
 8001ab2:	44d0      	add	r8, sl
 8001ab4:	4249      	negs	r1, r1
 8001ab6:	4252      	negs	r2, r2
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	45a0      	cmp	r8, r4
 8001abc:	41a4      	sbcs	r4, r4
 8001abe:	4582      	cmp	sl, r0
 8001ac0:	4189      	sbcs	r1, r1
 8001ac2:	4264      	negs	r4, r4
 8001ac4:	4249      	negs	r1, r1
 8001ac6:	430c      	orrs	r4, r1
 8001ac8:	4641      	mov	r1, r8
 8001aca:	0c3f      	lsrs	r7, r7, #16
 8001acc:	19d2      	adds	r2, r2, r7
 8001ace:	1912      	adds	r2, r2, r4
 8001ad0:	0dcc      	lsrs	r4, r1, #23
 8001ad2:	9904      	ldr	r1, [sp, #16]
 8001ad4:	0270      	lsls	r0, r6, #9
 8001ad6:	4308      	orrs	r0, r1
 8001ad8:	1e41      	subs	r1, r0, #1
 8001ada:	4188      	sbcs	r0, r1
 8001adc:	4641      	mov	r1, r8
 8001ade:	444a      	add	r2, r9
 8001ae0:	0df6      	lsrs	r6, r6, #23
 8001ae2:	0252      	lsls	r2, r2, #9
 8001ae4:	4330      	orrs	r0, r6
 8001ae6:	0249      	lsls	r1, r1, #9
 8001ae8:	4314      	orrs	r4, r2
 8001aea:	4308      	orrs	r0, r1
 8001aec:	01d2      	lsls	r2, r2, #7
 8001aee:	d535      	bpl.n	8001b5c <__aeabi_dmul+0x514>
 8001af0:	2201      	movs	r2, #1
 8001af2:	0843      	lsrs	r3, r0, #1
 8001af4:	4002      	ands	r2, r0
 8001af6:	4313      	orrs	r3, r2
 8001af8:	07e0      	lsls	r0, r4, #31
 8001afa:	4318      	orrs	r0, r3
 8001afc:	0864      	lsrs	r4, r4, #1
 8001afe:	e634      	b.n	800176a <__aeabi_dmul+0x122>
 8001b00:	9b00      	ldr	r3, [sp, #0]
 8001b02:	46a2      	mov	sl, r4
 8001b04:	469b      	mov	fp, r3
 8001b06:	4681      	mov	r9, r0
 8001b08:	2480      	movs	r4, #128	@ 0x80
 8001b0a:	4653      	mov	r3, sl
 8001b0c:	0324      	lsls	r4, r4, #12
 8001b0e:	431c      	orrs	r4, r3
 8001b10:	0324      	lsls	r4, r4, #12
 8001b12:	464a      	mov	r2, r9
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	e5ec      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001b1a:	f7fe fcc5 	bl	80004a8 <__clzsi2>
 8001b1e:	2315      	movs	r3, #21
 8001b20:	469c      	mov	ip, r3
 8001b22:	4484      	add	ip, r0
 8001b24:	0002      	movs	r2, r0
 8001b26:	4663      	mov	r3, ip
 8001b28:	3220      	adds	r2, #32
 8001b2a:	2b1c      	cmp	r3, #28
 8001b2c:	dc00      	bgt.n	8001b30 <__aeabi_dmul+0x4e8>
 8001b2e:	e684      	b.n	800183a <__aeabi_dmul+0x1f2>
 8001b30:	2300      	movs	r3, #0
 8001b32:	4699      	mov	r9, r3
 8001b34:	0023      	movs	r3, r4
 8001b36:	3808      	subs	r0, #8
 8001b38:	4083      	lsls	r3, r0
 8001b3a:	469a      	mov	sl, r3
 8001b3c:	e68e      	b.n	800185c <__aeabi_dmul+0x214>
 8001b3e:	f7fe fcb3 	bl	80004a8 <__clzsi2>
 8001b42:	0002      	movs	r2, r0
 8001b44:	0003      	movs	r3, r0
 8001b46:	3215      	adds	r2, #21
 8001b48:	3320      	adds	r3, #32
 8001b4a:	2a1c      	cmp	r2, #28
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_dmul+0x508>
 8001b4e:	e64e      	b.n	80017ee <__aeabi_dmul+0x1a6>
 8001b50:	0002      	movs	r2, r0
 8001b52:	0034      	movs	r4, r6
 8001b54:	3a08      	subs	r2, #8
 8001b56:	2000      	movs	r0, #0
 8001b58:	4094      	lsls	r4, r2
 8001b5a:	e652      	b.n	8001802 <__aeabi_dmul+0x1ba>
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	e604      	b.n	800176a <__aeabi_dmul+0x122>
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <__aeabi_dmul+0x58c>)
 8001b62:	0021      	movs	r1, r4
 8001b64:	469c      	mov	ip, r3
 8001b66:	0003      	movs	r3, r0
 8001b68:	9d01      	ldr	r5, [sp, #4]
 8001b6a:	40d3      	lsrs	r3, r2
 8001b6c:	4465      	add	r5, ip
 8001b6e:	40a9      	lsls	r1, r5
 8001b70:	4319      	orrs	r1, r3
 8001b72:	0003      	movs	r3, r0
 8001b74:	40ab      	lsls	r3, r5
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	4183      	sbcs	r3, r0
 8001b7a:	4319      	orrs	r1, r3
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	40d4      	lsrs	r4, r2
 8001b80:	074b      	lsls	r3, r1, #29
 8001b82:	d009      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b84:	230f      	movs	r3, #15
 8001b86:	400b      	ands	r3, r1
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d005      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b8c:	1d0b      	adds	r3, r1, #4
 8001b8e:	428b      	cmp	r3, r1
 8001b90:	4180      	sbcs	r0, r0
 8001b92:	4240      	negs	r0, r0
 8001b94:	1824      	adds	r4, r4, r0
 8001b96:	0018      	movs	r0, r3
 8001b98:	0223      	lsls	r3, r4, #8
 8001b9a:	d400      	bmi.n	8001b9e <__aeabi_dmul+0x556>
 8001b9c:	e6d6      	b.n	800194c <__aeabi_dmul+0x304>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	e5a6      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001ba6:	290f      	cmp	r1, #15
 8001ba8:	d1aa      	bne.n	8001b00 <__aeabi_dmul+0x4b8>
 8001baa:	2380      	movs	r3, #128	@ 0x80
 8001bac:	4652      	mov	r2, sl
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	421a      	tst	r2, r3
 8001bb2:	d0a9      	beq.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb4:	421c      	tst	r4, r3
 8001bb6:	d1a7      	bne.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb8:	431c      	orrs	r4, r3
 8001bba:	9b00      	ldr	r3, [sp, #0]
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bc2:	e597      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bc4:	2400      	movs	r4, #0
 8001bc6:	e6c1      	b.n	800194c <__aeabi_dmul+0x304>
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4b01      	ldr	r3, [pc, #4]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bcc:	0022      	movs	r2, r4
 8001bce:	e591      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bd0:	000007ff 	.word	0x000007ff
 8001bd4:	0000041e 	.word	0x0000041e

08001bd8 <__aeabi_dsub>:
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	464e      	mov	r6, r9
 8001bdc:	4645      	mov	r5, r8
 8001bde:	46de      	mov	lr, fp
 8001be0:	4657      	mov	r7, sl
 8001be2:	b5e0      	push	{r5, r6, r7, lr}
 8001be4:	b085      	sub	sp, #20
 8001be6:	9000      	str	r0, [sp, #0]
 8001be8:	9101      	str	r1, [sp, #4]
 8001bea:	030c      	lsls	r4, r1, #12
 8001bec:	004f      	lsls	r7, r1, #1
 8001bee:	0fce      	lsrs	r6, r1, #31
 8001bf0:	0a61      	lsrs	r1, r4, #9
 8001bf2:	9c00      	ldr	r4, [sp, #0]
 8001bf4:	46b0      	mov	r8, r6
 8001bf6:	0f64      	lsrs	r4, r4, #29
 8001bf8:	430c      	orrs	r4, r1
 8001bfa:	9900      	ldr	r1, [sp, #0]
 8001bfc:	0d7f      	lsrs	r7, r7, #21
 8001bfe:	00c8      	lsls	r0, r1, #3
 8001c00:	0011      	movs	r1, r2
 8001c02:	001a      	movs	r2, r3
 8001c04:	031b      	lsls	r3, r3, #12
 8001c06:	469c      	mov	ip, r3
 8001c08:	9100      	str	r1, [sp, #0]
 8001c0a:	9201      	str	r2, [sp, #4]
 8001c0c:	0051      	lsls	r1, r2, #1
 8001c0e:	0d4b      	lsrs	r3, r1, #21
 8001c10:	4699      	mov	r9, r3
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	9d00      	ldr	r5, [sp, #0]
 8001c16:	0fd9      	lsrs	r1, r3, #31
 8001c18:	4663      	mov	r3, ip
 8001c1a:	0f6a      	lsrs	r2, r5, #29
 8001c1c:	0a5b      	lsrs	r3, r3, #9
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	00ea      	lsls	r2, r5, #3
 8001c22:	4694      	mov	ip, r2
 8001c24:	4693      	mov	fp, r2
 8001c26:	4ac1      	ldr	r2, [pc, #772]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001c28:	9003      	str	r0, [sp, #12]
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	4591      	cmp	r9, r2
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x5a>
 8001c30:	e0cd      	b.n	8001dce <__aeabi_dsub+0x1f6>
 8001c32:	2501      	movs	r5, #1
 8001c34:	4069      	eors	r1, r5
 8001c36:	464d      	mov	r5, r9
 8001c38:	1b7d      	subs	r5, r7, r5
 8001c3a:	46aa      	mov	sl, r5
 8001c3c:	428e      	cmp	r6, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x6a>
 8001c40:	e080      	b.n	8001d44 <__aeabi_dsub+0x16c>
 8001c42:	2d00      	cmp	r5, #0
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_dsub+0x70>
 8001c46:	e335      	b.n	80022b4 <__aeabi_dsub+0x6dc>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	2900      	cmp	r1, #0
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dsub+0x78>
 8001c4e:	e0df      	b.n	8001e10 <__aeabi_dsub+0x238>
 8001c50:	4297      	cmp	r7, r2
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x7e>
 8001c54:	e194      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001c56:	4652      	mov	r2, sl
 8001c58:	2501      	movs	r5, #1
 8001c5a:	2a38      	cmp	r2, #56	@ 0x38
 8001c5c:	dc19      	bgt.n	8001c92 <__aeabi_dsub+0xba>
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	9b02      	ldr	r3, [sp, #8]
 8001c62:	0412      	lsls	r2, r2, #16
 8001c64:	4313      	orrs	r3, r2
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	4652      	mov	r2, sl
 8001c6a:	2a1f      	cmp	r2, #31
 8001c6c:	dd00      	ble.n	8001c70 <__aeabi_dsub+0x98>
 8001c6e:	e1e3      	b.n	8002038 <__aeabi_dsub+0x460>
 8001c70:	4653      	mov	r3, sl
 8001c72:	2220      	movs	r2, #32
 8001c74:	4661      	mov	r1, ip
 8001c76:	9d02      	ldr	r5, [sp, #8]
 8001c78:	1ad2      	subs	r2, r2, r3
 8001c7a:	4095      	lsls	r5, r2
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	430d      	orrs	r5, r1
 8001c80:	4661      	mov	r1, ip
 8001c82:	4091      	lsls	r1, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	1e51      	subs	r1, r2, #1
 8001c88:	418a      	sbcs	r2, r1
 8001c8a:	4315      	orrs	r5, r2
 8001c8c:	9a02      	ldr	r2, [sp, #8]
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	1aa4      	subs	r4, r4, r2
 8001c92:	1b45      	subs	r5, r0, r5
 8001c94:	42a8      	cmp	r0, r5
 8001c96:	4180      	sbcs	r0, r0
 8001c98:	4240      	negs	r0, r0
 8001c9a:	1a24      	subs	r4, r4, r0
 8001c9c:	0223      	lsls	r3, r4, #8
 8001c9e:	d400      	bmi.n	8001ca2 <__aeabi_dsub+0xca>
 8001ca0:	e13d      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001ca2:	0264      	lsls	r4, r4, #9
 8001ca4:	0a64      	lsrs	r4, r4, #9
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0xd4>
 8001caa:	e147      	b.n	8001f3c <__aeabi_dsub+0x364>
 8001cac:	0020      	movs	r0, r4
 8001cae:	f7fe fbfb 	bl	80004a8 <__clzsi2>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	3b08      	subs	r3, #8
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	0028      	movs	r0, r5
 8001cba:	1aca      	subs	r2, r1, r3
 8001cbc:	40d0      	lsrs	r0, r2
 8001cbe:	409c      	lsls	r4, r3
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	409d      	lsls	r5, r3
 8001cc4:	4322      	orrs	r2, r4
 8001cc6:	429f      	cmp	r7, r3
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0xf4>
 8001cca:	e177      	b.n	8001fbc <__aeabi_dsub+0x3e4>
 8001ccc:	1bd8      	subs	r0, r3, r7
 8001cce:	3001      	adds	r0, #1
 8001cd0:	1a09      	subs	r1, r1, r0
 8001cd2:	002c      	movs	r4, r5
 8001cd4:	408d      	lsls	r5, r1
 8001cd6:	40c4      	lsrs	r4, r0
 8001cd8:	1e6b      	subs	r3, r5, #1
 8001cda:	419d      	sbcs	r5, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	40c2      	lsrs	r2, r0
 8001ce0:	408b      	lsls	r3, r1
 8001ce2:	4325      	orrs	r5, r4
 8001ce4:	2700      	movs	r7, #0
 8001ce6:	0014      	movs	r4, r2
 8001ce8:	431d      	orrs	r5, r3
 8001cea:	076b      	lsls	r3, r5, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	402b      	ands	r3, r5
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cf6:	1d2b      	adds	r3, r5, #4
 8001cf8:	42ab      	cmp	r3, r5
 8001cfa:	41ad      	sbcs	r5, r5
 8001cfc:	426d      	negs	r5, r5
 8001cfe:	1964      	adds	r4, r4, r5
 8001d00:	001d      	movs	r5, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d400      	bmi.n	8001d08 <__aeabi_dsub+0x130>
 8001d06:	e140      	b.n	8001f8a <__aeabi_dsub+0x3b2>
 8001d08:	4a88      	ldr	r2, [pc, #544]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001d0a:	3701      	adds	r7, #1
 8001d0c:	4297      	cmp	r7, r2
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x13a>
 8001d10:	e101      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001d12:	2601      	movs	r6, #1
 8001d14:	4643      	mov	r3, r8
 8001d16:	4986      	ldr	r1, [pc, #536]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001d18:	08ed      	lsrs	r5, r5, #3
 8001d1a:	4021      	ands	r1, r4
 8001d1c:	074a      	lsls	r2, r1, #29
 8001d1e:	432a      	orrs	r2, r5
 8001d20:	057c      	lsls	r4, r7, #21
 8001d22:	024d      	lsls	r5, r1, #9
 8001d24:	0b2d      	lsrs	r5, r5, #12
 8001d26:	0d64      	lsrs	r4, r4, #21
 8001d28:	401e      	ands	r6, r3
 8001d2a:	0524      	lsls	r4, r4, #20
 8001d2c:	432c      	orrs	r4, r5
 8001d2e:	07f6      	lsls	r6, r6, #31
 8001d30:	4334      	orrs	r4, r6
 8001d32:	0010      	movs	r0, r2
 8001d34:	0021      	movs	r1, r4
 8001d36:	b005      	add	sp, #20
 8001d38:	bcf0      	pop	{r4, r5, r6, r7}
 8001d3a:	46bb      	mov	fp, r7
 8001d3c:	46b2      	mov	sl, r6
 8001d3e:	46a9      	mov	r9, r5
 8001d40:	46a0      	mov	r8, r4
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	2d00      	cmp	r5, #0
 8001d46:	dc00      	bgt.n	8001d4a <__aeabi_dsub+0x172>
 8001d48:	e2d0      	b.n	80022ec <__aeabi_dsub+0x714>
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	2900      	cmp	r1, #0
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dsub+0x17a>
 8001d50:	e0d4      	b.n	8001efc <__aeabi_dsub+0x324>
 8001d52:	4661      	mov	r1, ip
 8001d54:	9b02      	ldr	r3, [sp, #8]
 8001d56:	4319      	orrs	r1, r3
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x184>
 8001d5a:	e12b      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001d5c:	1e69      	subs	r1, r5, #1
 8001d5e:	2d01      	cmp	r5, #1
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x18c>
 8001d62:	e1d9      	b.n	8002118 <__aeabi_dsub+0x540>
 8001d64:	4295      	cmp	r5, r2
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x192>
 8001d68:	e10a      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001d6a:	2501      	movs	r5, #1
 8001d6c:	2938      	cmp	r1, #56	@ 0x38
 8001d6e:	dc17      	bgt.n	8001da0 <__aeabi_dsub+0x1c8>
 8001d70:	468a      	mov	sl, r1
 8001d72:	4653      	mov	r3, sl
 8001d74:	2b1f      	cmp	r3, #31
 8001d76:	dd00      	ble.n	8001d7a <__aeabi_dsub+0x1a2>
 8001d78:	e1e7      	b.n	800214a <__aeabi_dsub+0x572>
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	1ad2      	subs	r2, r2, r3
 8001d7e:	9b02      	ldr	r3, [sp, #8]
 8001d80:	4661      	mov	r1, ip
 8001d82:	4093      	lsls	r3, r2
 8001d84:	001d      	movs	r5, r3
 8001d86:	4653      	mov	r3, sl
 8001d88:	40d9      	lsrs	r1, r3
 8001d8a:	4663      	mov	r3, ip
 8001d8c:	4093      	lsls	r3, r2
 8001d8e:	001a      	movs	r2, r3
 8001d90:	430d      	orrs	r5, r1
 8001d92:	1e51      	subs	r1, r2, #1
 8001d94:	418a      	sbcs	r2, r1
 8001d96:	4653      	mov	r3, sl
 8001d98:	4315      	orrs	r5, r2
 8001d9a:	9a02      	ldr	r2, [sp, #8]
 8001d9c:	40da      	lsrs	r2, r3
 8001d9e:	18a4      	adds	r4, r4, r2
 8001da0:	182d      	adds	r5, r5, r0
 8001da2:	4285      	cmp	r5, r0
 8001da4:	4180      	sbcs	r0, r0
 8001da6:	4240      	negs	r0, r0
 8001da8:	1824      	adds	r4, r4, r0
 8001daa:	0223      	lsls	r3, r4, #8
 8001dac:	d400      	bmi.n	8001db0 <__aeabi_dsub+0x1d8>
 8001dae:	e0b6      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001db0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001db2:	3701      	adds	r7, #1
 8001db4:	429f      	cmp	r7, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x1e2>
 8001db8:	e0ad      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001dba:	2101      	movs	r1, #1
 8001dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001dbe:	086a      	lsrs	r2, r5, #1
 8001dc0:	401c      	ands	r4, r3
 8001dc2:	4029      	ands	r1, r5
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	07e5      	lsls	r5, r4, #31
 8001dc8:	4315      	orrs	r5, r2
 8001dca:	0864      	lsrs	r4, r4, #1
 8001dcc:	e78d      	b.n	8001cea <__aeabi_dsub+0x112>
 8001dce:	4a59      	ldr	r2, [pc, #356]	@ (8001f34 <__aeabi_dsub+0x35c>)
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4692      	mov	sl, r2
 8001dd4:	4662      	mov	r2, ip
 8001dd6:	44ba      	add	sl, r7
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	d02c      	beq.n	8001e36 <__aeabi_dsub+0x25e>
 8001ddc:	428e      	cmp	r6, r1
 8001dde:	d02e      	beq.n	8001e3e <__aeabi_dsub+0x266>
 8001de0:	4652      	mov	r2, sl
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d060      	beq.n	8001ea8 <__aeabi_dsub+0x2d0>
 8001de6:	2f00      	cmp	r7, #0
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x214>
 8001dea:	e0db      	b.n	8001fa4 <__aeabi_dsub+0x3cc>
 8001dec:	4663      	mov	r3, ip
 8001dee:	000e      	movs	r6, r1
 8001df0:	9c02      	ldr	r4, [sp, #8]
 8001df2:	08d8      	lsrs	r0, r3, #3
 8001df4:	0762      	lsls	r2, r4, #29
 8001df6:	4302      	orrs	r2, r0
 8001df8:	08e4      	lsrs	r4, r4, #3
 8001dfa:	0013      	movs	r3, r2
 8001dfc:	4323      	orrs	r3, r4
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_dsub+0x22a>
 8001e00:	e254      	b.n	80022ac <__aeabi_dsub+0x6d4>
 8001e02:	2580      	movs	r5, #128	@ 0x80
 8001e04:	032d      	lsls	r5, r5, #12
 8001e06:	4325      	orrs	r5, r4
 8001e08:	032d      	lsls	r5, r5, #12
 8001e0a:	4c48      	ldr	r4, [pc, #288]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e0c:	0b2d      	lsrs	r5, r5, #12
 8001e0e:	e78c      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001e10:	4661      	mov	r1, ip
 8001e12:	9b02      	ldr	r3, [sp, #8]
 8001e14:	4319      	orrs	r1, r3
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x242>
 8001e18:	e0cc      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001e1a:	0029      	movs	r1, r5
 8001e1c:	3901      	subs	r1, #1
 8001e1e:	2d01      	cmp	r5, #1
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x24c>
 8001e22:	e188      	b.n	8002136 <__aeabi_dsub+0x55e>
 8001e24:	4295      	cmp	r5, r2
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x252>
 8001e28:	e0aa      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001e2a:	2501      	movs	r5, #1
 8001e2c:	2938      	cmp	r1, #56	@ 0x38
 8001e2e:	dd00      	ble.n	8001e32 <__aeabi_dsub+0x25a>
 8001e30:	e72f      	b.n	8001c92 <__aeabi_dsub+0xba>
 8001e32:	468a      	mov	sl, r1
 8001e34:	e718      	b.n	8001c68 <__aeabi_dsub+0x90>
 8001e36:	2201      	movs	r2, #1
 8001e38:	4051      	eors	r1, r2
 8001e3a:	428e      	cmp	r6, r1
 8001e3c:	d1d0      	bne.n	8001de0 <__aeabi_dsub+0x208>
 8001e3e:	4653      	mov	r3, sl
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d100      	bne.n	8001e46 <__aeabi_dsub+0x26e>
 8001e44:	e0be      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 8001e46:	2f00      	cmp	r7, #0
 8001e48:	d000      	beq.n	8001e4c <__aeabi_dsub+0x274>
 8001e4a:	e138      	b.n	80020be <__aeabi_dsub+0x4e6>
 8001e4c:	46ca      	mov	sl, r9
 8001e4e:	0022      	movs	r2, r4
 8001e50:	4302      	orrs	r2, r0
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x27e>
 8001e54:	e1e2      	b.n	800221c <__aeabi_dsub+0x644>
 8001e56:	4653      	mov	r3, sl
 8001e58:	1e59      	subs	r1, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x288>
 8001e5e:	e20d      	b.n	800227c <__aeabi_dsub+0x6a4>
 8001e60:	4a32      	ldr	r2, [pc, #200]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e62:	4592      	cmp	sl, r2
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x290>
 8001e66:	e1d2      	b.n	800220e <__aeabi_dsub+0x636>
 8001e68:	2701      	movs	r7, #1
 8001e6a:	2938      	cmp	r1, #56	@ 0x38
 8001e6c:	dc13      	bgt.n	8001e96 <__aeabi_dsub+0x2be>
 8001e6e:	291f      	cmp	r1, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0x29c>
 8001e72:	e1ee      	b.n	8002252 <__aeabi_dsub+0x67a>
 8001e74:	2220      	movs	r2, #32
 8001e76:	9b02      	ldr	r3, [sp, #8]
 8001e78:	1a52      	subs	r2, r2, r1
 8001e7a:	0025      	movs	r5, r4
 8001e7c:	0007      	movs	r7, r0
 8001e7e:	469a      	mov	sl, r3
 8001e80:	40cc      	lsrs	r4, r1
 8001e82:	4090      	lsls	r0, r2
 8001e84:	4095      	lsls	r5, r2
 8001e86:	40cf      	lsrs	r7, r1
 8001e88:	44a2      	add	sl, r4
 8001e8a:	1e42      	subs	r2, r0, #1
 8001e8c:	4190      	sbcs	r0, r2
 8001e8e:	4653      	mov	r3, sl
 8001e90:	432f      	orrs	r7, r5
 8001e92:	4307      	orrs	r7, r0
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	003d      	movs	r5, r7
 8001e98:	4465      	add	r5, ip
 8001e9a:	4565      	cmp	r5, ip
 8001e9c:	4192      	sbcs	r2, r2
 8001e9e:	9b02      	ldr	r3, [sp, #8]
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	464f      	mov	r7, r9
 8001ea4:	18d4      	adds	r4, r2, r3
 8001ea6:	e780      	b.n	8001daa <__aeabi_dsub+0x1d2>
 8001ea8:	4a23      	ldr	r2, [pc, #140]	@ (8001f38 <__aeabi_dsub+0x360>)
 8001eaa:	1c7d      	adds	r5, r7, #1
 8001eac:	4215      	tst	r5, r2
 8001eae:	d000      	beq.n	8001eb2 <__aeabi_dsub+0x2da>
 8001eb0:	e0aa      	b.n	8002008 <__aeabi_dsub+0x430>
 8001eb2:	4662      	mov	r2, ip
 8001eb4:	0025      	movs	r5, r4
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4305      	orrs	r5, r0
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	2f00      	cmp	r7, #0
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_dsub+0x2ea>
 8001ec0:	e0f5      	b.n	80020ae <__aeabi_dsub+0x4d6>
 8001ec2:	2d00      	cmp	r5, #0
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x2f0>
 8001ec6:	e16b      	b.n	80021a0 <__aeabi_dsub+0x5c8>
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x2f6>
 8001ecc:	e152      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001ece:	4663      	mov	r3, ip
 8001ed0:	1ac5      	subs	r5, r0, r3
 8001ed2:	9b02      	ldr	r3, [sp, #8]
 8001ed4:	1ae2      	subs	r2, r4, r3
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	419b      	sbcs	r3, r3
 8001eda:	425b      	negs	r3, r3
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	021a      	lsls	r2, r3, #8
 8001ee0:	d400      	bmi.n	8001ee4 <__aeabi_dsub+0x30c>
 8001ee2:	e1d5      	b.n	8002290 <__aeabi_dsub+0x6b8>
 8001ee4:	4663      	mov	r3, ip
 8001ee6:	1a1d      	subs	r5, r3, r0
 8001ee8:	45ac      	cmp	ip, r5
 8001eea:	4192      	sbcs	r2, r2
 8001eec:	2601      	movs	r6, #1
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	1b1c      	subs	r4, r3, r4
 8001ef4:	4688      	mov	r8, r1
 8001ef6:	1aa4      	subs	r4, r4, r2
 8001ef8:	400e      	ands	r6, r1
 8001efa:	e6f6      	b.n	8001cea <__aeabi_dsub+0x112>
 8001efc:	4297      	cmp	r7, r2
 8001efe:	d03f      	beq.n	8001f80 <__aeabi_dsub+0x3a8>
 8001f00:	4652      	mov	r2, sl
 8001f02:	2501      	movs	r5, #1
 8001f04:	2a38      	cmp	r2, #56	@ 0x38
 8001f06:	dd00      	ble.n	8001f0a <__aeabi_dsub+0x332>
 8001f08:	e74a      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8001f0a:	2280      	movs	r2, #128	@ 0x80
 8001f0c:	9b02      	ldr	r3, [sp, #8]
 8001f0e:	0412      	lsls	r2, r2, #16
 8001f10:	4313      	orrs	r3, r2
 8001f12:	9302      	str	r3, [sp, #8]
 8001f14:	e72d      	b.n	8001d72 <__aeabi_dsub+0x19a>
 8001f16:	003c      	movs	r4, r7
 8001f18:	2500      	movs	r5, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	e705      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	402b      	ands	r3, r5
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d000      	beq.n	8001f28 <__aeabi_dsub+0x350>
 8001f26:	e6e2      	b.n	8001cee <__aeabi_dsub+0x116>
 8001f28:	e06b      	b.n	8002002 <__aeabi_dsub+0x42a>
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	ff7fffff 	.word	0xff7fffff
 8001f34:	fffff801 	.word	0xfffff801
 8001f38:	000007fe 	.word	0x000007fe
 8001f3c:	0028      	movs	r0, r5
 8001f3e:	f7fe fab3 	bl	80004a8 <__clzsi2>
 8001f42:	0003      	movs	r3, r0
 8001f44:	3318      	adds	r3, #24
 8001f46:	2b1f      	cmp	r3, #31
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x374>
 8001f4a:	e6b4      	b.n	8001cb6 <__aeabi_dsub+0xde>
 8001f4c:	002a      	movs	r2, r5
 8001f4e:	3808      	subs	r0, #8
 8001f50:	4082      	lsls	r2, r0
 8001f52:	429f      	cmp	r7, r3
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x380>
 8001f56:	e0b9      	b.n	80020cc <__aeabi_dsub+0x4f4>
 8001f58:	1bdb      	subs	r3, r3, r7
 8001f5a:	1c58      	adds	r0, r3, #1
 8001f5c:	281f      	cmp	r0, #31
 8001f5e:	dc00      	bgt.n	8001f62 <__aeabi_dsub+0x38a>
 8001f60:	e1a0      	b.n	80022a4 <__aeabi_dsub+0x6cc>
 8001f62:	0015      	movs	r5, r2
 8001f64:	3b1f      	subs	r3, #31
 8001f66:	40dd      	lsrs	r5, r3
 8001f68:	2820      	cmp	r0, #32
 8001f6a:	d005      	beq.n	8001f78 <__aeabi_dsub+0x3a0>
 8001f6c:	2340      	movs	r3, #64	@ 0x40
 8001f6e:	1a1b      	subs	r3, r3, r0
 8001f70:	409a      	lsls	r2, r3
 8001f72:	1e53      	subs	r3, r2, #1
 8001f74:	419a      	sbcs	r2, r3
 8001f76:	4315      	orrs	r5, r2
 8001f78:	2307      	movs	r3, #7
 8001f7a:	2700      	movs	r7, #0
 8001f7c:	402b      	ands	r3, r5
 8001f7e:	e7d0      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8001f80:	08c0      	lsrs	r0, r0, #3
 8001f82:	0762      	lsls	r2, r4, #29
 8001f84:	4302      	orrs	r2, r0
 8001f86:	08e4      	lsrs	r4, r4, #3
 8001f88:	e737      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f8a:	08ea      	lsrs	r2, r5, #3
 8001f8c:	0763      	lsls	r3, r4, #29
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	4bd3      	ldr	r3, [pc, #844]	@ (80022e0 <__aeabi_dsub+0x708>)
 8001f92:	08e4      	lsrs	r4, r4, #3
 8001f94:	429f      	cmp	r7, r3
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x3c2>
 8001f98:	e72f      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f9a:	0324      	lsls	r4, r4, #12
 8001f9c:	0b25      	lsrs	r5, r4, #12
 8001f9e:	057c      	lsls	r4, r7, #21
 8001fa0:	0d64      	lsrs	r4, r4, #21
 8001fa2:	e6c2      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001fa4:	46ca      	mov	sl, r9
 8001fa6:	0022      	movs	r2, r4
 8001fa8:	4302      	orrs	r2, r0
 8001faa:	d158      	bne.n	800205e <__aeabi_dsub+0x486>
 8001fac:	4663      	mov	r3, ip
 8001fae:	000e      	movs	r6, r1
 8001fb0:	9c02      	ldr	r4, [sp, #8]
 8001fb2:	9303      	str	r3, [sp, #12]
 8001fb4:	9b03      	ldr	r3, [sp, #12]
 8001fb6:	4657      	mov	r7, sl
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	e7e7      	b.n	8001f8c <__aeabi_dsub+0x3b4>
 8001fbc:	4cc9      	ldr	r4, [pc, #804]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001fbe:	1aff      	subs	r7, r7, r3
 8001fc0:	4014      	ands	r4, r2
 8001fc2:	e692      	b.n	8001cea <__aeabi_dsub+0x112>
 8001fc4:	4dc8      	ldr	r5, [pc, #800]	@ (80022e8 <__aeabi_dsub+0x710>)
 8001fc6:	1c7a      	adds	r2, r7, #1
 8001fc8:	422a      	tst	r2, r5
 8001fca:	d000      	beq.n	8001fce <__aeabi_dsub+0x3f6>
 8001fcc:	e084      	b.n	80020d8 <__aeabi_dsub+0x500>
 8001fce:	0022      	movs	r2, r4
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	2f00      	cmp	r7, #0
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x400>
 8001fd6:	e0ef      	b.n	80021b8 <__aeabi_dsub+0x5e0>
 8001fd8:	2a00      	cmp	r2, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x406>
 8001fdc:	e0e5      	b.n	80021aa <__aeabi_dsub+0x5d2>
 8001fde:	4662      	mov	r2, ip
 8001fe0:	9902      	ldr	r1, [sp, #8]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x410>
 8001fe6:	e0c5      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001fe8:	4663      	mov	r3, ip
 8001fea:	18c5      	adds	r5, r0, r3
 8001fec:	468c      	mov	ip, r1
 8001fee:	4285      	cmp	r5, r0
 8001ff0:	4180      	sbcs	r0, r0
 8001ff2:	4464      	add	r4, ip
 8001ff4:	4240      	negs	r0, r0
 8001ff6:	1824      	adds	r4, r4, r0
 8001ff8:	0223      	lsls	r3, r4, #8
 8001ffa:	d502      	bpl.n	8002002 <__aeabi_dsub+0x42a>
 8001ffc:	4bb9      	ldr	r3, [pc, #740]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001ffe:	3701      	adds	r7, #1
 8002000:	401c      	ands	r4, r3
 8002002:	46ba      	mov	sl, r7
 8002004:	9503      	str	r5, [sp, #12]
 8002006:	e7d5      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002008:	4662      	mov	r2, ip
 800200a:	1a85      	subs	r5, r0, r2
 800200c:	42a8      	cmp	r0, r5
 800200e:	4192      	sbcs	r2, r2
 8002010:	4252      	negs	r2, r2
 8002012:	4691      	mov	r9, r2
 8002014:	9b02      	ldr	r3, [sp, #8]
 8002016:	1ae3      	subs	r3, r4, r3
 8002018:	001a      	movs	r2, r3
 800201a:	464b      	mov	r3, r9
 800201c:	1ad2      	subs	r2, r2, r3
 800201e:	0013      	movs	r3, r2
 8002020:	4691      	mov	r9, r2
 8002022:	021a      	lsls	r2, r3, #8
 8002024:	d46c      	bmi.n	8002100 <__aeabi_dsub+0x528>
 8002026:	464a      	mov	r2, r9
 8002028:	464c      	mov	r4, r9
 800202a:	432a      	orrs	r2, r5
 800202c:	d000      	beq.n	8002030 <__aeabi_dsub+0x458>
 800202e:	e63a      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002030:	2600      	movs	r6, #0
 8002032:	2400      	movs	r4, #0
 8002034:	2500      	movs	r5, #0
 8002036:	e678      	b.n	8001d2a <__aeabi_dsub+0x152>
 8002038:	9902      	ldr	r1, [sp, #8]
 800203a:	4653      	mov	r3, sl
 800203c:	000d      	movs	r5, r1
 800203e:	3a20      	subs	r2, #32
 8002040:	40d5      	lsrs	r5, r2
 8002042:	2b20      	cmp	r3, #32
 8002044:	d006      	beq.n	8002054 <__aeabi_dsub+0x47c>
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	1ad2      	subs	r2, r2, r3
 800204a:	000b      	movs	r3, r1
 800204c:	4093      	lsls	r3, r2
 800204e:	4662      	mov	r2, ip
 8002050:	431a      	orrs	r2, r3
 8002052:	4693      	mov	fp, r2
 8002054:	465b      	mov	r3, fp
 8002056:	1e5a      	subs	r2, r3, #1
 8002058:	4193      	sbcs	r3, r2
 800205a:	431d      	orrs	r5, r3
 800205c:	e619      	b.n	8001c92 <__aeabi_dsub+0xba>
 800205e:	4653      	mov	r3, sl
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d100      	bne.n	8002068 <__aeabi_dsub+0x490>
 8002066:	e0c6      	b.n	80021f6 <__aeabi_dsub+0x61e>
 8002068:	4e9d      	ldr	r6, [pc, #628]	@ (80022e0 <__aeabi_dsub+0x708>)
 800206a:	45b2      	cmp	sl, r6
 800206c:	d100      	bne.n	8002070 <__aeabi_dsub+0x498>
 800206e:	e6bd      	b.n	8001dec <__aeabi_dsub+0x214>
 8002070:	4688      	mov	r8, r1
 8002072:	000e      	movs	r6, r1
 8002074:	2501      	movs	r5, #1
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc10      	bgt.n	800209c <__aeabi_dsub+0x4c4>
 800207a:	2a1f      	cmp	r2, #31
 800207c:	dc7f      	bgt.n	800217e <__aeabi_dsub+0x5a6>
 800207e:	2120      	movs	r1, #32
 8002080:	0025      	movs	r5, r4
 8002082:	1a89      	subs	r1, r1, r2
 8002084:	0007      	movs	r7, r0
 8002086:	4088      	lsls	r0, r1
 8002088:	408d      	lsls	r5, r1
 800208a:	40d7      	lsrs	r7, r2
 800208c:	40d4      	lsrs	r4, r2
 800208e:	1e41      	subs	r1, r0, #1
 8002090:	4188      	sbcs	r0, r1
 8002092:	9b02      	ldr	r3, [sp, #8]
 8002094:	433d      	orrs	r5, r7
 8002096:	1b1b      	subs	r3, r3, r4
 8002098:	4305      	orrs	r5, r0
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	4662      	mov	r2, ip
 800209e:	1b55      	subs	r5, r2, r5
 80020a0:	45ac      	cmp	ip, r5
 80020a2:	4192      	sbcs	r2, r2
 80020a4:	9b02      	ldr	r3, [sp, #8]
 80020a6:	4252      	negs	r2, r2
 80020a8:	464f      	mov	r7, r9
 80020aa:	1a9c      	subs	r4, r3, r2
 80020ac:	e5f6      	b.n	8001c9c <__aeabi_dsub+0xc4>
 80020ae:	2d00      	cmp	r5, #0
 80020b0:	d000      	beq.n	80020b4 <__aeabi_dsub+0x4dc>
 80020b2:	e0b7      	b.n	8002224 <__aeabi_dsub+0x64c>
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d100      	bne.n	80020ba <__aeabi_dsub+0x4e2>
 80020b8:	e0f0      	b.n	800229c <__aeabi_dsub+0x6c4>
 80020ba:	2601      	movs	r6, #1
 80020bc:	400e      	ands	r6, r1
 80020be:	4663      	mov	r3, ip
 80020c0:	9802      	ldr	r0, [sp, #8]
 80020c2:	08d9      	lsrs	r1, r3, #3
 80020c4:	0742      	lsls	r2, r0, #29
 80020c6:	430a      	orrs	r2, r1
 80020c8:	08c4      	lsrs	r4, r0, #3
 80020ca:	e696      	b.n	8001dfa <__aeabi_dsub+0x222>
 80020cc:	4c85      	ldr	r4, [pc, #532]	@ (80022e4 <__aeabi_dsub+0x70c>)
 80020ce:	1aff      	subs	r7, r7, r3
 80020d0:	4014      	ands	r4, r2
 80020d2:	0762      	lsls	r2, r4, #29
 80020d4:	08e4      	lsrs	r4, r4, #3
 80020d6:	e760      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80020d8:	4981      	ldr	r1, [pc, #516]	@ (80022e0 <__aeabi_dsub+0x708>)
 80020da:	428a      	cmp	r2, r1
 80020dc:	d100      	bne.n	80020e0 <__aeabi_dsub+0x508>
 80020de:	e0c9      	b.n	8002274 <__aeabi_dsub+0x69c>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c1      	adds	r1, r0, r3
 80020e4:	4281      	cmp	r1, r0
 80020e6:	4180      	sbcs	r0, r0
 80020e8:	9b02      	ldr	r3, [sp, #8]
 80020ea:	4240      	negs	r0, r0
 80020ec:	18e3      	adds	r3, r4, r3
 80020ee:	181b      	adds	r3, r3, r0
 80020f0:	07dd      	lsls	r5, r3, #31
 80020f2:	085c      	lsrs	r4, r3, #1
 80020f4:	2307      	movs	r3, #7
 80020f6:	0849      	lsrs	r1, r1, #1
 80020f8:	430d      	orrs	r5, r1
 80020fa:	0017      	movs	r7, r2
 80020fc:	402b      	ands	r3, r5
 80020fe:	e710      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8002100:	4663      	mov	r3, ip
 8002102:	1a1d      	subs	r5, r3, r0
 8002104:	45ac      	cmp	ip, r5
 8002106:	4192      	sbcs	r2, r2
 8002108:	2601      	movs	r6, #1
 800210a:	9b02      	ldr	r3, [sp, #8]
 800210c:	4252      	negs	r2, r2
 800210e:	1b1c      	subs	r4, r3, r4
 8002110:	4688      	mov	r8, r1
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	400e      	ands	r6, r1
 8002116:	e5c6      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002118:	4663      	mov	r3, ip
 800211a:	18c5      	adds	r5, r0, r3
 800211c:	9b02      	ldr	r3, [sp, #8]
 800211e:	4285      	cmp	r5, r0
 8002120:	4180      	sbcs	r0, r0
 8002122:	469c      	mov	ip, r3
 8002124:	4240      	negs	r0, r0
 8002126:	4464      	add	r4, ip
 8002128:	1824      	adds	r4, r4, r0
 800212a:	2701      	movs	r7, #1
 800212c:	0223      	lsls	r3, r4, #8
 800212e:	d400      	bmi.n	8002132 <__aeabi_dsub+0x55a>
 8002130:	e6f5      	b.n	8001f1e <__aeabi_dsub+0x346>
 8002132:	2702      	movs	r7, #2
 8002134:	e641      	b.n	8001dba <__aeabi_dsub+0x1e2>
 8002136:	4663      	mov	r3, ip
 8002138:	1ac5      	subs	r5, r0, r3
 800213a:	42a8      	cmp	r0, r5
 800213c:	4180      	sbcs	r0, r0
 800213e:	9b02      	ldr	r3, [sp, #8]
 8002140:	4240      	negs	r0, r0
 8002142:	1ae4      	subs	r4, r4, r3
 8002144:	2701      	movs	r7, #1
 8002146:	1a24      	subs	r4, r4, r0
 8002148:	e5a8      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800214a:	9d02      	ldr	r5, [sp, #8]
 800214c:	4652      	mov	r2, sl
 800214e:	002b      	movs	r3, r5
 8002150:	3a20      	subs	r2, #32
 8002152:	40d3      	lsrs	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	4653      	mov	r3, sl
 8002158:	2b20      	cmp	r3, #32
 800215a:	d006      	beq.n	800216a <__aeabi_dsub+0x592>
 800215c:	2240      	movs	r2, #64	@ 0x40
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	002b      	movs	r3, r5
 8002162:	4093      	lsls	r3, r2
 8002164:	4662      	mov	r2, ip
 8002166:	431a      	orrs	r2, r3
 8002168:	4693      	mov	fp, r2
 800216a:	465d      	mov	r5, fp
 800216c:	1e6b      	subs	r3, r5, #1
 800216e:	419d      	sbcs	r5, r3
 8002170:	430d      	orrs	r5, r1
 8002172:	e615      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8002174:	0762      	lsls	r2, r4, #29
 8002176:	08c0      	lsrs	r0, r0, #3
 8002178:	4302      	orrs	r2, r0
 800217a:	08e4      	lsrs	r4, r4, #3
 800217c:	e70d      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 800217e:	0011      	movs	r1, r2
 8002180:	0027      	movs	r7, r4
 8002182:	3920      	subs	r1, #32
 8002184:	40cf      	lsrs	r7, r1
 8002186:	2a20      	cmp	r2, #32
 8002188:	d005      	beq.n	8002196 <__aeabi_dsub+0x5be>
 800218a:	2140      	movs	r1, #64	@ 0x40
 800218c:	1a8a      	subs	r2, r1, r2
 800218e:	4094      	lsls	r4, r2
 8002190:	0025      	movs	r5, r4
 8002192:	4305      	orrs	r5, r0
 8002194:	9503      	str	r5, [sp, #12]
 8002196:	9d03      	ldr	r5, [sp, #12]
 8002198:	1e6a      	subs	r2, r5, #1
 800219a:	4195      	sbcs	r5, r2
 800219c:	433d      	orrs	r5, r7
 800219e:	e77d      	b.n	800209c <__aeabi_dsub+0x4c4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x5ce>
 80021a4:	e744      	b.n	8002030 <__aeabi_dsub+0x458>
 80021a6:	2601      	movs	r6, #1
 80021a8:	400e      	ands	r6, r1
 80021aa:	4663      	mov	r3, ip
 80021ac:	08d9      	lsrs	r1, r3, #3
 80021ae:	9b02      	ldr	r3, [sp, #8]
 80021b0:	075a      	lsls	r2, r3, #29
 80021b2:	430a      	orrs	r2, r1
 80021b4:	08dc      	lsrs	r4, r3, #3
 80021b6:	e6f0      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80021b8:	2a00      	cmp	r2, #0
 80021ba:	d028      	beq.n	800220e <__aeabi_dsub+0x636>
 80021bc:	4662      	mov	r2, ip
 80021be:	9f02      	ldr	r7, [sp, #8]
 80021c0:	08c0      	lsrs	r0, r0, #3
 80021c2:	433a      	orrs	r2, r7
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dsub+0x5f0>
 80021c6:	e6dc      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 80021c8:	0762      	lsls	r2, r4, #29
 80021ca:	4310      	orrs	r0, r2
 80021cc:	2280      	movs	r2, #128	@ 0x80
 80021ce:	08e4      	lsrs	r4, r4, #3
 80021d0:	0312      	lsls	r2, r2, #12
 80021d2:	4214      	tst	r4, r2
 80021d4:	d009      	beq.n	80021ea <__aeabi_dsub+0x612>
 80021d6:	08fd      	lsrs	r5, r7, #3
 80021d8:	4215      	tst	r5, r2
 80021da:	d106      	bne.n	80021ea <__aeabi_dsub+0x612>
 80021dc:	4663      	mov	r3, ip
 80021de:	2601      	movs	r6, #1
 80021e0:	002c      	movs	r4, r5
 80021e2:	08d8      	lsrs	r0, r3, #3
 80021e4:	077b      	lsls	r3, r7, #29
 80021e6:	4318      	orrs	r0, r3
 80021e8:	400e      	ands	r6, r1
 80021ea:	0f42      	lsrs	r2, r0, #29
 80021ec:	00c0      	lsls	r0, r0, #3
 80021ee:	08c0      	lsrs	r0, r0, #3
 80021f0:	0752      	lsls	r2, r2, #29
 80021f2:	4302      	orrs	r2, r0
 80021f4:	e601      	b.n	8001dfa <__aeabi_dsub+0x222>
 80021f6:	4663      	mov	r3, ip
 80021f8:	1a1d      	subs	r5, r3, r0
 80021fa:	45ac      	cmp	ip, r5
 80021fc:	4192      	sbcs	r2, r2
 80021fe:	9b02      	ldr	r3, [sp, #8]
 8002200:	4252      	negs	r2, r2
 8002202:	1b1c      	subs	r4, r3, r4
 8002204:	000e      	movs	r6, r1
 8002206:	4688      	mov	r8, r1
 8002208:	2701      	movs	r7, #1
 800220a:	1aa4      	subs	r4, r4, r2
 800220c:	e546      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800220e:	4663      	mov	r3, ip
 8002210:	08d9      	lsrs	r1, r3, #3
 8002212:	9b02      	ldr	r3, [sp, #8]
 8002214:	075a      	lsls	r2, r3, #29
 8002216:	430a      	orrs	r2, r1
 8002218:	08dc      	lsrs	r4, r3, #3
 800221a:	e5ee      	b.n	8001dfa <__aeabi_dsub+0x222>
 800221c:	4663      	mov	r3, ip
 800221e:	9c02      	ldr	r4, [sp, #8]
 8002220:	9303      	str	r3, [sp, #12]
 8002222:	e6c7      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	2a00      	cmp	r2, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x654>
 800222a:	e6aa      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 800222c:	0762      	lsls	r2, r4, #29
 800222e:	4310      	orrs	r0, r2
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	08e4      	lsrs	r4, r4, #3
 8002234:	0312      	lsls	r2, r2, #12
 8002236:	4214      	tst	r4, r2
 8002238:	d0d7      	beq.n	80021ea <__aeabi_dsub+0x612>
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08fd      	lsrs	r5, r7, #3
 800223e:	4215      	tst	r5, r2
 8002240:	d1d3      	bne.n	80021ea <__aeabi_dsub+0x612>
 8002242:	4663      	mov	r3, ip
 8002244:	2601      	movs	r6, #1
 8002246:	08d8      	lsrs	r0, r3, #3
 8002248:	077b      	lsls	r3, r7, #29
 800224a:	002c      	movs	r4, r5
 800224c:	4318      	orrs	r0, r3
 800224e:	400e      	ands	r6, r1
 8002250:	e7cb      	b.n	80021ea <__aeabi_dsub+0x612>
 8002252:	000a      	movs	r2, r1
 8002254:	0027      	movs	r7, r4
 8002256:	3a20      	subs	r2, #32
 8002258:	40d7      	lsrs	r7, r2
 800225a:	2920      	cmp	r1, #32
 800225c:	d005      	beq.n	800226a <__aeabi_dsub+0x692>
 800225e:	2240      	movs	r2, #64	@ 0x40
 8002260:	1a52      	subs	r2, r2, r1
 8002262:	4094      	lsls	r4, r2
 8002264:	0025      	movs	r5, r4
 8002266:	4305      	orrs	r5, r0
 8002268:	9503      	str	r5, [sp, #12]
 800226a:	9d03      	ldr	r5, [sp, #12]
 800226c:	1e6a      	subs	r2, r5, #1
 800226e:	4195      	sbcs	r5, r2
 8002270:	432f      	orrs	r7, r5
 8002272:	e610      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002274:	0014      	movs	r4, r2
 8002276:	2500      	movs	r5, #0
 8002278:	2200      	movs	r2, #0
 800227a:	e556      	b.n	8001d2a <__aeabi_dsub+0x152>
 800227c:	9b02      	ldr	r3, [sp, #8]
 800227e:	4460      	add	r0, ip
 8002280:	4699      	mov	r9, r3
 8002282:	4560      	cmp	r0, ip
 8002284:	4192      	sbcs	r2, r2
 8002286:	444c      	add	r4, r9
 8002288:	4252      	negs	r2, r2
 800228a:	0005      	movs	r5, r0
 800228c:	18a4      	adds	r4, r4, r2
 800228e:	e74c      	b.n	800212a <__aeabi_dsub+0x552>
 8002290:	001a      	movs	r2, r3
 8002292:	001c      	movs	r4, r3
 8002294:	432a      	orrs	r2, r5
 8002296:	d000      	beq.n	800229a <__aeabi_dsub+0x6c2>
 8002298:	e6b3      	b.n	8002002 <__aeabi_dsub+0x42a>
 800229a:	e6c9      	b.n	8002030 <__aeabi_dsub+0x458>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	2600      	movs	r6, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e5ae      	b.n	8001e02 <__aeabi_dsub+0x22a>
 80022a4:	2120      	movs	r1, #32
 80022a6:	2500      	movs	r5, #0
 80022a8:	1a09      	subs	r1, r1, r0
 80022aa:	e517      	b.n	8001cdc <__aeabi_dsub+0x104>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2500      	movs	r5, #0
 80022b0:	4c0b      	ldr	r4, [pc, #44]	@ (80022e0 <__aeabi_dsub+0x708>)
 80022b2:	e53a      	b.n	8001d2a <__aeabi_dsub+0x152>
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x6e2>
 80022b8:	e5f6      	b.n	8001ea8 <__aeabi_dsub+0x2d0>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bda      	subs	r2, r3, r7
 80022be:	4692      	mov	sl, r2
 80022c0:	2f00      	cmp	r7, #0
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x6ee>
 80022c4:	e66f      	b.n	8001fa6 <__aeabi_dsub+0x3ce>
 80022c6:	2a38      	cmp	r2, #56	@ 0x38
 80022c8:	dc05      	bgt.n	80022d6 <__aeabi_dsub+0x6fe>
 80022ca:	2680      	movs	r6, #128	@ 0x80
 80022cc:	0436      	lsls	r6, r6, #16
 80022ce:	4334      	orrs	r4, r6
 80022d0:	4688      	mov	r8, r1
 80022d2:	000e      	movs	r6, r1
 80022d4:	e6d1      	b.n	800207a <__aeabi_dsub+0x4a2>
 80022d6:	4688      	mov	r8, r1
 80022d8:	000e      	movs	r6, r1
 80022da:	2501      	movs	r5, #1
 80022dc:	e6de      	b.n	800209c <__aeabi_dsub+0x4c4>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2d00      	cmp	r5, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x71a>
 80022f0:	e668      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1bd9      	subs	r1, r3, r7
 80022f6:	2f00      	cmp	r7, #0
 80022f8:	d101      	bne.n	80022fe <__aeabi_dsub+0x726>
 80022fa:	468a      	mov	sl, r1
 80022fc:	e5a7      	b.n	8001e4e <__aeabi_dsub+0x276>
 80022fe:	2701      	movs	r7, #1
 8002300:	2938      	cmp	r1, #56	@ 0x38
 8002302:	dd00      	ble.n	8002306 <__aeabi_dsub+0x72e>
 8002304:	e5c7      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002306:	2280      	movs	r2, #128	@ 0x80
 8002308:	0412      	lsls	r2, r2, #16
 800230a:	4314      	orrs	r4, r2
 800230c:	e5af      	b.n	8001e6e <__aeabi_dsub+0x296>
 800230e:	46c0      	nop			@ (mov r8, r8)

08002310 <__aeabi_dcmpun>:
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	46c6      	mov	lr, r8
 8002314:	031e      	lsls	r6, r3, #12
 8002316:	0b36      	lsrs	r6, r6, #12
 8002318:	46b0      	mov	r8, r6
 800231a:	4e0d      	ldr	r6, [pc, #52]	@ (8002350 <__aeabi_dcmpun+0x40>)
 800231c:	030c      	lsls	r4, r1, #12
 800231e:	004d      	lsls	r5, r1, #1
 8002320:	005f      	lsls	r7, r3, #1
 8002322:	b500      	push	{lr}
 8002324:	0b24      	lsrs	r4, r4, #12
 8002326:	0d6d      	lsrs	r5, r5, #21
 8002328:	0d7f      	lsrs	r7, r7, #21
 800232a:	42b5      	cmp	r5, r6
 800232c:	d00b      	beq.n	8002346 <__aeabi_dcmpun+0x36>
 800232e:	4908      	ldr	r1, [pc, #32]	@ (8002350 <__aeabi_dcmpun+0x40>)
 8002330:	2000      	movs	r0, #0
 8002332:	428f      	cmp	r7, r1
 8002334:	d104      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 8002336:	4646      	mov	r6, r8
 8002338:	4316      	orrs	r6, r2
 800233a:	0030      	movs	r0, r6
 800233c:	1e43      	subs	r3, r0, #1
 800233e:	4198      	sbcs	r0, r3
 8002340:	bc80      	pop	{r7}
 8002342:	46b8      	mov	r8, r7
 8002344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002346:	4304      	orrs	r4, r0
 8002348:	2001      	movs	r0, #1
 800234a:	2c00      	cmp	r4, #0
 800234c:	d1f8      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 800234e:	e7ee      	b.n	800232e <__aeabi_dcmpun+0x1e>
 8002350:	000007ff 	.word	0x000007ff

08002354 <__aeabi_d2iz>:
 8002354:	000b      	movs	r3, r1
 8002356:	0002      	movs	r2, r0
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4d16      	ldr	r5, [pc, #88]	@ (80023b4 <__aeabi_d2iz+0x60>)
 800235c:	030c      	lsls	r4, r1, #12
 800235e:	b082      	sub	sp, #8
 8002360:	0049      	lsls	r1, r1, #1
 8002362:	2000      	movs	r0, #0
 8002364:	9200      	str	r2, [sp, #0]
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	0b24      	lsrs	r4, r4, #12
 800236a:	0d49      	lsrs	r1, r1, #21
 800236c:	0fde      	lsrs	r6, r3, #31
 800236e:	42a9      	cmp	r1, r5
 8002370:	dd04      	ble.n	800237c <__aeabi_d2iz+0x28>
 8002372:	4811      	ldr	r0, [pc, #68]	@ (80023b8 <__aeabi_d2iz+0x64>)
 8002374:	4281      	cmp	r1, r0
 8002376:	dd03      	ble.n	8002380 <__aeabi_d2iz+0x2c>
 8002378:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <__aeabi_d2iz+0x68>)
 800237a:	18f0      	adds	r0, r6, r3
 800237c:	b002      	add	sp, #8
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	2080      	movs	r0, #128	@ 0x80
 8002382:	0340      	lsls	r0, r0, #13
 8002384:	4320      	orrs	r0, r4
 8002386:	4c0e      	ldr	r4, [pc, #56]	@ (80023c0 <__aeabi_d2iz+0x6c>)
 8002388:	1a64      	subs	r4, r4, r1
 800238a:	2c1f      	cmp	r4, #31
 800238c:	dd08      	ble.n	80023a0 <__aeabi_d2iz+0x4c>
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <__aeabi_d2iz+0x70>)
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	40d8      	lsrs	r0, r3
 8002394:	0003      	movs	r3, r0
 8002396:	4258      	negs	r0, r3
 8002398:	2e00      	cmp	r6, #0
 800239a:	d1ef      	bne.n	800237c <__aeabi_d2iz+0x28>
 800239c:	0018      	movs	r0, r3
 800239e:	e7ed      	b.n	800237c <__aeabi_d2iz+0x28>
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <__aeabi_d2iz+0x74>)
 80023a2:	9a00      	ldr	r2, [sp, #0]
 80023a4:	469c      	mov	ip, r3
 80023a6:	0003      	movs	r3, r0
 80023a8:	4461      	add	r1, ip
 80023aa:	408b      	lsls	r3, r1
 80023ac:	40e2      	lsrs	r2, r4
 80023ae:	4313      	orrs	r3, r2
 80023b0:	e7f1      	b.n	8002396 <__aeabi_d2iz+0x42>
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	000003fe 	.word	0x000003fe
 80023b8:	0000041d 	.word	0x0000041d
 80023bc:	7fffffff 	.word	0x7fffffff
 80023c0:	00000433 	.word	0x00000433
 80023c4:	00000413 	.word	0x00000413
 80023c8:	fffffbed 	.word	0xfffffbed

080023cc <__aeabi_i2d>:
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d016      	beq.n	8002400 <__aeabi_i2d+0x34>
 80023d2:	17c3      	asrs	r3, r0, #31
 80023d4:	18c5      	adds	r5, r0, r3
 80023d6:	405d      	eors	r5, r3
 80023d8:	0fc4      	lsrs	r4, r0, #31
 80023da:	0028      	movs	r0, r5
 80023dc:	f7fe f864 	bl	80004a8 <__clzsi2>
 80023e0:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <__aeabi_i2d+0x58>)
 80023e2:	1a1b      	subs	r3, r3, r0
 80023e4:	055b      	lsls	r3, r3, #21
 80023e6:	0d5b      	lsrs	r3, r3, #21
 80023e8:	280a      	cmp	r0, #10
 80023ea:	dc14      	bgt.n	8002416 <__aeabi_i2d+0x4a>
 80023ec:	0002      	movs	r2, r0
 80023ee:	002e      	movs	r6, r5
 80023f0:	3215      	adds	r2, #21
 80023f2:	4096      	lsls	r6, r2
 80023f4:	220b      	movs	r2, #11
 80023f6:	1a12      	subs	r2, r2, r0
 80023f8:	40d5      	lsrs	r5, r2
 80023fa:	032d      	lsls	r5, r5, #12
 80023fc:	0b2d      	lsrs	r5, r5, #12
 80023fe:	e003      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002400:	2400      	movs	r4, #0
 8002402:	2300      	movs	r3, #0
 8002404:	2500      	movs	r5, #0
 8002406:	2600      	movs	r6, #0
 8002408:	051b      	lsls	r3, r3, #20
 800240a:	432b      	orrs	r3, r5
 800240c:	07e4      	lsls	r4, r4, #31
 800240e:	4323      	orrs	r3, r4
 8002410:	0030      	movs	r0, r6
 8002412:	0019      	movs	r1, r3
 8002414:	bd70      	pop	{r4, r5, r6, pc}
 8002416:	380b      	subs	r0, #11
 8002418:	4085      	lsls	r5, r0
 800241a:	032d      	lsls	r5, r5, #12
 800241c:	2600      	movs	r6, #0
 800241e:	0b2d      	lsrs	r5, r5, #12
 8002420:	e7f2      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	0000041e 	.word	0x0000041e

08002428 <__aeabi_ui2d>:
 8002428:	b510      	push	{r4, lr}
 800242a:	1e04      	subs	r4, r0, #0
 800242c:	d010      	beq.n	8002450 <__aeabi_ui2d+0x28>
 800242e:	f7fe f83b 	bl	80004a8 <__clzsi2>
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <__aeabi_ui2d+0x44>)
 8002434:	1a1b      	subs	r3, r3, r0
 8002436:	055b      	lsls	r3, r3, #21
 8002438:	0d5b      	lsrs	r3, r3, #21
 800243a:	280a      	cmp	r0, #10
 800243c:	dc0f      	bgt.n	800245e <__aeabi_ui2d+0x36>
 800243e:	220b      	movs	r2, #11
 8002440:	0021      	movs	r1, r4
 8002442:	1a12      	subs	r2, r2, r0
 8002444:	40d1      	lsrs	r1, r2
 8002446:	3015      	adds	r0, #21
 8002448:	030a      	lsls	r2, r1, #12
 800244a:	4084      	lsls	r4, r0
 800244c:	0b12      	lsrs	r2, r2, #12
 800244e:	e001      	b.n	8002454 <__aeabi_ui2d+0x2c>
 8002450:	2300      	movs	r3, #0
 8002452:	2200      	movs	r2, #0
 8002454:	051b      	lsls	r3, r3, #20
 8002456:	4313      	orrs	r3, r2
 8002458:	0020      	movs	r0, r4
 800245a:	0019      	movs	r1, r3
 800245c:	bd10      	pop	{r4, pc}
 800245e:	0022      	movs	r2, r4
 8002460:	380b      	subs	r0, #11
 8002462:	4082      	lsls	r2, r0
 8002464:	0312      	lsls	r2, r2, #12
 8002466:	2400      	movs	r4, #0
 8002468:	0b12      	lsrs	r2, r2, #12
 800246a:	e7f3      	b.n	8002454 <__aeabi_ui2d+0x2c>
 800246c:	0000041e 	.word	0x0000041e

08002470 <__clzdi2>:
 8002470:	b510      	push	{r4, lr}
 8002472:	2900      	cmp	r1, #0
 8002474:	d103      	bne.n	800247e <__clzdi2+0xe>
 8002476:	f7fe f817 	bl	80004a8 <__clzsi2>
 800247a:	3020      	adds	r0, #32
 800247c:	e002      	b.n	8002484 <__clzdi2+0x14>
 800247e:	0008      	movs	r0, r1
 8002480:	f7fe f812 	bl	80004a8 <__clzsi2>
 8002484:	bd10      	pop	{r4, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)

08002488 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2201      	movs	r2, #1
 8002496:	4013      	ands	r3, r2
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b002      	add	sp, #8
 80024a8:	bd80      	pop	{r7, pc}

080024aa <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2202      	movs	r2, #2
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d101      	bne.n	80024c2 <LL_SPI_IsActiveFlag_TXE+0x18>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}

080024cc <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	330c      	adds	r3, #12
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	b2db      	uxtb	r3, r3
}
 80024dc:	0018      	movs	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	000a      	movs	r2, r1
 80024ee:	1cfb      	adds	r3, r7, #3
 80024f0:	701a      	strb	r2, [r3, #0]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	330c      	adds	r3, #12
 80024f6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1cfa      	adds	r2, r7, #3
 80024fc:	7812      	ldrb	r2, [r2, #0]
 80024fe:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002500:	46c0      	nop			@ (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b004      	add	sp, #16
 8002506:	bd80      	pop	{r7, pc}

08002508 <spi_select_slave>:
 * @brief True if we've set the RTC from the cloud time
 */
// bool timeSet = false;

static inline void spi_select_slave(bool select)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	0002      	movs	r2, r0
 8002510:	1dfb      	adds	r3, r7, #7
 8002512:	701a      	strb	r2, [r3, #0]
    if (select)
 8002514:	1dfb      	adds	r3, r7, #7
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <spi_select_slave+0x1e>
    {
        RTC_H();
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <spi_select_slave+0x30>)
 800251e:	2280      	movs	r2, #128	@ 0x80
 8002520:	01d2      	lsls	r2, r2, #7
 8002522:	619a      	str	r2, [r3, #24]
    }
    else
    {
        RTC_L();
    }
}
 8002524:	e003      	b.n	800252e <spi_select_slave+0x26>
        RTC_L();
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <spi_select_slave+0x30>)
 8002528:	2280      	movs	r2, #128	@ 0x80
 800252a:	05d2      	lsls	r2, r2, #23
 800252c:	619a      	str	r2, [r3, #24]
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b002      	add	sp, #8
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	50000400 	.word	0x50000400

0800253c <resetConfig>:

    return (value & REG_OSC_STATUS_OMODE) != 0;
}

bool resetConfig(uint32_t flags)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
    printf("resetConfig(0x%08lx)\n", flags);
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	4b3f      	ldr	r3, [pc, #252]	@ (8002644 <resetConfig+0x108>)
 8002548:	0011      	movs	r1, r2
 800254a:	0018      	movs	r0, r3
 800254c:	f003 f868 	bl	8005620 <printf_>

    // Reset configuration registers to default values
    write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 8002550:	230f      	movs	r3, #15
 8002552:	2200      	movs	r2, #0
 8002554:	0011      	movs	r1, r2
 8002556:	0018      	movs	r0, r3
 8002558:	f000 fc56 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_CTRL_1, REG_CTRL_1_DEFAULT);
 800255c:	2310      	movs	r3, #16
 800255e:	2212      	movs	r2, #18
 8002560:	0011      	movs	r1, r2
 8002562:	0018      	movs	r0, r3
 8002564:	f000 fc50 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_CTRL_2, REG_CTRL_2_DEFAULT);
 8002568:	2311      	movs	r3, #17
 800256a:	223c      	movs	r2, #60	@ 0x3c
 800256c:	0011      	movs	r1, r2
 800256e:	0018      	movs	r0, r3
 8002570:	f000 fc4a 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_INT_MASK, REG_INT_MASK_DEFAULT);
 8002574:	2312      	movs	r3, #18
 8002576:	22e0      	movs	r2, #224	@ 0xe0
 8002578:	0011      	movs	r1, r2
 800257a:	0018      	movs	r0, r3
 800257c:	f000 fc44 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_SQW, REG_SQW_DEFAULT);
 8002580:	2313      	movs	r3, #19
 8002582:	2226      	movs	r2, #38	@ 0x26
 8002584:	0011      	movs	r1, r2
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fc3e 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_DEFAULT);
 800258c:	2317      	movs	r3, #23
 800258e:	2200      	movs	r2, #0
 8002590:	0011      	movs	r1, r2
 8002592:	0018      	movs	r0, r3
 8002594:	f000 fc38 	bl	8002e08 <write_rtc_register>

    if ((flags & RESET_PRESERVE_REPEATING_TIMER) != 0)
 8002598:	2201      	movs	r2, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4013      	ands	r3, r2
 800259e:	d010      	beq.n	80025c2 <resetConfig+0x86>
    {
        maskRegister(REG_TIMER_CTRL, ~REG_TIMER_CTRL_RPT_MASK, REG_TIMER_CTRL_DEFAULT & ~REG_TIMER_CTRL_RPT_MASK, false);
 80025a0:	2018      	movs	r0, #24
 80025a2:	231c      	movs	r3, #28
 80025a4:	43db      	mvns	r3, r3
 80025a6:	b2d9      	uxtb	r1, r3
 80025a8:	231c      	movs	r3, #28
 80025aa:	b25b      	sxtb	r3, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	2223      	movs	r2, #35	@ 0x23
 80025b2:	b252      	sxtb	r2, r2
 80025b4:	4013      	ands	r3, r2
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	f000 fa56 	bl	8002a6c <maskRegister>
 80025c0:	e005      	b.n	80025ce <resetConfig+0x92>
    }
    else
    {
        write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 80025c2:	2318      	movs	r3, #24
 80025c4:	2223      	movs	r2, #35	@ 0x23
 80025c6:	0011      	movs	r1, r2
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 fc1d 	bl	8002e08 <write_rtc_register>
    }

    write_rtc_register(REG_TIMER, REG_TIMER_DEFAULT);
 80025ce:	2319      	movs	r3, #25
 80025d0:	2200      	movs	r2, #0
 80025d2:	0011      	movs	r1, r2
 80025d4:	0018      	movs	r0, r3
 80025d6:	f000 fc17 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_TIMER_INITIAL, REG_TIMER_INITIAL_DEFAULT);
 80025da:	231a      	movs	r3, #26
 80025dc:	2200      	movs	r2, #0
 80025de:	0011      	movs	r1, r2
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 fc11 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_WDT, REG_WDT_DEFAULT);
 80025e6:	231b      	movs	r3, #27
 80025e8:	2200      	movs	r2, #0
 80025ea:	0011      	movs	r1, r2
 80025ec:	0018      	movs	r0, r3
 80025ee:	f000 fc0b 	bl	8002e08 <write_rtc_register>

    uint8_t oscCtrl = REG_OSC_CTRL_DEFAULT;
 80025f2:	200f      	movs	r0, #15
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]
    if ((flags & RESET_DISABLE_XT) != 0)
 80025fa:	2202      	movs	r2, #2
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4013      	ands	r3, r2
 8002600:	d008      	beq.n	8002614 <resetConfig+0xd8>
    {
        // If disabling XT oscillator, set OSEL to 1 (RC oscillator)
        // Also enable FOS so if the XT oscillator fails, it will switch to RC (just in case)
        // and ACAL to 0 (however REG_OSC_CTRL_DEFAULT already sets ACAL to 0)
        oscCtrl |= REG_OSC_CTRL_OSEL | REG_OSC_CTRL_FOS;
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	2308      	movs	r3, #8
 8002606:	4313      	orrs	r3, r2
 8002608:	b2d9      	uxtb	r1, r3
 800260a:	183b      	adds	r3, r7, r0
 800260c:	183a      	adds	r2, r7, r0
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	701a      	strb	r2, [r3, #0]
    }
    // write_rtc_register(REG_OSC_CTRL, oscCtrl);
    // write_rtc_register(REG_TRICKLE, REG_TRICKLE_DEFAULT);
    write_rtc_register(REG_BREF_CTRL, REG_BREF_CTRL_DEFAULT);
 8002614:	2321      	movs	r3, #33	@ 0x21
 8002616:	22f0      	movs	r2, #240	@ 0xf0
 8002618:	0011      	movs	r1, r2
 800261a:	0018      	movs	r0, r3
 800261c:	f000 fbf4 	bl	8002e08 <write_rtc_register>
    write_rtc_register(REG_AFCTRL, REG_AFCTRL_DEFAULT);
 8002620:	2326      	movs	r3, #38	@ 0x26
 8002622:	2200      	movs	r2, #0
 8002624:	0011      	movs	r1, r2
 8002626:	0018      	movs	r0, r3
 8002628:	f000 fbee 	bl	8002e08 <write_rtc_register>
    // write_rtc_register(REG_BATMODE_IO, REG_BATMODE_IO_DEFAULT);
    write_rtc_register(REG_OCTRL, REG_OCTRL_DEFAULT);
 800262c:	2330      	movs	r3, #48	@ 0x30
 800262e:	2200      	movs	r2, #0
 8002630:	0011      	movs	r1, r2
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fbe8 	bl	8002e08 <write_rtc_register>

    return true;
 8002638:	2301      	movs	r3, #1
}
 800263a:	0018      	movs	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	b004      	add	sp, #16
 8002640:	bd80      	pop	{r7, pc}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	0800db7c 	.word	0x0800db7c

08002648 <setWDT>:

    return true;
}

bool setWDT(int seconds)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    bool bResult = false;
 8002650:	230f      	movs	r3, #15
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
    // printf("setWDT %d\n", seconds);

    if (seconds < 0)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	da02      	bge.n	8002664 <setWDT+0x1c>
    {
        seconds = watchdogSecs;
 800265e:	4b2d      	ldr	r3, [pc, #180]	@ (8002714 <setWDT+0xcc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	607b      	str	r3, [r7, #4]
    }

    if (seconds == 0)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d112      	bne.n	8002690 <setWDT+0x48>
    {
        // Disable WDT
        bResult = write_rtc_register(REG_WDT, 0x00);
 800266a:	231b      	movs	r3, #27
 800266c:	2100      	movs	r1, #0
 800266e:	0018      	movs	r0, r3
 8002670:	f000 fbca 	bl	8002e08 <write_rtc_register>
 8002674:	0003      	movs	r3, r0
 8002676:	001a      	movs	r2, r3
 8002678:	230f      	movs	r3, #15
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	1e51      	subs	r1, r2, #1
 800267e:	418a      	sbcs	r2, r1
 8002680:	701a      	strb	r2, [r3, #0]

        watchdogSecs = 0;
 8002682:	4b24      	ldr	r3, [pc, #144]	@ (8002714 <setWDT+0xcc>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
        watchdogUpdatePeriod = 0;
 8002688:	4b23      	ldr	r3, [pc, #140]	@ (8002718 <setWDT+0xd0>)
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e03a      	b.n	8002706 <setWDT+0xbe>
    }
    else
    {
        // Use 1/4 Hz clock
        int fourSecs = seconds / 4;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	da00      	bge.n	8002698 <setWDT+0x50>
 8002696:	3303      	adds	r3, #3
 8002698:	109b      	asrs	r3, r3, #2
 800269a:	60bb      	str	r3, [r7, #8]
        if (fourSecs < 1)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	dc01      	bgt.n	80026a6 <setWDT+0x5e>
        {
            fourSecs = 1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	60bb      	str	r3, [r7, #8]
        }
        if (fourSecs > 31)
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b1f      	cmp	r3, #31
 80026aa:	dd01      	ble.n	80026b0 <setWDT+0x68>
        {
            fourSecs = 31;
 80026ac:	231f      	movs	r3, #31
 80026ae:	60bb      	str	r3, [r7, #8]
        }
        bResult = write_rtc_register(REG_WDT, REG_WDT_RESET | (fourSecs << 2) | REG_WDT_WRB_1_4_HZ);
 80026b0:	201b      	movs	r0, #27
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	b25a      	sxtb	r2, r3
 80026b8:	2380      	movs	r3, #128	@ 0x80
 80026ba:	b25b      	sxtb	r3, r3
 80026bc:	4313      	orrs	r3, r2
 80026be:	b25a      	sxtb	r2, r3
 80026c0:	2303      	movs	r3, #3
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	4313      	orrs	r3, r2
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	0019      	movs	r1, r3
 80026cc:	f000 fb9c 	bl	8002e08 <write_rtc_register>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	200f      	movs	r0, #15
 80026d6:	183b      	adds	r3, r7, r0
 80026d8:	1e51      	subs	r1, r2, #1
 80026da:	418a      	sbcs	r2, r1
 80026dc:	701a      	strb	r2, [r3, #0]

        printf("watchdog set fourSecs=%d bResult=%d\n", fourSecs, bResult);
 80026de:	183b      	adds	r3, r7, r0
 80026e0:	781a      	ldrb	r2, [r3, #0]
 80026e2:	68b9      	ldr	r1, [r7, #8]
 80026e4:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <setWDT+0xd4>)
 80026e6:	0018      	movs	r0, r3
 80026e8:	f002 ff9a 	bl	8005620 <printf_>

        watchdogSecs = seconds;
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <setWDT+0xcc>)
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	601a      	str	r2, [r3, #0]

        // Update watchdog half way through period
        watchdogUpdatePeriod = (fourSecs * 2000);
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	0013      	movs	r3, r2
 80026f6:	015b      	lsls	r3, r3, #5
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	189b      	adds	r3, r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	001a      	movs	r2, r3
 8002702:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <setWDT+0xd0>)
 8002704:	601a      	str	r2, [r3, #0]
    }

    return bResult;
 8002706:	230f      	movs	r3, #15
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	781b      	ldrb	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}
 8002714:	200001f4 	.word	0x200001f4
 8002718:	200001f8 	.word	0x200001f8
 800271c:	0800dbdc 	.word	0x0800dbdc

08002720 <deepPowerDown>:

    return true;
}

bool deepPowerDown(int seconds)
{
 8002720:	b5b0      	push	{r4, r5, r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    const char *errorMsg = "failure in deepPowerDown %d\n";
 8002728:	4b6f      	ldr	r3, [pc, #444]	@ (80028e8 <deepPowerDown+0x1c8>)
 800272a:	617b      	str	r3, [r7, #20]
    bool bResult;

    printf("deepPowerDown %d\n", seconds);
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4b6f      	ldr	r3, [pc, #444]	@ (80028ec <deepPowerDown+0x1cc>)
 8002730:	0011      	movs	r1, r2
 8002732:	0018      	movs	r0, r3
 8002734:	f002 ff74 	bl	8005620 <printf_>

    // Disable watchdog
    bResult = setWDT(0);
 8002738:	2513      	movs	r5, #19
 800273a:	197c      	adds	r4, r7, r5
 800273c:	2000      	movs	r0, #0
 800273e:	f7ff ff83 	bl	8002648 <setWDT>
 8002742:	0003      	movs	r3, r0
 8002744:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002746:	197b      	adds	r3, r7, r5
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2201      	movs	r2, #1
 800274c:	4053      	eors	r3, r2
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d009      	beq.n	8002768 <deepPowerDown+0x48>
    {
        printf(errorMsg, __LINE__);
 8002754:	2346      	movs	r3, #70	@ 0x46
 8002756:	33ff      	adds	r3, #255	@ 0xff
 8002758:	001a      	movs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	0011      	movs	r1, r2
 800275e:	0018      	movs	r0, r3
 8002760:	f002 ff5e 	bl	8005620 <printf_>
        return false;
 8002764:	2300      	movs	r3, #0
 8002766:	e0ba      	b.n	80028de <deepPowerDown+0x1be>
    }

    bResult = setCountdownTimer(seconds, false);
 8002768:	2513      	movs	r5, #19
 800276a:	197c      	adds	r4, r7, r5
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2100      	movs	r1, #0
 8002770:	0018      	movs	r0, r3
 8002772:	f000 f8c1 	bl	80028f8 <setCountdownTimer>
 8002776:	0003      	movs	r3, r0
 8002778:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 800277a:	197b      	adds	r3, r7, r5
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4053      	eors	r3, r2
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <deepPowerDown+0x7a>
    {
        printf(errorMsg, __LINE__);
 8002788:	23a6      	movs	r3, #166	@ 0xa6
 800278a:	005a      	lsls	r2, r3, #1
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f002 ff45 	bl	8005620 <printf_>
        return false;
 8002796:	2300      	movs	r3, #0
 8002798:	e0a1      	b.n	80028de <deepPowerDown+0x1be>
    }

    // Make sure STOP (stop clocking system is 0, otherwise sleep mode cannot be entered)
    // PWR2 = 1 (low resistance power switch)
    // (also would probably work with PWR2 = 0, as nIRQ2 should be high-true for sleep mode)
    bResult = maskRegister(REG_CTRL_1, (uint8_t) ~(REG_CTRL_1_STOP | REG_CTRL_1_RSP), REG_CTRL_1_PWR2, 0);
 800279a:	2010      	movs	r0, #16
 800279c:	2280      	movs	r2, #128	@ 0x80
 800279e:	2308      	movs	r3, #8
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	b2d9      	uxtb	r1, r3
 80027a8:	2202      	movs	r2, #2
 80027aa:	2513      	movs	r5, #19
 80027ac:	197c      	adds	r4, r7, r5
 80027ae:	2300      	movs	r3, #0
 80027b0:	f000 f95c 	bl	8002a6c <maskRegister>
 80027b4:	0003      	movs	r3, r0
 80027b6:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027b8:	197b      	adds	r3, r7, r5
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4053      	eors	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <deepPowerDown+0xb8>
    {
        printf(errorMsg, __LINE__);
 80027c6:	23ab      	movs	r3, #171	@ 0xab
 80027c8:	005a      	lsls	r2, r3, #1
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	0011      	movs	r1, r2
 80027ce:	0018      	movs	r0, r3
 80027d0:	f002 ff26 	bl	8005620 <printf_>
        return false;
 80027d4:	2300      	movs	r3, #0
 80027d6:	e082      	b.n	80028de <deepPowerDown+0x1be>
    }

    // Disable the I/O interface in sleep
    bResult = setRegisterBit(REG_OSC_CTRL, REG_OSC_CTRL_PWGT, 0);
 80027d8:	231c      	movs	r3, #28
 80027da:	2104      	movs	r1, #4
 80027dc:	2513      	movs	r5, #19
 80027de:	197c      	adds	r4, r7, r5
 80027e0:	2200      	movs	r2, #0
 80027e2:	0018      	movs	r0, r3
 80027e4:	f000 f9a2 	bl	8002b2c <setRegisterBit>
 80027e8:	0003      	movs	r3, r0
 80027ea:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027ec:	197b      	adds	r3, r7, r5
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2201      	movs	r2, #1
 80027f2:	4053      	eors	r3, r2
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <deepPowerDown+0xec>
    {
        printf(errorMsg, __LINE__);
 80027fa:	23af      	movs	r3, #175	@ 0xaf
 80027fc:	005a      	lsls	r2, r3, #1
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	0011      	movs	r1, r2
 8002802:	0018      	movs	r0, r3
 8002804:	f002 ff0c 	bl	8005620 <printf_>
        return false;
 8002808:	2300      	movs	r3, #0
 800280a:	e068      	b.n	80028de <deepPowerDown+0x1be>
    }

    // OUT2S = 6 to enable sleep mode
    bResult = maskRegister(REG_CTRL_2, (uint8_t)~REG_CTRL_2_OUT2S_MASK, REG_CTRL_2_OUT2S_SLEEP, 0);
 800280c:	2011      	movs	r0, #17
 800280e:	231c      	movs	r3, #28
 8002810:	43db      	mvns	r3, r3
 8002812:	b2d9      	uxtb	r1, r3
 8002814:	2218      	movs	r2, #24
 8002816:	2513      	movs	r5, #19
 8002818:	197c      	adds	r4, r7, r5
 800281a:	2300      	movs	r3, #0
 800281c:	f000 f926 	bl	8002a6c <maskRegister>
 8002820:	0003      	movs	r3, r0
 8002822:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002824:	197b      	adds	r3, r7, r5
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2201      	movs	r2, #1
 800282a:	4053      	eors	r3, r2
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d008      	beq.n	8002844 <deepPowerDown+0x124>
    {
        printf(errorMsg, __LINE__);
 8002832:	23b3      	movs	r3, #179	@ 0xb3
 8002834:	005a      	lsls	r2, r3, #1
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	0011      	movs	r1, r2
 800283a:	0018      	movs	r0, r3
 800283c:	f002 fef0 	bl	8005620 <printf_>
        return false;
 8002840:	2300      	movs	r3, #0
 8002842:	e04c      	b.n	80028de <deepPowerDown+0x1be>
    }
    hex_dump();
 8002844:	f000 fb1c 	bl	8002e80 <hex_dump>
    HAL_Delay(1);
 8002848:	2001      	movs	r0, #1
 800284a:	f003 fa97 	bl	8005d7c <HAL_Delay>
    // Enter sleep mode
    bResult = write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_SLP | REG_SLEEP_CTRL_SLRES); // REG_SLEEP_CTRL_SLP | 0x01
 800284e:	2017      	movs	r0, #23
 8002850:	2280      	movs	r2, #128	@ 0x80
 8002852:	2340      	movs	r3, #64	@ 0x40
 8002854:	4313      	orrs	r3, r2
 8002856:	b2db      	uxtb	r3, r3
 8002858:	0019      	movs	r1, r3
 800285a:	f000 fad5 	bl	8002e08 <write_rtc_register>
 800285e:	0003      	movs	r3, r0
 8002860:	001a      	movs	r2, r3
 8002862:	2013      	movs	r0, #19
 8002864:	183b      	adds	r3, r7, r0
 8002866:	1e51      	subs	r1, r2, #1
 8002868:	418a      	sbcs	r2, r1
 800286a:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 800286c:	183b      	adds	r3, r7, r0
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	2201      	movs	r2, #1
 8002872:	4053      	eors	r3, r2
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d009      	beq.n	800288e <deepPowerDown+0x16e>
    {
        printf(errorMsg, __LINE__);
 800287a:	2370      	movs	r3, #112	@ 0x70
 800287c:	33ff      	adds	r3, #255	@ 0xff
 800287e:	001a      	movs	r2, r3
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	0011      	movs	r1, r2
 8002884:	0018      	movs	r0, r3
 8002886:	f002 fecb 	bl	8005620 <printf_>
        return false;
 800288a:	2300      	movs	r3, #0
 800288c:	e027      	b.n	80028de <deepPowerDown+0x1be>
    }
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0xc2); // enable
    // _log.trace("delay in case we didn't power down");
    uint32_t start = HAL_GetTick();
 800288e:	f003 fa6b 	bl	8005d68 <HAL_GetTick>
 8002892:	0003      	movs	r3, r0
 8002894:	60fb      	str	r3, [r7, #12]
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 8002896:	e00f      	b.n	80028b8 <deepPowerDown+0x198>
    {
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 8002898:	2317      	movs	r3, #23
 800289a:	0018      	movs	r0, r3
 800289c:	f000 fa82 	bl	8002da4 <read_rtc_register>
 80028a0:	0003      	movs	r3, r0
 80028a2:	001a      	movs	r2, r3
 80028a4:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <deepPowerDown+0x1d0>)
 80028a6:	0011      	movs	r1, r2
 80028a8:	0018      	movs	r0, r3
 80028aa:	f002 feb9 	bl	8005620 <printf_>
        HAL_Delay(1000);
 80028ae:	23fa      	movs	r3, #250	@ 0xfa
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	0018      	movs	r0, r3
 80028b4:	f003 fa62 	bl	8005d7c <HAL_Delay>
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80028b8:	f003 fa56 	bl	8005d68 <HAL_GetTick>
 80028bc:	0002      	movs	r2, r0
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1ad1      	subs	r1, r2, r3
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	0013      	movs	r3, r2
 80028c6:	015b      	lsls	r3, r3, #5
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	189b      	adds	r3, r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	4299      	cmp	r1, r3
 80028d2:	d3e1      	bcc.n	8002898 <deepPowerDown+0x178>
    }

    printf("didn't power down\n");
 80028d4:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <deepPowerDown+0x1d4>)
 80028d6:	0018      	movs	r0, r3
 80028d8:	f002 fea2 	bl	8005620 <printf_>

    return true;
 80028dc:	2301      	movs	r3, #1
}
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b006      	add	sp, #24
 80028e4:	bdb0      	pop	{r4, r5, r7, pc}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	0800dc54 	.word	0x0800dc54
 80028ec:	0800dc74 	.word	0x0800dc74
 80028f0:	0800dc88 	.word	0x0800dc88
 80028f4:	0800dca0 	.word	0x0800dca0

080028f8 <setCountdownTimer>:

bool setCountdownTimer(int value, bool minutes)
{
 80028f8:	b5b0      	push	{r4, r5, r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	000a      	movs	r2, r1
 8002902:	1cfb      	adds	r3, r7, #3
 8002904:	701a      	strb	r2, [r3, #0]
    const char *errorMsg = "failure in setCountdownTimer %d\n";
 8002906:	4b58      	ldr	r3, [pc, #352]	@ (8002a68 <setCountdownTimer+0x170>)
 8002908:	60fb      	str	r3, [r7, #12]
    bool bResult;

    // Clear any pending interrupts
    bResult = write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 800290a:	230f      	movs	r3, #15
 800290c:	2200      	movs	r2, #0
 800290e:	0011      	movs	r1, r2
 8002910:	0018      	movs	r0, r3
 8002912:	f000 fa79 	bl	8002e08 <write_rtc_register>
 8002916:	0003      	movs	r3, r0
 8002918:	001a      	movs	r2, r3
 800291a:	200b      	movs	r0, #11
 800291c:	183b      	adds	r3, r7, r0
 800291e:	1e51      	subs	r1, r2, #1
 8002920:	418a      	sbcs	r2, r1
 8002922:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002924:	183b      	adds	r3, r7, r0
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2201      	movs	r2, #1
 800292a:	4053      	eors	r3, r2
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <setCountdownTimer+0x4e>
    {
        printf(errorMsg, __LINE__);
 8002932:	238a      	movs	r3, #138	@ 0x8a
 8002934:	33ff      	adds	r3, #255	@ 0xff
 8002936:	001a      	movs	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	0011      	movs	r1, r2
 800293c:	0018      	movs	r0, r3
 800293e:	f002 fe6f 	bl	8005620 <printf_>
        return false;
 8002942:	2300      	movs	r3, #0
 8002944:	e08c      	b.n	8002a60 <setCountdownTimer+0x168>
    }

    // Stop countdown timer if already running since it can't be set while running
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 8002946:	2318      	movs	r3, #24
 8002948:	2223      	movs	r2, #35	@ 0x23
 800294a:	0011      	movs	r1, r2
 800294c:	0018      	movs	r0, r3
 800294e:	f000 fa5b 	bl	8002e08 <write_rtc_register>
 8002952:	0003      	movs	r3, r0
 8002954:	001a      	movs	r2, r3
 8002956:	200b      	movs	r0, #11
 8002958:	183b      	adds	r3, r7, r0
 800295a:	1e51      	subs	r1, r2, #1
 800295c:	418a      	sbcs	r2, r1
 800295e:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002960:	183b      	adds	r3, r7, r0
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2201      	movs	r2, #1
 8002966:	4053      	eors	r3, r2
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d009      	beq.n	8002982 <setCountdownTimer+0x8a>
    {
        printf(errorMsg, __LINE__);
 800296e:	2392      	movs	r3, #146	@ 0x92
 8002970:	33ff      	adds	r3, #255	@ 0xff
 8002972:	001a      	movs	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	0011      	movs	r1, r2
 8002978:	0018      	movs	r0, r3
 800297a:	f002 fe51 	bl	8005620 <printf_>
        return false;
 800297e:	2300      	movs	r3, #0
 8002980:	e06e      	b.n	8002a60 <setCountdownTimer+0x168>
    }

    // Set countdown timer duration
    if (value < 1)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b00      	cmp	r3, #0
 8002986:	dc01      	bgt.n	800298c <setCountdownTimer+0x94>
    {
        value = 1;
 8002988:	2301      	movs	r3, #1
 800298a:	607b      	str	r3, [r7, #4]
    }
    if (value > 255)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2bff      	cmp	r3, #255	@ 0xff
 8002990:	dd01      	ble.n	8002996 <setCountdownTimer+0x9e>
    {
        value = 255;
 8002992:	23ff      	movs	r3, #255	@ 0xff
 8002994:	607b      	str	r3, [r7, #4]
    }
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 8002996:	2219      	movs	r2, #25
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	0019      	movs	r1, r3
 800299e:	0010      	movs	r0, r2
 80029a0:	f000 fa32 	bl	8002e08 <write_rtc_register>
 80029a4:	0003      	movs	r3, r0
 80029a6:	001a      	movs	r2, r3
 80029a8:	200b      	movs	r0, #11
 80029aa:	183b      	adds	r3, r7, r0
 80029ac:	1e51      	subs	r1, r2, #1
 80029ae:	418a      	sbcs	r2, r1
 80029b0:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80029b2:	183b      	adds	r3, r7, r0
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2201      	movs	r2, #1
 80029b8:	4053      	eors	r3, r2
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d009      	beq.n	80029d4 <setCountdownTimer+0xdc>
    {
        printf(errorMsg, __LINE__);
 80029c0:	23a2      	movs	r3, #162	@ 0xa2
 80029c2:	33ff      	adds	r3, #255	@ 0xff
 80029c4:	001a      	movs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	0011      	movs	r1, r2
 80029ca:	0018      	movs	r0, r3
 80029cc:	f002 fe28 	bl	8005620 <printf_>
        return false;
 80029d0:	2300      	movs	r3, #0
 80029d2:	e045      	b.n	8002a60 <setCountdownTimer+0x168>
    }

    // Enable countdown timer interrupt (TIE = 1) in IntMask
    bResult = setRegisterBit(REG_INT_MASK, REG_INT_MASK_TIE, 0);
 80029d4:	2312      	movs	r3, #18
 80029d6:	2108      	movs	r1, #8
 80029d8:	250b      	movs	r5, #11
 80029da:	197c      	adds	r4, r7, r5
 80029dc:	2200      	movs	r2, #0
 80029de:	0018      	movs	r0, r3
 80029e0:	f000 f8a4 	bl	8002b2c <setRegisterBit>
 80029e4:	0003      	movs	r3, r0
 80029e6:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80029e8:	197b      	adds	r3, r7, r5
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2201      	movs	r2, #1
 80029ee:	4053      	eors	r3, r2
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d009      	beq.n	8002a0a <setCountdownTimer+0x112>
    {
        printf(errorMsg, __LINE__);
 80029f6:	23aa      	movs	r3, #170	@ 0xaa
 80029f8:	33ff      	adds	r3, #255	@ 0xff
 80029fa:	001a      	movs	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	0011      	movs	r1, r2
 8002a00:	0018      	movs	r0, r3
 8002a02:	f002 fe0d 	bl	8005620 <printf_>
        return false;
 8002a06:	2300      	movs	r3, #0
 8002a08:	e02a      	b.n	8002a60 <setCountdownTimer+0x168>
    }

    // Set the TFS frequency to 1/60 Hz for minutes or 1 Hz for seconds
    uint8_t tfs = (minutes ? REG_TIMER_CTRL_TFS_1_60 : REG_TIMER_CTRL_TFS_1);
 8002a0a:	1cfb      	adds	r3, r7, #3
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <setCountdownTimer+0x11e>
 8002a12:	2203      	movs	r2, #3
 8002a14:	e000      	b.n	8002a18 <setCountdownTimer+0x120>
 8002a16:	2202      	movs	r2, #2
 8002a18:	210a      	movs	r1, #10
 8002a1a:	187b      	adds	r3, r7, r1
 8002a1c:	701a      	strb	r2, [r3, #0]

    // Enable countdown timer (TE = 1) in countdown timer control register
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_TE | tfs);
 8002a1e:	2018      	movs	r0, #24
 8002a20:	2280      	movs	r2, #128	@ 0x80
 8002a22:	187b      	adds	r3, r7, r1
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	f000 f9ec 	bl	8002e08 <write_rtc_register>
 8002a30:	0003      	movs	r3, r0
 8002a32:	001a      	movs	r2, r3
 8002a34:	200b      	movs	r0, #11
 8002a36:	183b      	adds	r3, r7, r0
 8002a38:	1e51      	subs	r1, r2, #1
 8002a3a:	418a      	sbcs	r2, r1
 8002a3c:	701a      	strb	r2, [r3, #0]
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0x42); // 0xc2

    if (!bResult)
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2201      	movs	r2, #1
 8002a44:	4053      	eors	r3, r2
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d008      	beq.n	8002a5e <setCountdownTimer+0x166>
    {
        printf(errorMsg, __LINE__);
 8002a4c:	23db      	movs	r3, #219	@ 0xdb
 8002a4e:	005a      	lsls	r2, r3, #1
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	0011      	movs	r1, r2
 8002a54:	0018      	movs	r0, r3
 8002a56:	f002 fde3 	bl	8005620 <printf_>
        return false;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e000      	b.n	8002a60 <setCountdownTimer+0x168>
    }

    return true;
 8002a5e:	2301      	movs	r3, #1
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b004      	add	sp, #16
 8002a66:	bdb0      	pop	{r4, r5, r7, pc}
 8002a68:	0800dcb4 	.word	0x0800dcb4

08002a6c <maskRegister>:

bool maskRegister(uint8_t regAddr, uint8_t andValue, uint8_t orValue, bool lock)
{
 8002a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	0005      	movs	r5, r0
 8002a74:	000c      	movs	r4, r1
 8002a76:	0010      	movs	r0, r2
 8002a78:	0019      	movs	r1, r3
 8002a7a:	1dfb      	adds	r3, r7, #7
 8002a7c:	1c2a      	adds	r2, r5, #0
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	1dbb      	adds	r3, r7, #6
 8002a82:	1c22      	adds	r2, r4, #0
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	1d7b      	adds	r3, r7, #5
 8002a88:	1c02      	adds	r2, r0, #0
 8002a8a:	701a      	strb	r2, [r3, #0]
 8002a8c:	1d3b      	adds	r3, r7, #4
 8002a8e:	1c0a      	adds	r2, r1, #0
 8002a90:	701a      	strb	r2, [r3, #0]
    bool bResult = false;
 8002a92:	250f      	movs	r5, #15
 8002a94:	197b      	adds	r3, r7, r5
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]

    uint8_t value;

    value = read_rtc_register(regAddr);
 8002a9a:	260e      	movs	r6, #14
 8002a9c:	19bc      	adds	r4, r7, r6
 8002a9e:	1dfb      	adds	r3, r7, #7
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f000 f97e 	bl	8002da4 <read_rtc_register>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	7023      	strb	r3, [r4, #0]

    uint8_t newValue = (value & andValue) | orValue;
 8002aac:	19bb      	adds	r3, r7, r6
 8002aae:	1dba      	adds	r2, r7, #6
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	7812      	ldrb	r2, [r2, #0]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	b2d9      	uxtb	r1, r3
 8002ab8:	200d      	movs	r0, #13
 8002aba:	183b      	adds	r3, r7, r0
 8002abc:	1d7a      	adds	r2, r7, #5
 8002abe:	7812      	ldrb	r2, [r2, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	701a      	strb	r2, [r3, #0]

    bResult = write_rtc_register(regAddr, newValue);
 8002ac4:	183b      	adds	r3, r7, r0
 8002ac6:	781a      	ldrb	r2, [r3, #0]
 8002ac8:	1dfb      	adds	r3, r7, #7
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	0011      	movs	r1, r2
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 f99a 	bl	8002e08 <write_rtc_register>
 8002ad4:	0003      	movs	r3, r0
 8002ad6:	001a      	movs	r2, r3
 8002ad8:	197b      	adds	r3, r7, r5
 8002ada:	1e51      	subs	r1, r2, #1
 8002adc:	418a      	sbcs	r2, r1
 8002ade:	701a      	strb	r2, [r3, #0]

    return bResult;
 8002ae0:	197b      	adds	r3, r7, r5
 8002ae2:	781b      	ldrb	r3, [r3, #0]
}
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b005      	add	sp, #20
 8002aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002aec <clearRegisterBit>:

    return bResult && ((value & bitMask) != 0);
}

bool clearRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002aec:	b590      	push	{r4, r7, lr}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	0004      	movs	r4, r0
 8002af4:	0008      	movs	r0, r1
 8002af6:	0011      	movs	r1, r2
 8002af8:	1dfb      	adds	r3, r7, #7
 8002afa:	1c22      	adds	r2, r4, #0
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	1dbb      	adds	r3, r7, #6
 8002b00:	1c02      	adds	r2, r0, #0
 8002b02:	701a      	strb	r2, [r3, #0]
 8002b04:	1d7b      	adds	r3, r7, #5
 8002b06:	1c0a      	adds	r2, r1, #0
 8002b08:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, ~bitMask, 0x00, lock);
 8002b0a:	1dbb      	adds	r3, r7, #6
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	b2d9      	uxtb	r1, r3
 8002b12:	1d7b      	adds	r3, r7, #5
 8002b14:	781a      	ldrb	r2, [r3, #0]
 8002b16:	1dfb      	adds	r3, r7, #7
 8002b18:	7818      	ldrb	r0, [r3, #0]
 8002b1a:	0013      	movs	r3, r2
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f7ff ffa5 	bl	8002a6c <maskRegister>
 8002b22:	0003      	movs	r3, r0
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b003      	add	sp, #12
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <setRegisterBit>:

bool setRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	0004      	movs	r4, r0
 8002b34:	0008      	movs	r0, r1
 8002b36:	0011      	movs	r1, r2
 8002b38:	1dfb      	adds	r3, r7, #7
 8002b3a:	1c22      	adds	r2, r4, #0
 8002b3c:	701a      	strb	r2, [r3, #0]
 8002b3e:	1dbb      	adds	r3, r7, #6
 8002b40:	1c02      	adds	r2, r0, #0
 8002b42:	701a      	strb	r2, [r3, #0]
 8002b44:	1d7b      	adds	r3, r7, #5
 8002b46:	1c0a      	adds	r2, r1, #0
 8002b48:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, 0xff, bitMask, lock);
 8002b4a:	1d7b      	adds	r3, r7, #5
 8002b4c:	7819      	ldrb	r1, [r3, #0]
 8002b4e:	1dbb      	adds	r3, r7, #6
 8002b50:	781a      	ldrb	r2, [r3, #0]
 8002b52:	1dfb      	adds	r3, r7, #7
 8002b54:	7818      	ldrb	r0, [r3, #0]
 8002b56:	000b      	movs	r3, r1
 8002b58:	21ff      	movs	r1, #255	@ 0xff
 8002b5a:	f7ff ff87 	bl	8002a6c <maskRegister>
 8002b5e:	0003      	movs	r3, r0
}
 8002b60:	0018      	movs	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b003      	add	sp, #12
 8002b66:	bd90      	pop	{r4, r7, pc}

08002b68 <readRam>:
    }
    return bResult;
}

bool readRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock)
{
 8002b68:	b5b0      	push	{r4, r5, r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	001a      	movs	r2, r3
 8002b76:	1cfb      	adds	r3, r7, #3
 8002b78:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002b7a:	231f      	movs	r3, #31
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	2201      	movs	r2, #1
 8002b80:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 8002b82:	f000 f9e7 	bl	8002f54 <utils_enter_critical_section>
 8002b86:	0003      	movs	r3, r0
 8002b88:	617b      	str	r3, [r7, #20]

    while (dataLen > 0)
 8002b8a:	e047      	b.n	8002c1c <readRam+0xb4>
    {
        size_t count = dataLen;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	61bb      	str	r3, [r7, #24]
        if (count > 32)
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d901      	bls.n	8002b9a <readRam+0x32>
        {
            // Too large for a single I2C operation
            count = 32;
 8002b96:	2320      	movs	r3, #32
 8002b98:	61bb      	str	r3, [r7, #24]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b9e:	d808      	bhi.n	8002bb2 <readRam+0x4a>
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	18d3      	adds	r3, r2, r3
 8002ba6:	2b80      	cmp	r3, #128	@ 0x80
 8002ba8:	d903      	bls.n	8002bb2 <readRam+0x4a>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2280      	movs	r2, #128	@ 0x80
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	61bb      	str	r3, [r7, #24]
        }
        if (ramAddr < 128)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bb6:	d806      	bhi.n	8002bc6 <readRam+0x5e>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bb8:	233f      	movs	r3, #63	@ 0x3f
 8002bba:	2104      	movs	r1, #4
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f7ff ff94 	bl	8002aec <clearRegisterBit>
 8002bc4:	e005      	b.n	8002bd2 <readRam+0x6a>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bc6:	233f      	movs	r3, #63	@ 0x3f
 8002bc8:	2104      	movs	r1, #4
 8002bca:	2200      	movs	r2, #0
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7ff ffad 	bl	8002b2c <setRegisterBit>
        }

        bResult = readRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count); // !!!!!!!!!
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	227f      	movs	r2, #127	@ 0x7f
 8002bd8:	4013      	ands	r3, r2
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2280      	movs	r2, #128	@ 0x80
 8002bde:	189b      	adds	r3, r3, r2
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	251f      	movs	r5, #31
 8002be8:	197c      	adds	r4, r7, r5
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	0018      	movs	r0, r3
 8002bee:	f000 f9cf 	bl	8002f90 <readRegisters>
 8002bf2:	0003      	movs	r3, r0
 8002bf4:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002bf6:	197b      	adds	r3, r7, r5
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	4053      	eors	r3, r2
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10f      	bne.n	8002c24 <readRam+0xbc>
        {
            break;
        }
        ramAddr += count;
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	18d3      	adds	r3, r2, r3
 8002c0a:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	607b      	str	r3, [r7, #4]
        data += count;
 8002c14:	68ba      	ldr	r2, [r7, #8]
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	18d3      	adds	r3, r2, r3
 8002c1a:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1b4      	bne.n	8002b8c <readRam+0x24>
 8002c22:	e000      	b.n	8002c26 <readRam+0xbe>
            break;
 8002c24:	46c0      	nop			@ (mov r8, r8)
    }

    utils_exit_critical_section(primask_bit);
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 f9a2 	bl	8002f72 <utils_exit_critical_section>

    return bResult;
 8002c2e:	231f      	movs	r3, #31
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	781b      	ldrb	r3, [r3, #0]
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b008      	add	sp, #32
 8002c3a:	bdb0      	pop	{r4, r5, r7, pc}

08002c3c <writeRam>:
 * @param data The buffer containing the data to write
 * @param dataLen The number of bytes to write
 * The dataLen can be larger than the maximum I2C write. Multiple writes will be done if necessary.
 */
bool writeRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock) // The initial values of the RAM locations are undefined.
{
 8002c3c:	b5b0      	push	{r4, r5, r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
 8002c48:	001a      	movs	r2, r3
 8002c4a:	1cfb      	adds	r3, r7, #3
 8002c4c:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002c4e:	2317      	movs	r3, #23
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]

    while (dataLen > 0)
 8002c56:	e047      	b.n	8002ce8 <writeRam+0xac>
    {
        size_t count = dataLen;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	613b      	str	r3, [r7, #16]
        if (count > 31)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	2b1f      	cmp	r3, #31
 8002c60:	d901      	bls.n	8002c66 <writeRam+0x2a>
        {
            // Too large for a single I2C operation
            count = 31;
 8002c62:	231f      	movs	r3, #31
 8002c64:	613b      	str	r3, [r7, #16]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c6a:	d808      	bhi.n	8002c7e <writeRam+0x42>
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	18d3      	adds	r3, r2, r3
 8002c72:	2b80      	cmp	r3, #128	@ 0x80
 8002c74:	d903      	bls.n	8002c7e <writeRam+0x42>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2280      	movs	r2, #128	@ 0x80
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	613b      	str	r3, [r7, #16]
        }
        if (ramAddr < 128)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c82:	d806      	bhi.n	8002c92 <writeRam+0x56>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c84:	233f      	movs	r3, #63	@ 0x3f
 8002c86:	2104      	movs	r1, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f7ff ff2e 	bl	8002aec <clearRegisterBit>
 8002c90:	e005      	b.n	8002c9e <writeRam+0x62>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c92:	233f      	movs	r3, #63	@ 0x3f
 8002c94:	2104      	movs	r1, #4
 8002c96:	2200      	movs	r2, #0
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f7ff ff47 	bl	8002b2c <setRegisterBit>
        }

        bResult = writeRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	227f      	movs	r2, #127	@ 0x7f
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2280      	movs	r2, #128	@ 0x80
 8002caa:	189b      	adds	r3, r3, r2
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	2517      	movs	r5, #23
 8002cb4:	197c      	adds	r4, r7, r5
 8002cb6:	68b9      	ldr	r1, [r7, #8]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f000 f9b3 	bl	8003024 <writeRegisters>
 8002cbe:	0003      	movs	r3, r0
 8002cc0:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002cc2:	197b      	adds	r3, r7, r5
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4053      	eors	r3, r2
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10f      	bne.n	8002cf0 <writeRam+0xb4>
        {
            break;
        }
        ramAddr += count;
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	18d3      	adds	r3, r2, r3
 8002cd6:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	607b      	str	r3, [r7, #4]
        data += count;
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	18d3      	adds	r3, r2, r3
 8002ce6:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1b4      	bne.n	8002c58 <writeRam+0x1c>
 8002cee:	e000      	b.n	8002cf2 <writeRam+0xb6>
            break;
 8002cf0:	46c0      	nop			@ (mov r8, r8)
    }

    return bResult;
 8002cf2:	2317      	movs	r3, #23
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	781b      	ldrb	r3, [r3, #0]
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b006      	add	sp, #24
 8002cfe:	bdb0      	pop	{r4, r5, r7, pc}

08002d00 <SPI1_SendByte>:
{
    return wakeReason;
};

inline static uint8_t SPI1_SendByte(uint8_t data)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	0002      	movs	r2, r0
 8002d08:	1dfb      	adds	r3, r7, #7
 8002d0a:	701a      	strb	r2, [r3, #0]
    uint32_t start_time = HAL_GetTick();
 8002d0c:	f003 f82c 	bl	8005d68 <HAL_GetTick>
 8002d10:	0003      	movs	r3, r0
 8002d12:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d14:	e00e      	b.n	8002d34 <SPI1_SendByte+0x34>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d16:	f003 f827 	bl	8005d68 <HAL_GetTick>
 8002d1a:	0002      	movs	r2, r0
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	1ad2      	subs	r2, r2, r3
 8002d20:	23fa      	movs	r3, #250	@ 0xfa
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d905      	bls.n	8002d34 <SPI1_SendByte+0x34>
        {
            print_error(__func__, __LINE__);
 8002d28:	4a1a      	ldr	r2, [pc, #104]	@ (8002d94 <SPI1_SendByte+0x94>)
 8002d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d98 <SPI1_SendByte+0x98>)
 8002d2c:	0011      	movs	r1, r2
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f000 ffde 	bl	8003cf0 <print_error>
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d34:	4b19      	ldr	r3, [pc, #100]	@ (8002d9c <SPI1_SendByte+0x9c>)
 8002d36:	0018      	movs	r0, r3
 8002d38:	f7ff fbb7 	bl	80024aa <LL_SPI_IsActiveFlag_TXE>
 8002d3c:	1e03      	subs	r3, r0, #0
 8002d3e:	d0ea      	beq.n	8002d16 <SPI1_SendByte+0x16>
        }
    }

    LL_SPI_TransmitData8(SPI1, data);
 8002d40:	1dfb      	adds	r3, r7, #7
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	4a15      	ldr	r2, [pc, #84]	@ (8002d9c <SPI1_SendByte+0x9c>)
 8002d46:	0019      	movs	r1, r3
 8002d48:	0010      	movs	r0, r2
 8002d4a:	f7ff fbcb 	bl	80024e4 <LL_SPI_TransmitData8>

    start_time = HAL_GetTick();
 8002d4e:	f003 f80b 	bl	8005d68 <HAL_GetTick>
 8002d52:	0003      	movs	r3, r0
 8002d54:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d56:	e00e      	b.n	8002d76 <SPI1_SendByte+0x76>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d58:	f003 f806 	bl	8005d68 <HAL_GetTick>
 8002d5c:	0002      	movs	r2, r0
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1ad2      	subs	r2, r2, r3
 8002d62:	23fa      	movs	r3, #250	@ 0xfa
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d905      	bls.n	8002d76 <SPI1_SendByte+0x76>
        {
            print_error(__func__, __LINE__);
 8002d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8002da0 <SPI1_SendByte+0xa0>)
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d98 <SPI1_SendByte+0x98>)
 8002d6e:	0011      	movs	r1, r2
 8002d70:	0018      	movs	r0, r3
 8002d72:	f000 ffbd 	bl	8003cf0 <print_error>
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d76:	4b09      	ldr	r3, [pc, #36]	@ (8002d9c <SPI1_SendByte+0x9c>)
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f7ff fb85 	bl	8002488 <LL_SPI_IsActiveFlag_RXNE>
 8002d7e:	1e03      	subs	r3, r0, #0
 8002d80:	d0ea      	beq.n	8002d58 <SPI1_SendByte+0x58>
        }
    }

    return LL_SPI_ReceiveData8(SPI1);
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <SPI1_SendByte+0x9c>)
 8002d84:	0018      	movs	r0, r3
 8002d86:	f7ff fba1 	bl	80024cc <LL_SPI_ReceiveData8>
 8002d8a:	0003      	movs	r3, r0
}
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b004      	add	sp, #16
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	0000027a 	.word	0x0000027a
 8002d98:	0800dee4 	.word	0x0800dee4
 8002d9c:	40013000 	.word	0x40013000
 8002da0:	00000285 	.word	0x00000285

08002da4 <read_rtc_register>:

inline static uint8_t read_rtc_register(uint8_t reg_addr)
{
 8002da4:	b5b0      	push	{r4, r5, r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	0002      	movs	r2, r0
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	701a      	strb	r2, [r3, #0]
    uint8_t val;
    uint32_t primask_bit = utils_enter_critical_section();
 8002db0:	f000 f8d0 	bl	8002f54 <utils_enter_critical_section>
 8002db4:	0003      	movs	r3, r0
 8002db6:	60fb      	str	r3, [r7, #12]

    // #define AB1815_SPI_READ(offset) (127 & offset)		127 - 0x7F
    // #define AB1815_SPI_WRITE(offset) (128 | offset)  	128 - 0x80
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8002db8:	200b      	movs	r0, #11
 8002dba:	183b      	adds	r3, r7, r0
 8002dbc:	1dfa      	adds	r2, r7, #7
 8002dbe:	7812      	ldrb	r2, [r2, #0]
 8002dc0:	217f      	movs	r1, #127	@ 0x7f
 8002dc2:	400a      	ands	r2, r1
 8002dc4:	701a      	strb	r2, [r3, #0]
    RTC_L();
 8002dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002e04 <read_rtc_register+0x60>)
 8002dc8:	2280      	movs	r2, #128	@ 0x80
 8002dca:	05d2      	lsls	r2, r2, #23
 8002dcc:	619a      	str	r2, [r3, #24]
    SPI1_SendByte(addr);
 8002dce:	183b      	adds	r3, r7, r0
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f7ff ff94 	bl	8002d00 <SPI1_SendByte>
    val = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002dd8:	250a      	movs	r5, #10
 8002dda:	197c      	adds	r4, r7, r5
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f7ff ff8f 	bl	8002d00 <SPI1_SendByte>
 8002de2:	0003      	movs	r3, r0
 8002de4:	7023      	strb	r3, [r4, #0]
    RTC_H();
 8002de6:	4b07      	ldr	r3, [pc, #28]	@ (8002e04 <read_rtc_register+0x60>)
 8002de8:	2280      	movs	r2, #128	@ 0x80
 8002dea:	01d2      	lsls	r2, r2, #7
 8002dec:	619a      	str	r2, [r3, #24]
    utils_exit_critical_section(primask_bit);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	0018      	movs	r0, r3
 8002df2:	f000 f8be 	bl	8002f72 <utils_exit_critical_section>

    return val;
 8002df6:	197b      	adds	r3, r7, r5
 8002df8:	781b      	ldrb	r3, [r3, #0]
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b004      	add	sp, #16
 8002e00:	bdb0      	pop	{r4, r5, r7, pc}
 8002e02:	46c0      	nop			@ (mov r8, r8)
 8002e04:	50000400 	.word	0x50000400

08002e08 <write_rtc_register>:

inline static uint8_t write_rtc_register(uint8_t offset, uint8_t buf)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	0002      	movs	r2, r0
 8002e10:	1dfb      	adds	r3, r7, #7
 8002e12:	701a      	strb	r2, [r3, #0]
 8002e14:	1dbb      	adds	r3, r7, #6
 8002e16:	1c0a      	adds	r2, r1, #0
 8002e18:	701a      	strb	r2, [r3, #0]
    // uint8_t address = AB1815_SPI_WRITE(offset);
    uint8_t address = offset | 0x80;
 8002e1a:	230f      	movs	r3, #15
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	1dfa      	adds	r2, r7, #7
 8002e20:	7812      	ldrb	r2, [r2, #0]
 8002e22:	2180      	movs	r1, #128	@ 0x80
 8002e24:	4249      	negs	r1, r1
 8002e26:	430a      	orrs	r2, r1
 8002e28:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002e2a:	f000 f893 	bl	8002f54 <utils_enter_critical_section>
 8002e2e:	0003      	movs	r3, r0
 8002e30:	60bb      	str	r3, [r7, #8]

    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002e32:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <write_rtc_register+0x74>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2240      	movs	r2, #64	@ 0x40
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d105      	bne.n	8002e48 <write_rtc_register+0x40>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e7c <write_rtc_register+0x74>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4b0e      	ldr	r3, [pc, #56]	@ (8002e7c <write_rtc_register+0x74>)
 8002e42:	2140      	movs	r1, #64	@ 0x40
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]
    }
    spi_select_slave(0);
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f7ff fb5d 	bl	8002508 <spi_select_slave>
    SPI1_SendByte(address);
 8002e4e:	230f      	movs	r3, #15
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7ff ff53 	bl	8002d00 <SPI1_SendByte>
    SPI1_SendByte(buf); // Send Data to write
 8002e5a:	1dbb      	adds	r3, r7, #6
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f7ff ff4e 	bl	8002d00 <SPI1_SendByte>

    spi_select_slave(1);
 8002e64:	2001      	movs	r0, #1
 8002e66:	f7ff fb4f 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f000 f880 	bl	8002f72 <utils_exit_critical_section>
    return 1;
 8002e72:	2301      	movs	r3, #1
};
 8002e74:	0018      	movs	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b004      	add	sp, #16
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40013000 	.word	0x40013000

08002e80 <hex_dump>:

void hex_dump(void)
{
 8002e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e82:	46ce      	mov	lr, r9
 8002e84:	4647      	mov	r7, r8
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b08b      	sub	sp, #44	@ 0x2c
 8002e8a:	af06      	add	r7, sp, #24
    uint8_t buffer[9];
    for (uint8_t pos = 0; pos < 0x7F; pos += 8) // 0x7f
 8002e8c:	230f      	movs	r3, #15
 8002e8e:	18fb      	adds	r3, r7, r3
 8002e90:	2200      	movs	r2, #0
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	e04e      	b.n	8002f34 <hex_dump+0xb4>
    {

        uint8_t ii = 0;
 8002e96:	210e      	movs	r1, #14
 8002e98:	187b      	adds	r3, r7, r1
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	701a      	strb	r2, [r3, #0]
        for (ii = 0; ii < 7; ii++)
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]
 8002ea4:	e015      	b.n	8002ed2 <hex_dump+0x52>
        {
            buffer[ii] = read_rtc_register(pos + ii);
 8002ea6:	230f      	movs	r3, #15
 8002ea8:	18fa      	adds	r2, r7, r3
 8002eaa:	250e      	movs	r5, #14
 8002eac:	197b      	adds	r3, r7, r5
 8002eae:	7812      	ldrb	r2, [r2, #0]
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	18d3      	adds	r3, r2, r3
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	197b      	adds	r3, r7, r5
 8002eb8:	781c      	ldrb	r4, [r3, #0]
 8002eba:	0010      	movs	r0, r2
 8002ebc:	f7ff ff72 	bl	8002da4 <read_rtc_register>
 8002ec0:	0003      	movs	r3, r0
 8002ec2:	001a      	movs	r2, r3
 8002ec4:	1d3b      	adds	r3, r7, #4
 8002ec6:	551a      	strb	r2, [r3, r4]
        for (ii = 0; ii < 7; ii++)
 8002ec8:	197b      	adds	r3, r7, r5
 8002eca:	781a      	ldrb	r2, [r3, #0]
 8002ecc:	197b      	adds	r3, r7, r5
 8002ece:	3201      	adds	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
 8002ed2:	230e      	movs	r3, #14
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b06      	cmp	r3, #6
 8002eda:	d9e4      	bls.n	8002ea6 <hex_dump+0x26>
        }
        printf("# 0x%02x: 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\r\n", pos, buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5], buffer[6], buffer[7]);
 8002edc:	220f      	movs	r2, #15
 8002ede:	18bb      	adds	r3, r7, r2
 8002ee0:	7819      	ldrb	r1, [r3, #0]
 8002ee2:	1d3b      	adds	r3, r7, #4
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	4698      	mov	r8, r3
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	785b      	ldrb	r3, [r3, #1]
 8002eec:	4699      	mov	r9, r3
 8002eee:	1d3b      	adds	r3, r7, #4
 8002ef0:	789b      	ldrb	r3, [r3, #2]
 8002ef2:	001a      	movs	r2, r3
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	78db      	ldrb	r3, [r3, #3]
 8002ef8:	001c      	movs	r4, r3
 8002efa:	1d3b      	adds	r3, r7, #4
 8002efc:	791b      	ldrb	r3, [r3, #4]
 8002efe:	001d      	movs	r5, r3
 8002f00:	1d3b      	adds	r3, r7, #4
 8002f02:	795b      	ldrb	r3, [r3, #5]
 8002f04:	001e      	movs	r6, r3
 8002f06:	1d3b      	adds	r3, r7, #4
 8002f08:	799b      	ldrb	r3, [r3, #6]
 8002f0a:	469c      	mov	ip, r3
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	79db      	ldrb	r3, [r3, #7]
 8002f10:	480f      	ldr	r0, [pc, #60]	@ (8002f50 <hex_dump+0xd0>)
 8002f12:	9305      	str	r3, [sp, #20]
 8002f14:	4663      	mov	r3, ip
 8002f16:	9304      	str	r3, [sp, #16]
 8002f18:	9603      	str	r6, [sp, #12]
 8002f1a:	9502      	str	r5, [sp, #8]
 8002f1c:	9401      	str	r4, [sp, #4]
 8002f1e:	9200      	str	r2, [sp, #0]
 8002f20:	464b      	mov	r3, r9
 8002f22:	4642      	mov	r2, r8
 8002f24:	f002 fb7c 	bl	8005620 <printf_>
    for (uint8_t pos = 0; pos < 0x7F; pos += 8) // 0x7f
 8002f28:	220f      	movs	r2, #15
 8002f2a:	18bb      	adds	r3, r7, r2
 8002f2c:	18ba      	adds	r2, r7, r2
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	3208      	adds	r2, #8
 8002f32:	701a      	strb	r2, [r3, #0]
 8002f34:	230f      	movs	r3, #15
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b7e      	cmp	r3, #126	@ 0x7e
 8002f3c:	d9ab      	bls.n	8002e96 <hex_dump+0x16>
    }
}
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b005      	add	sp, #20
 8002f46:	bcc0      	pop	{r6, r7}
 8002f48:	46b9      	mov	r9, r7
 8002f4a:	46b0      	mov	r8, r6
 8002f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	0800dcf0 	.word	0x0800dcf0

08002f54 <utils_enter_critical_section>:

static inline uint32_t utils_enter_critical_section(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f5a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f5e:	603b      	str	r3, [r7, #0]
  return(result);
 8002f60:	683b      	ldr	r3, [r7, #0]
    uint32_t primask_bit = __get_PRIMASK();
 8002f62:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f64:	b672      	cpsid	i
}
 8002f66:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    return primask_bit;
 8002f68:	687b      	ldr	r3, [r7, #4]
}
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	b002      	add	sp, #8
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <utils_exit_critical_section>:

static inline void utils_exit_critical_section(uint32_t primask_bit)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b084      	sub	sp, #16
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f383 8810 	msr	PRIMASK, r3
}
 8002f84:	46c0      	nop			@ (mov r8, r8)
    __set_PRIMASK(primask_bit);
}
 8002f86:	46c0      	nop			@ (mov r8, r8)
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	b004      	add	sp, #16
 8002f8c:	bd80      	pop	{r7, pc}
	...

08002f90 <readRegisters>:
};

// #########################################################################

bool readRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6039      	str	r1, [r7, #0]
 8002f98:	0011      	movs	r1, r2
 8002f9a:	1dfb      	adds	r3, r7, #7
 8002f9c:	1c02      	adds	r2, r0, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
 8002fa0:	1dbb      	adds	r3, r7, #6
 8002fa2:	1c0a      	adds	r2, r1, #0
 8002fa4:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_READ(offset);
 8002fa6:	2313      	movs	r3, #19
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	1dfa      	adds	r2, r7, #7
 8002fac:	7812      	ldrb	r2, [r2, #0]
 8002fae:	217f      	movs	r1, #127	@ 0x7f
 8002fb0:	400a      	ands	r2, r1
 8002fb2:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002fb4:	f7ff ffce 	bl	8002f54 <utils_enter_critical_section>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	60fb      	str	r3, [r7, #12]
    spi_select_slave(0);
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	f7ff faa3 	bl	8002508 <spi_select_slave>

    unsigned int i = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002fc6:	4b16      	ldr	r3, [pc, #88]	@ (8003020 <readRegisters+0x90>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2240      	movs	r2, #64	@ 0x40
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d105      	bne.n	8002fdc <readRegisters+0x4c>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002fd0:	4b13      	ldr	r3, [pc, #76]	@ (8003020 <readRegisters+0x90>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b12      	ldr	r3, [pc, #72]	@ (8003020 <readRegisters+0x90>)
 8002fd6:	2140      	movs	r1, #64	@ 0x40
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8002fdc:	2313      	movs	r3, #19
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff fe8c 	bl	8002d00 <SPI1_SendByte>
    while (i < length)
 8002fe8:	e009      	b.n	8002ffe <readRegisters+0x6e>
    {
        buf[i++] = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	1c5a      	adds	r2, r3, #1
 8002fee:	617a      	str	r2, [r7, #20]
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	18d4      	adds	r4, r2, r3
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f7ff fe83 	bl	8002d00 <SPI1_SendByte>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	7023      	strb	r3, [r4, #0]
    while (i < length)
 8002ffe:	1dbb      	adds	r3, r7, #6
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	429a      	cmp	r2, r3
 8003006:	d3f0      	bcc.n	8002fea <readRegisters+0x5a>
    }

    spi_select_slave(1);
 8003008:	2001      	movs	r0, #1
 800300a:	f7ff fa7d 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	0018      	movs	r0, r3
 8003012:	f7ff ffae 	bl	8002f72 <utils_exit_critical_section>
    return true;
 8003016:	2301      	movs	r3, #1
};
 8003018:	0018      	movs	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	b007      	add	sp, #28
 800301e:	bd90      	pop	{r4, r7, pc}
 8003020:	40013000 	.word	0x40013000

08003024 <writeRegisters>:

// ##########################################################################
bool writeRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6039      	str	r1, [r7, #0]
 800302c:	0011      	movs	r1, r2
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	1c02      	adds	r2, r0, #0
 8003032:	701a      	strb	r2, [r3, #0]
 8003034:	1dbb      	adds	r3, r7, #6
 8003036:	1c0a      	adds	r2, r1, #0
 8003038:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_WRITE(offset);
 800303a:	230e      	movs	r3, #14
 800303c:	18fb      	adds	r3, r7, r3
 800303e:	1dfa      	adds	r2, r7, #7
 8003040:	7812      	ldrb	r2, [r2, #0]
 8003042:	2180      	movs	r1, #128	@ 0x80
 8003044:	4249      	negs	r1, r1
 8003046:	430a      	orrs	r2, r1
 8003048:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 800304a:	f7ff ff83 	bl	8002f54 <utils_enter_critical_section>
 800304e:	0003      	movs	r3, r0
 8003050:	60bb      	str	r3, [r7, #8]
    spi_select_slave(0);
 8003052:	2000      	movs	r0, #0
 8003054:	f7ff fa58 	bl	8002508 <spi_select_slave>

    uint8_t i = 0;
 8003058:	230f      	movs	r3, #15
 800305a:	18fb      	adds	r3, r7, r3
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8003060:	4b18      	ldr	r3, [pc, #96]	@ (80030c4 <writeRegisters+0xa0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2240      	movs	r2, #64	@ 0x40
 8003066:	4013      	ands	r3, r2
 8003068:	d105      	bne.n	8003076 <writeRegisters+0x52>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 800306a:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <writeRegisters+0xa0>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <writeRegisters+0xa0>)
 8003070:	2140      	movs	r1, #64	@ 0x40
 8003072:	430a      	orrs	r2, r1
 8003074:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8003076:	230e      	movs	r3, #14
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff fe3f 	bl	8002d00 <SPI1_SendByte>
    while (i < length)
 8003082:	e00c      	b.n	800309e <writeRegisters+0x7a>
    {
        SPI1_SendByte(buf[i++]); // Send Data to write
 8003084:	220f      	movs	r2, #15
 8003086:	18bb      	adds	r3, r7, r2
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	18ba      	adds	r2, r7, r2
 800308c:	1c59      	adds	r1, r3, #1
 800308e:	7011      	strb	r1, [r2, #0]
 8003090:	001a      	movs	r2, r3
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	189b      	adds	r3, r3, r2
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	0018      	movs	r0, r3
 800309a:	f7ff fe31 	bl	8002d00 <SPI1_SendByte>
    while (i < length)
 800309e:	230f      	movs	r3, #15
 80030a0:	18fa      	adds	r2, r7, r3
 80030a2:	1dbb      	adds	r3, r7, #6
 80030a4:	7812      	ldrb	r2, [r2, #0]
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d3eb      	bcc.n	8003084 <writeRegisters+0x60>
    }

    spi_select_slave(1); // set 1
 80030ac:	2001      	movs	r0, #1
 80030ae:	f7ff fa2b 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff ff5c 	bl	8002f72 <utils_exit_critical_section>
    return true;
 80030ba:	2301      	movs	r3, #1
};
 80030bc:	0018      	movs	r0, r3
 80030be:	46bd      	mov	sp, r7
 80030c0:	b004      	add	sp, #16
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40013000 	.word	0x40013000

080030c8 <read>:
{
    return setWDT(-1);
}

uint8_t read(uint8_t reg)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	0002      	movs	r2, r0
 80030d0:	1dfb      	adds	r3, r7, #7
 80030d2:	701a      	strb	r2, [r3, #0]
    return read_rtc_register(reg);
 80030d4:	1dfb      	adds	r3, r7, #7
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	0018      	movs	r0, r3
 80030da:	f7ff fe63 	bl	8002da4 <read_rtc_register>
 80030de:	0003      	movs	r3, r0
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b002      	add	sp, #8
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <write>:

uint8_t write(uint8_t reg, uint8_t value)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	0002      	movs	r2, r0
 80030f0:	1dfb      	adds	r3, r7, #7
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	1dbb      	adds	r3, r7, #6
 80030f6:	1c0a      	adds	r2, r1, #0
 80030f8:	701a      	strb	r2, [r3, #0]
    return write_rtc_register(reg, value);
 80030fa:	1dbb      	adds	r3, r7, #6
 80030fc:	781a      	ldrb	r2, [r3, #0]
 80030fe:	1dfb      	adds	r3, r7, #7
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	0011      	movs	r1, r2
 8003104:	0018      	movs	r0, r3
 8003106:	f7ff fe7f 	bl	8002e08 <write_rtc_register>
 800310a:	0003      	movs	r3, r0
}
 800310c:	0018      	movs	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	b002      	add	sp, #8
 8003112:	bd80      	pop	{r7, pc}

08003114 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	4a05      	ldr	r2, [pc, #20]	@ (8003138 <LL_ADC_EnableInternalRegulator+0x24>)
 8003122:	4013      	ands	r3, r2
 8003124:	2280      	movs	r2, #128	@ 0x80
 8003126:	0552      	lsls	r2, r2, #21
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	b002      	add	sp, #8
 8003134:	bd80      	pop	{r7, pc}
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	6fffffe8 	.word	0x6fffffe8

0800313c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	4a04      	ldr	r2, [pc, #16]	@ (800315c <LL_ADC_Enable+0x20>)
 800314a:	4013      	ands	r3, r2
 800314c:	2201      	movs	r2, #1
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003154:	46c0      	nop			@ (mov r8, r8)
 8003156:	46bd      	mov	sp, r7
 8003158:	b002      	add	sp, #8
 800315a:	bd80      	pop	{r7, pc}
 800315c:	7fffffe8 	.word	0x7fffffe8

08003160 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2201      	movs	r2, #1
 800316e:	4013      	ands	r3, r2
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <LL_ADC_IsEnabled+0x18>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <LL_ADC_IsEnabled+0x1a>
 8003178:	2300      	movs	r3, #0
}
 800317a:	0018      	movs	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}

08003182 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	2202      	movs	r2, #2
 8003190:	4013      	ands	r3, r2
 8003192:	2b02      	cmp	r3, #2
 8003194:	d101      	bne.n	800319a <LL_ADC_IsDisableOngoing+0x18>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <LL_ADC_IsDisableOngoing+0x1a>
 800319a:	2300      	movs	r3, #0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <LL_ADC_StartCalibration>:
  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	4a05      	ldr	r2, [pc, #20]	@ (80031c8 <LL_ADC_StartCalibration+0x24>)
 80031b2:	4013      	ands	r3, r2
 80031b4:	2280      	movs	r2, #128	@ 0x80
 80031b6:	0612      	lsls	r2, r2, #24
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL);
}
 80031be:	46c0      	nop			@ (mov r8, r8)
 80031c0:	46bd      	mov	sp, r7
 80031c2:	b002      	add	sp, #8
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	7fffffe8 	.word	0x7fffffe8

080031cc <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	0fdb      	lsrs	r3, r3, #31
 80031da:	07da      	lsls	r2, r3, #31
 80031dc:	2380      	movs	r3, #128	@ 0x80
 80031de:	061b      	lsls	r3, r3, #24
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d101      	bne.n	80031e8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e000      	b.n	80031ea <LL_ADC_IsCalibrationOnGoing+0x1e>
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	0018      	movs	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b002      	add	sp, #8
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a04      	ldr	r2, [pc, #16]	@ (8003214 <LL_ADC_REG_StartConversion+0x20>)
 8003202:	4013      	ands	r3, r2
 8003204:	2204      	movs	r2, #4
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800320c:	46c0      	nop			@ (mov r8, r8)
 800320e:	46bd      	mov	sp, r7
 8003210:	b002      	add	sp, #8
 8003212:	bd80      	pop	{r7, pc}
 8003214:	7fffffe8 	.word	0x7fffffe8

08003218 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2204      	movs	r2, #4
 8003226:	4013      	ands	r3, r2
 8003228:	2b04      	cmp	r3, #4
 800322a:	d101      	bne.n	8003230 <LL_ADC_REG_IsConversionOngoing+0x18>
 800322c:	2301      	movs	r3, #1
 800322e:	e000      	b.n	8003232 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003230:	2300      	movs	r3, #0
}
 8003232:	0018      	movs	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	b002      	add	sp, #8
 8003238:	bd80      	pop	{r7, pc}

0800323a <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	b29b      	uxth	r3, r3
 8003248:	051b      	lsls	r3, r3, #20
 800324a:	0d1b      	lsrs	r3, r3, #20
 800324c:	b29b      	uxth	r3, r3
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b002      	add	sp, #8
 8003254:	bd80      	pop	{r7, pc}

08003256 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2201      	movs	r2, #1
 8003264:	4013      	ands	r3, r2
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <LL_ADC_IsActiveFlag_ADRDY+0x18>
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 800326e:	2300      	movs	r3, #0
}
 8003270:	0018      	movs	r0, r3
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}

08003278 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2204      	movs	r2, #4
 8003286:	4013      	ands	r3, r2
 8003288:	2b04      	cmp	r3, #4
 800328a:	d101      	bne.n	8003290 <LL_ADC_IsActiveFlag_EOC+0x18>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8003290:	2300      	movs	r3, #0
}
 8003292:	0018      	movs	r0, r3
 8003294:	46bd      	mov	sp, r7
 8003296:	b002      	add	sp, #8
 8003298:	bd80      	pop	{r7, pc}

0800329a <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2204      	movs	r2, #4
 80032a6:	601a      	str	r2, [r3, #0]
}
 80032a8:	46c0      	nop			@ (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	b002      	add	sp, #8
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80032b6:	1d3b      	adds	r3, r7, #4
 80032b8:	0018      	movs	r0, r3
 80032ba:	230c      	movs	r3, #12
 80032bc:	001a      	movs	r2, r3
 80032be:	2100      	movs	r1, #0
 80032c0:	f008 fd2e 	bl	800bd20 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80032c4:	4b32      	ldr	r3, [pc, #200]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032c6:	4a33      	ldr	r2, [pc, #204]	@ (8003394 <MX_ADC1_Init+0xe4>)
 80032c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80032ca:	4b31      	ldr	r3, [pc, #196]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032cc:	22c0      	movs	r2, #192	@ 0xc0
 80032ce:	0612      	lsls	r2, r2, #24
 80032d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032da:	2200      	movs	r2, #0
 80032dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032de:	4b2c      	ldr	r3, [pc, #176]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032e6:	2204      	movs	r2, #4
 80032e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80032ea:	4b29      	ldr	r3, [pc, #164]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80032f0:	4b27      	ldr	r3, [pc, #156]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80032f6:	4b26      	ldr	r3, [pc, #152]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80032fc:	4b24      	ldr	r3, [pc, #144]	@ (8003390 <MX_ADC1_Init+0xe0>)
 80032fe:	2201      	movs	r2, #1
 8003300:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003302:	4b23      	ldr	r3, [pc, #140]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003304:	2220      	movs	r2, #32
 8003306:	2100      	movs	r1, #0
 8003308:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800330a:	4b21      	ldr	r3, [pc, #132]	@ (8003390 <MX_ADC1_Init+0xe0>)
 800330c:	2200      	movs	r2, #0
 800330e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003310:	4b1f      	ldr	r3, [pc, #124]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003312:	2200      	movs	r2, #0
 8003314:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003316:	4b1e      	ldr	r3, [pc, #120]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003318:	222c      	movs	r2, #44	@ 0x2c
 800331a:	2100      	movs	r1, #0
 800331c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800331e:	4b1c      	ldr	r3, [pc, #112]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003320:	2200      	movs	r2, #0
 8003322:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8003324:	4b1a      	ldr	r3, [pc, #104]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003326:	2204      	movs	r2, #4
 8003328:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 800332a:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <MX_ADC1_Init+0xe0>)
 800332c:	2206      	movs	r2, #6
 800332e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8003330:	4b17      	ldr	r3, [pc, #92]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003332:	223c      	movs	r2, #60	@ 0x3c
 8003334:	2101      	movs	r1, #1
 8003336:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8003338:	4b15      	ldr	r3, [pc, #84]	@ (8003390 <MX_ADC1_Init+0xe0>)
 800333a:	2208      	movs	r2, #8
 800333c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 800333e:	4b14      	ldr	r3, [pc, #80]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003340:	2260      	movs	r2, #96	@ 0x60
 8003342:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8003344:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003346:	2200      	movs	r2, #0
 8003348:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800334a:	4b11      	ldr	r3, [pc, #68]	@ (8003390 <MX_ADC1_Init+0xe0>)
 800334c:	2200      	movs	r2, #0
 800334e:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003350:	4b0f      	ldr	r3, [pc, #60]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003352:	0018      	movs	r0, r3
 8003354:	f002 fe32 	bl	8005fbc <HAL_ADC_Init>
 8003358:	1e03      	subs	r3, r0, #0
 800335a:	d001      	beq.n	8003360 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800335c:	f000 fd68 	bl	8003e30 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003360:	1d3b      	adds	r3, r7, #4
 8003362:	4a0d      	ldr	r2, [pc, #52]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003364:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	2200      	movs	r2, #0
 800336a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800336c:	1d3b      	adds	r3, r7, #4
 800336e:	2200      	movs	r2, #0
 8003370:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003372:	1d3a      	adds	r2, r7, #4
 8003374:	4b06      	ldr	r3, [pc, #24]	@ (8003390 <MX_ADC1_Init+0xe0>)
 8003376:	0011      	movs	r1, r2
 8003378:	0018      	movs	r0, r3
 800337a:	f002 ffc7 	bl	800630c <HAL_ADC_ConfigChannel>
 800337e:	1e03      	subs	r3, r0, #0
 8003380:	d001      	beq.n	8003386 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8003382:	f000 fd55 	bl	8003e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8003386:	46c0      	nop			@ (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b004      	add	sp, #16
 800338c:	bd80      	pop	{r7, pc}
 800338e:	46c0      	nop			@ (mov r8, r8)
 8003390:	200001fc 	.word	0x200001fc
 8003394:	40012400 	.word	0x40012400
 8003398:	b0001000 	.word	0xb0001000

0800339c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 800339c:	b590      	push	{r4, r7, lr}
 800339e:	b095      	sub	sp, #84	@ 0x54
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033a4:	240c      	movs	r4, #12
 80033a6:	193b      	adds	r3, r7, r4
 80033a8:	0018      	movs	r0, r3
 80033aa:	2344      	movs	r3, #68	@ 0x44
 80033ac:	001a      	movs	r2, r3
 80033ae:	2100      	movs	r1, #0
 80033b0:	f008 fcb6 	bl	800bd20 <memset>
  if (adcHandle->Instance == ADC1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a11      	ldr	r2, [pc, #68]	@ (8003400 <HAL_ADC_MspInit+0x64>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d11c      	bne.n	80033f8 <HAL_ADC_MspInit+0x5c>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clocks
     */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80033be:	193b      	adds	r3, r7, r4
 80033c0:	2280      	movs	r2, #128	@ 0x80
 80033c2:	01d2      	lsls	r2, r2, #7
 80033c4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80033c6:	193b      	adds	r3, r7, r4
 80033c8:	2200      	movs	r2, #0
 80033ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033cc:	193b      	adds	r3, r7, r4
 80033ce:	0018      	movs	r0, r3
 80033d0:	f004 fb38 	bl	8007a44 <HAL_RCCEx_PeriphCLKConfig>
 80033d4:	1e03      	subs	r3, r0, #0
 80033d6:	d001      	beq.n	80033dc <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 80033d8:	f000 fd2a 	bl	8003e30 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80033dc:	4b09      	ldr	r3, [pc, #36]	@ (8003404 <HAL_ADC_MspInit+0x68>)
 80033de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033e0:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <HAL_ADC_MspInit+0x68>)
 80033e2:	2180      	movs	r1, #128	@ 0x80
 80033e4:	0349      	lsls	r1, r1, #13
 80033e6:	430a      	orrs	r2, r1
 80033e8:	661a      	str	r2, [r3, #96]	@ 0x60
 80033ea:	4b06      	ldr	r3, [pc, #24]	@ (8003404 <HAL_ADC_MspInit+0x68>)
 80033ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033ee:	2380      	movs	r3, #128	@ 0x80
 80033f0:	035b      	lsls	r3, r3, #13
 80033f2:	4013      	ands	r3, r2
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	68bb      	ldr	r3, [r7, #8]
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 80033f8:	46c0      	nop			@ (mov r8, r8)
 80033fa:	46bd      	mov	sp, r7
 80033fc:	b015      	add	sp, #84	@ 0x54
 80033fe:	bd90      	pop	{r4, r7, pc}
 8003400:	40012400 	.word	0x40012400
 8003404:	40021000 	.word	0x40021000

08003408 <get_vbat>:
/* USER CODE BEGIN 1 */

// >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

uint32_t get_vbat(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
  // printf("get_vbat\n");
  uint32_t Vdda;

  if (ubAdcGrpRegularUnitaryConvStatus != 0)
 800340e:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <get_vbat+0x5c>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <get_vbat+0x18>
  {
    ubAdcGrpRegularUnitaryConvStatus = 0;
 8003418:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <get_vbat+0x5c>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
 800341e:	e001      	b.n	8003424 <get_vbat+0x1c>
  }
  else
  {
    Error_Handler();
 8003420:	f000 fd06 	bl	8003e30 <Error_Handler>
  }

  /* Init variable containing ADC conversion data */
  uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; // VAR_CONVERTED_DATA_INIT_VALUE
 8003424:	4b10      	ldr	r3, [pc, #64]	@ (8003468 <get_vbat+0x60>)
 8003426:	2280      	movs	r2, #128	@ 0x80
 8003428:	0152      	lsls	r2, r2, #5
 800342a:	801a      	strh	r2, [r3, #0]

  /* Perform ADC group regular conversion start, poll for conversion        */
  /* completion.                                                            */
  ConversionStartPoll_ADC_GrpRegular();
 800342c:	f000 f874 	bl	8003518 <ConversionStartPoll_ADC_GrpRegular>

  /* Retrieve ADC conversion data */
  /* (data scale corresponds to ADC resolution: 12 bits) */
  uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 8003430:	4b0e      	ldr	r3, [pc, #56]	@ (800346c <get_vbat+0x64>)
 8003432:	0018      	movs	r0, r3
 8003434:	f7ff ff01 	bl	800323a <LL_ADC_REG_ReadConversionData12>
 8003438:	0003      	movs	r3, r0
 800343a:	001a      	movs	r2, r3
 800343c:	4b0a      	ldr	r3, [pc, #40]	@ (8003468 <get_vbat+0x60>)
 800343e:	801a      	strh	r2, [r3, #0]

  /* Update status variable of ADC unitary conversion */
  ubAdcGrpRegularUnitaryConvStatus = 1;
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <get_vbat+0x5c>)
 8003442:	2201      	movs	r2, #1
 8003444:	701a      	strb	r2, [r3, #0]

  /* Computation of ADC conversions raw data to physical values           */
  /* using LL ADC driver helper macro.                                    */
  // printf("uhADCxConvertedData:  %d\n", uhADCxConvertedData);

  Vdda = 1220 * 4096 / uhADCxConvertedData;
 8003446:	4b08      	ldr	r3, [pc, #32]	@ (8003468 <get_vbat+0x60>)
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	b29b      	uxth	r3, r3
 800344c:	0019      	movs	r1, r3
 800344e:	4808      	ldr	r0, [pc, #32]	@ (8003470 <get_vbat+0x68>)
 8003450:	f7fc ff00 	bl	8000254 <__divsi3>
 8003454:	0003      	movs	r3, r0
 8003456:	607b      	str	r3, [r7, #4]
  // printf("Vdda = %d\n", Vdda);
  return Vdda;
 8003458:	687b      	ldr	r3, [r7, #4]
}
 800345a:	0018      	movs	r0, r3
 800345c:	46bd      	mov	sp, r7
 800345e:	b002      	add	sp, #8
 8003460:	bd80      	pop	{r7, pc}
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	20000002 	.word	0x20000002
 8003468:	20000000 	.word	0x20000000
 800346c:	40012400 	.word	0x40012400
 8003470:	004c4000 	.word	0x004c4000

08003474 <Activate_ADC>:
 *                 after this function
 * @param  None
 * @retval None
 */
void Activate_ADC(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if (LL_ADC_IsEnabled(ADC1) == 0)
 800347e:	4b23      	ldr	r3, [pc, #140]	@ (800350c <Activate_ADC+0x98>)
 8003480:	0018      	movs	r0, r3
 8003482:	f7ff fe6d 	bl	8003160 <LL_ADC_IsEnabled>
 8003486:	1e03      	subs	r3, r0, #0
 8003488:	d13b      	bne.n	8003502 <Activate_ADC+0x8e>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    // LL_ADC_DisableDeepPowerDown(ADC1);

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC1);
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <Activate_ADC+0x98>)
 800348c:	0018      	movs	r0, r3
 800348e:	f7ff fe41 	bl	8003114 <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8003492:	4b1f      	ldr	r3, [pc, #124]	@ (8003510 <Activate_ADC+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	491f      	ldr	r1, [pc, #124]	@ (8003514 <Activate_ADC+0xa0>)
 8003498:	0018      	movs	r0, r3
 800349a:	f7fc fe51 	bl	8000140 <__udivsi3>
 800349e:	0003      	movs	r3, r0
 80034a0:	001a      	movs	r2, r3
 80034a2:	0013      	movs	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	189b      	adds	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	210a      	movs	r1, #10
 80034ac:	0018      	movs	r0, r3
 80034ae:	f7fc fe47 	bl	8000140 <__udivsi3>
 80034b2:	0003      	movs	r3, r0
 80034b4:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80034b6:	e002      	b.n	80034be <Activate_ADC+0x4a>
    {
      wait_loop_index--;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3b01      	subs	r3, #1
 80034bc:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1f9      	bne.n	80034b8 <Activate_ADC+0x44>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1);
 80034c4:	4b11      	ldr	r3, [pc, #68]	@ (800350c <Activate_ADC+0x98>)
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7ff fe6c 	bl	80031a4 <LL_ADC_StartCalibration>
/* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_CALIBRATION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 80034cc:	46c0      	nop			@ (mov r8, r8)
 80034ce:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <Activate_ADC+0x98>)
 80034d0:	0018      	movs	r0, r3
 80034d2:	f7ff fe7b 	bl	80031cc <LL_ADC_IsCalibrationOnGoing>
 80034d6:	1e03      	subs	r3, r0, #0
 80034d8:	d1f9      	bne.n	80034ce <Activate_ADC+0x5a>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 80034da:	2320      	movs	r3, #32
 80034dc:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80034de:	e002      	b.n	80034e6 <Activate_ADC+0x72>
    {
      wait_loop_index--;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f9      	bne.n	80034e0 <Activate_ADC+0x6c>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC1);
 80034ec:	4b07      	ldr	r3, [pc, #28]	@ (800350c <Activate_ADC+0x98>)
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7ff fe24 	bl	800313c <LL_ADC_Enable>
/* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_ENABLE_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)
 80034f4:	46c0      	nop			@ (mov r8, r8)
 80034f6:	4b05      	ldr	r3, [pc, #20]	@ (800350c <Activate_ADC+0x98>)
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7ff feac 	bl	8003256 <LL_ADC_IsActiveFlag_ADRDY>
 80034fe:	1e03      	subs	r3, r0, #0
 8003500:	d0f9      	beq.n	80034f6 <Activate_ADC+0x82>
  /*## Operation on ADC hierarchical scope: ADC group injected ###############*/
  /* Note: No operation on ADC group injected performed here.                 */
  /*       ADC group injected conversions to be performed after this function */
  /*       using function:                                                    */
  /*   																		*/
}
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	46bd      	mov	sp, r7
 8003506:	b002      	add	sp, #8
 8003508:	bd80      	pop	{r7, pc}
 800350a:	46c0      	nop			@ (mov r8, r8)
 800350c:	40012400 	.word	0x40012400
 8003510:	20000004 	.word	0x20000004
 8003514:	00030d40 	.word	0x00030d40

08003518 <ConversionStartPoll_ADC_GrpRegular>:
 *         external trigger, ADC group regular conversion stop must be added.
 * @param  None
 * @retval None
 */
void ConversionStartPoll_ADC_GrpRegular(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 800351c:	4b13      	ldr	r3, [pc, #76]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800351e:	0018      	movs	r0, r3
 8003520:	f7ff fe1e 	bl	8003160 <LL_ADC_IsEnabled>
 8003524:	0003      	movs	r3, r0
 8003526:	2b01      	cmp	r3, #1
 8003528:	d110      	bne.n	800354c <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 800352a:	4b10      	ldr	r3, [pc, #64]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800352c:	0018      	movs	r0, r3
 800352e:	f7ff fe28 	bl	8003182 <LL_ADC_IsDisableOngoing>
 8003532:	1e03      	subs	r3, r0, #0
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 8003534:	d10a      	bne.n	800354c <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_REG_IsConversionOngoing(ADC1) == 0))
 8003536:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003538:	0018      	movs	r0, r3
 800353a:	f7ff fe6d 	bl	8003218 <LL_ADC_REG_IsConversionOngoing>
 800353e:	1e03      	subs	r3, r0, #0
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003540:	d104      	bne.n	800354c <ConversionStartPoll_ADC_GrpRegular+0x34>
  {
    LL_ADC_REG_StartConversion(ADC1);
 8003542:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003544:	0018      	movs	r0, r3
 8003546:	f7ff fe55 	bl	80031f4 <LL_ADC_REG_StartConversion>
 800354a:	e001      	b.n	8003550 <ConversionStartPoll_ADC_GrpRegular+0x38>
  }
  else
  {
    /* Error: ADC conversion start could not be performed */
    Error_Handler();
 800354c:	f000 fc70 	bl	8003e30 <Error_Handler>

#if (USE_TIMEOUT == 1)
  Timeout = ADC_UNITARY_CONVERSION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

  while (LL_ADC_IsActiveFlag_EOC(ADC1) == 0)
 8003550:	46c0      	nop			@ (mov r8, r8)
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003554:	0018      	movs	r0, r3
 8003556:	f7ff fe8f 	bl	8003278 <LL_ADC_IsActiveFlag_EOC>
 800355a:	1e03      	subs	r3, r0, #0
 800355c:	d0f9      	beq.n	8003552 <ConversionStartPoll_ADC_GrpRegular+0x3a>
      }
    }
#endif /* USE_TIMEOUT */
  }

  LL_ADC_ClearFlag_EOC(ADC1);
 800355e:	4b03      	ldr	r3, [pc, #12]	@ (800356c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003560:	0018      	movs	r0, r3
 8003562:	f7ff fe9a 	bl	800329a <LL_ADC_ClearFlag_EOC>
}
 8003566:	46c0      	nop			@ (mov r8, r8)
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40012400 	.word	0x40012400

08003570 <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8003570:	b590      	push	{r4, r7, lr}
 8003572:	b08b      	sub	sp, #44	@ 0x2c
 8003574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003576:	2414      	movs	r4, #20
 8003578:	193b      	adds	r3, r7, r4
 800357a:	0018      	movs	r0, r3
 800357c:	2314      	movs	r3, #20
 800357e:	001a      	movs	r2, r3
 8003580:	2100      	movs	r1, #0
 8003582:	f008 fbcd 	bl	800bd20 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003586:	4b78      	ldr	r3, [pc, #480]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 8003588:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800358a:	4b77      	ldr	r3, [pc, #476]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 800358c:	2104      	movs	r1, #4
 800358e:	430a      	orrs	r2, r1
 8003590:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003592:	4b75      	ldr	r3, [pc, #468]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 8003594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003596:	2204      	movs	r2, #4
 8003598:	4013      	ands	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800359e:	4b72      	ldr	r3, [pc, #456]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035a2:	4b71      	ldr	r3, [pc, #452]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035a4:	2120      	movs	r1, #32
 80035a6:	430a      	orrs	r2, r1
 80035a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80035aa:	4b6f      	ldr	r3, [pc, #444]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ae:	2220      	movs	r2, #32
 80035b0:	4013      	ands	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b6:	4b6c      	ldr	r3, [pc, #432]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035ba:	4b6b      	ldr	r3, [pc, #428]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035bc:	2101      	movs	r1, #1
 80035be:	430a      	orrs	r2, r1
 80035c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80035c2:	4b69      	ldr	r3, [pc, #420]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c6:	2201      	movs	r2, #1
 80035c8:	4013      	ands	r3, r2
 80035ca:	60bb      	str	r3, [r7, #8]
 80035cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ce:	4b66      	ldr	r3, [pc, #408]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035d2:	4b65      	ldr	r3, [pc, #404]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035d4:	2102      	movs	r1, #2
 80035d6:	430a      	orrs	r2, r1
 80035d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80035da:	4b63      	ldr	r3, [pc, #396]	@ (8003768 <MX_GPIO_Init+0x1f8>)
 80035dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035de:	2202      	movs	r2, #2
 80035e0:	4013      	ands	r3, r2
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin, GPIO_PIN_RESET);
 80035e6:	4961      	ldr	r1, [pc, #388]	@ (800376c <MX_GPIO_Init+0x1fc>)
 80035e8:	4b61      	ldr	r3, [pc, #388]	@ (8003770 <MX_GPIO_Init+0x200>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	0018      	movs	r0, r3
 80035ee:	f003 fa21 	bl	8006a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);
 80035f2:	2380      	movs	r3, #128	@ 0x80
 80035f4:	01db      	lsls	r3, r3, #7
 80035f6:	485e      	ldr	r0, [pc, #376]	@ (8003770 <MX_GPIO_Init+0x200>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	0019      	movs	r1, r3
 80035fc:	f003 fa1a 	bl	8006a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 8003600:	2390      	movs	r3, #144	@ 0x90
 8003602:	0119      	lsls	r1, r3, #4
 8003604:	23a0      	movs	r3, #160	@ 0xa0
 8003606:	05db      	lsls	r3, r3, #23
 8003608:	2200      	movs	r2, #0
 800360a:	0018      	movs	r0, r3
 800360c:	f003 fa12 	bl	8006a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);
 8003610:	23a0      	movs	r3, #160	@ 0xa0
 8003612:	0159      	lsls	r1, r3, #5
 8003614:	23a0      	movs	r3, #160	@ 0xa0
 8003616:	05db      	lsls	r3, r3, #23
 8003618:	2201      	movs	r2, #1
 800361a:	0018      	movs	r0, r3
 800361c:	f003 fa0a 	bl	8006a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003620:	193b      	adds	r3, r7, r4
 8003622:	22e0      	movs	r2, #224	@ 0xe0
 8003624:	0212      	lsls	r2, r2, #8
 8003626:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003628:	193b      	adds	r3, r7, r4
 800362a:	2203      	movs	r2, #3
 800362c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362e:	193b      	adds	r3, r7, r4
 8003630:	2200      	movs	r2, #0
 8003632:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003634:	193b      	adds	r3, r7, r4
 8003636:	4a4f      	ldr	r2, [pc, #316]	@ (8003774 <MX_GPIO_Init+0x204>)
 8003638:	0019      	movs	r1, r3
 800363a:	0010      	movs	r0, r2
 800363c:	f003 f886 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003640:	193b      	adds	r3, r7, r4
 8003642:	220f      	movs	r2, #15
 8003644:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003646:	193b      	adds	r3, r7, r4
 8003648:	2203      	movs	r2, #3
 800364a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364c:	193b      	adds	r3, r7, r4
 800364e:	2200      	movs	r2, #0
 8003650:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003652:	193b      	adds	r3, r7, r4
 8003654:	4a48      	ldr	r2, [pc, #288]	@ (8003778 <MX_GPIO_Init+0x208>)
 8003656:	0019      	movs	r1, r3
 8003658:	0010      	movs	r0, r2
 800365a:	f003 f877 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 800365e:	193b      	adds	r3, r7, r4
 8003660:	4a46      	ldr	r2, [pc, #280]	@ (800377c <MX_GPIO_Init+0x20c>)
 8003662:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003664:	193b      	adds	r3, r7, r4
 8003666:	2203      	movs	r2, #3
 8003668:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366a:	193b      	adds	r3, r7, r4
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003670:	193a      	adds	r2, r7, r4
 8003672:	23a0      	movs	r3, #160	@ 0xa0
 8003674:	05db      	lsls	r3, r3, #23
 8003676:	0011      	movs	r1, r2
 8003678:	0018      	movs	r0, r3
 800367a:	f003 f867 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 800367e:	193b      	adds	r3, r7, r4
 8003680:	4a3f      	ldr	r2, [pc, #252]	@ (8003780 <MX_GPIO_Init+0x210>)
 8003682:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003684:	193b      	adds	r3, r7, r4
 8003686:	2203      	movs	r2, #3
 8003688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	193b      	adds	r3, r7, r4
 800368c:	2200      	movs	r2, #0
 800368e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003690:	193b      	adds	r3, r7, r4
 8003692:	4a37      	ldr	r2, [pc, #220]	@ (8003770 <MX_GPIO_Init+0x200>)
 8003694:	0019      	movs	r1, r3
 8003696:	0010      	movs	r0, r2
 8003698:	f003 f858 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin;
 800369c:	193b      	adds	r3, r7, r4
 800369e:	4a33      	ldr	r2, [pc, #204]	@ (800376c <MX_GPIO_Init+0x1fc>)
 80036a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036a2:	193b      	adds	r3, r7, r4
 80036a4:	2201      	movs	r2, #1
 80036a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a8:	193b      	adds	r3, r7, r4
 80036aa:	2200      	movs	r2, #0
 80036ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ae:	193b      	adds	r3, r7, r4
 80036b0:	2200      	movs	r2, #0
 80036b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b4:	193b      	adds	r3, r7, r4
 80036b6:	4a2e      	ldr	r2, [pc, #184]	@ (8003770 <MX_GPIO_Init+0x200>)
 80036b8:	0019      	movs	r1, r3
 80036ba:	0010      	movs	r0, r2
 80036bc:	f003 f846 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 80036c0:	0021      	movs	r1, r4
 80036c2:	187b      	adds	r3, r7, r1
 80036c4:	2280      	movs	r2, #128	@ 0x80
 80036c6:	0152      	lsls	r2, r2, #5
 80036c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036ca:	000c      	movs	r4, r1
 80036cc:	193b      	adds	r3, r7, r4
 80036ce:	2200      	movs	r2, #0
 80036d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d2:	193b      	adds	r3, r7, r4
 80036d4:	2200      	movs	r2, #0
 80036d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 80036d8:	193b      	adds	r3, r7, r4
 80036da:	4a25      	ldr	r2, [pc, #148]	@ (8003770 <MX_GPIO_Init+0x200>)
 80036dc:	0019      	movs	r1, r3
 80036de:	0010      	movs	r0, r2
 80036e0:	f003 f834 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 80036e4:	0021      	movs	r1, r4
 80036e6:	187b      	adds	r3, r7, r1
 80036e8:	2280      	movs	r2, #128	@ 0x80
 80036ea:	01d2      	lsls	r2, r2, #7
 80036ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ee:	000c      	movs	r4, r1
 80036f0:	193b      	adds	r3, r7, r4
 80036f2:	2201      	movs	r2, #1
 80036f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	193b      	adds	r3, r7, r4
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80036fc:	193b      	adds	r3, r7, r4
 80036fe:	2201      	movs	r2, #1
 8003700:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 8003702:	193b      	adds	r3, r7, r4
 8003704:	4a1a      	ldr	r2, [pc, #104]	@ (8003770 <MX_GPIO_Init+0x200>)
 8003706:	0019      	movs	r1, r3
 8003708:	0010      	movs	r0, r2
 800370a:	f003 f81f 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 800370e:	0021      	movs	r1, r4
 8003710:	187b      	adds	r3, r7, r1
 8003712:	22e8      	movs	r2, #232	@ 0xe8
 8003714:	0152      	lsls	r2, r2, #5
 8003716:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003718:	000c      	movs	r4, r1
 800371a:	193b      	adds	r3, r7, r4
 800371c:	2201      	movs	r2, #1
 800371e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003720:	193b      	adds	r3, r7, r4
 8003722:	2200      	movs	r2, #0
 8003724:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003726:	193b      	adds	r3, r7, r4
 8003728:	2200      	movs	r2, #0
 800372a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372c:	193a      	adds	r2, r7, r4
 800372e:	23a0      	movs	r3, #160	@ 0xa0
 8003730:	05db      	lsls	r3, r3, #23
 8003732:	0011      	movs	r1, r2
 8003734:	0018      	movs	r0, r3
 8003736:	f003 f809 	bl	800674c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 800373a:	0021      	movs	r1, r4
 800373c:	187b      	adds	r3, r7, r1
 800373e:	2280      	movs	r2, #128	@ 0x80
 8003740:	0092      	lsls	r2, r2, #2
 8003742:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003744:	187b      	adds	r3, r7, r1
 8003746:	2200      	movs	r2, #0
 8003748:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	187b      	adds	r3, r7, r1
 800374c:	2200      	movs	r2, #0
 800374e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8003750:	187a      	adds	r2, r7, r1
 8003752:	23a0      	movs	r3, #160	@ 0xa0
 8003754:	05db      	lsls	r3, r3, #23
 8003756:	0011      	movs	r1, r2
 8003758:	0018      	movs	r0, r3
 800375a:	f002 fff7 	bl	800674c <HAL_GPIO_Init>

}
 800375e:	46c0      	nop			@ (mov r8, r8)
 8003760:	46bd      	mov	sp, r7
 8003762:	b00b      	add	sp, #44	@ 0x2c
 8003764:	bd90      	pop	{r4, r7, pc}
 8003766:	46c0      	nop			@ (mov r8, r8)
 8003768:	40021000 	.word	0x40021000
 800376c:	0000a002 	.word	0x0000a002
 8003770:	50000400 	.word	0x50000400
 8003774:	50000800 	.word	0x50000800
 8003778:	50001400 	.word	0x50001400
 800377c:	00008013 	.word	0x00008013
 8003780:	00000f3d 	.word	0x00000f3d

08003784 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003788:	4b1b      	ldr	r3, [pc, #108]	@ (80037f8 <MX_I2C1_Init+0x74>)
 800378a:	4a1c      	ldr	r2, [pc, #112]	@ (80037fc <MX_I2C1_Init+0x78>)
 800378c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800378e:	4b1a      	ldr	r3, [pc, #104]	@ (80037f8 <MX_I2C1_Init+0x74>)
 8003790:	4a1b      	ldr	r2, [pc, #108]	@ (8003800 <MX_I2C1_Init+0x7c>)
 8003792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003794:	4b18      	ldr	r3, [pc, #96]	@ (80037f8 <MX_I2C1_Init+0x74>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800379a:	4b17      	ldr	r3, [pc, #92]	@ (80037f8 <MX_I2C1_Init+0x74>)
 800379c:	2201      	movs	r2, #1
 800379e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037a0:	4b15      	ldr	r3, [pc, #84]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80037a6:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037ac:	4b12      	ldr	r3, [pc, #72]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037b2:	4b11      	ldr	r3, [pc, #68]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037b8:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80037be:	4b0e      	ldr	r3, [pc, #56]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037c0:	0018      	movs	r0, r3
 80037c2:	f003 f955 	bl	8006a70 <HAL_I2C_Init>
 80037c6:	1e03      	subs	r3, r0, #0
 80037c8:	d001      	beq.n	80037ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80037ca:	f000 fb31 	bl	8003e30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037ce:	4b0a      	ldr	r3, [pc, #40]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037d0:	2100      	movs	r1, #0
 80037d2:	0018      	movs	r0, r3
 80037d4:	f003 f9f2 	bl	8006bbc <HAL_I2CEx_ConfigAnalogFilter>
 80037d8:	1e03      	subs	r3, r0, #0
 80037da:	d001      	beq.n	80037e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80037dc:	f000 fb28 	bl	8003e30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037e0:	4b05      	ldr	r3, [pc, #20]	@ (80037f8 <MX_I2C1_Init+0x74>)
 80037e2:	2100      	movs	r1, #0
 80037e4:	0018      	movs	r0, r3
 80037e6:	f003 fa35 	bl	8006c54 <HAL_I2CEx_ConfigDigitalFilter>
 80037ea:	1e03      	subs	r3, r0, #0
 80037ec:	d001      	beq.n	80037f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80037ee:	f000 fb1f 	bl	8003e30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80037f2:	46c0      	nop			@ (mov r8, r8)
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000260 	.word	0x20000260
 80037fc:	40005400 	.word	0x40005400
 8003800:	00303d5b 	.word	0x00303d5b

08003804 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003804:	b590      	push	{r4, r7, lr}
 8003806:	b09b      	sub	sp, #108	@ 0x6c
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800380c:	2354      	movs	r3, #84	@ 0x54
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	0018      	movs	r0, r3
 8003812:	2314      	movs	r3, #20
 8003814:	001a      	movs	r2, r3
 8003816:	2100      	movs	r1, #0
 8003818:	f008 fa82 	bl	800bd20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800381c:	2410      	movs	r4, #16
 800381e:	193b      	adds	r3, r7, r4
 8003820:	0018      	movs	r0, r3
 8003822:	2344      	movs	r3, #68	@ 0x44
 8003824:	001a      	movs	r2, r3
 8003826:	2100      	movs	r1, #0
 8003828:	f008 fa7a 	bl	800bd20 <memset>
  if(i2cHandle->Instance==I2C1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a22      	ldr	r2, [pc, #136]	@ (80038bc <HAL_I2C_MspInit+0xb8>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d13d      	bne.n	80038b2 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003836:	193b      	adds	r3, r7, r4
 8003838:	2220      	movs	r2, #32
 800383a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800383c:	193b      	adds	r3, r7, r4
 800383e:	2200      	movs	r2, #0
 8003840:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003842:	193b      	adds	r3, r7, r4
 8003844:	0018      	movs	r0, r3
 8003846:	f004 f8fd 	bl	8007a44 <HAL_RCCEx_PeriphCLKConfig>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d001      	beq.n	8003852 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800384e:	f000 faef 	bl	8003e30 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003852:	4b1b      	ldr	r3, [pc, #108]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 8003854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003856:	4b1a      	ldr	r3, [pc, #104]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 8003858:	2102      	movs	r1, #2
 800385a:	430a      	orrs	r2, r1
 800385c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800385e:	4b18      	ldr	r3, [pc, #96]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 8003860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003862:	2202      	movs	r2, #2
 8003864:	4013      	ands	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800386a:	2154      	movs	r1, #84	@ 0x54
 800386c:	187b      	adds	r3, r7, r1
 800386e:	22c0      	movs	r2, #192	@ 0xc0
 8003870:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003872:	187b      	adds	r3, r7, r1
 8003874:	2212      	movs	r2, #18
 8003876:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003878:	187b      	adds	r3, r7, r1
 800387a:	2200      	movs	r2, #0
 800387c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387e:	187b      	adds	r3, r7, r1
 8003880:	2200      	movs	r2, #0
 8003882:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003884:	187b      	adds	r3, r7, r1
 8003886:	2204      	movs	r2, #4
 8003888:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800388a:	187b      	adds	r3, r7, r1
 800388c:	4a0d      	ldr	r2, [pc, #52]	@ (80038c4 <HAL_I2C_MspInit+0xc0>)
 800388e:	0019      	movs	r1, r3
 8003890:	0010      	movs	r0, r2
 8003892:	f002 ff5b 	bl	800674c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003896:	4b0a      	ldr	r3, [pc, #40]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 8003898:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800389a:	4b09      	ldr	r3, [pc, #36]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 800389c:	2180      	movs	r1, #128	@ 0x80
 800389e:	0389      	lsls	r1, r1, #14
 80038a0:	430a      	orrs	r2, r1
 80038a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80038a4:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <HAL_I2C_MspInit+0xbc>)
 80038a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038a8:	2380      	movs	r3, #128	@ 0x80
 80038aa:	039b      	lsls	r3, r3, #14
 80038ac:	4013      	ands	r3, r2
 80038ae:	60bb      	str	r3, [r7, #8]
 80038b0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b01b      	add	sp, #108	@ 0x6c
 80038b8:	bd90      	pop	{r4, r7, pc}
 80038ba:	46c0      	nop			@ (mov r8, r8)
 80038bc:	40005400 	.word	0x40005400
 80038c0:	40021000 	.word	0x40021000
 80038c4:	50000400 	.word	0x50000400

080038c8 <LL_PWR_ClearFlag_CSB>:
  * @brief  Clear standby and stop Flags
  * @rmtoll SCR          CSBF          LL_PWR_ClearFlag_CSB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_CSB(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CSBF);
 80038cc:	4b03      	ldr	r3, [pc, #12]	@ (80038dc <LL_PWR_ClearFlag_CSB+0x14>)
 80038ce:	2280      	movs	r2, #128	@ 0x80
 80038d0:	0052      	lsls	r2, r2, #1
 80038d2:	619a      	str	r2, [r3, #24]
}
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	46c0      	nop			@ (mov r8, r8)
 80038dc:	40007000 	.word	0x40007000

080038e0 <LL_SPI_Enable>:
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2240      	movs	r2, #64	@ 0x40
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	601a      	str	r2, [r3, #0]
}
 80038f4:	46c0      	nop			@ (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b002      	add	sp, #8
 80038fa:	bd80      	pop	{r7, pc}

080038fc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80038fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038fe:	b08b      	sub	sp, #44	@ 0x2c
 8003900:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */

  volatile int8_t rslt;
  uint8_t dev_addr = 0;
 8003902:	1dbb      	adds	r3, r7, #6
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
  dev.intf_ptr = &dev_addr;
 8003908:	4b93      	ldr	r3, [pc, #588]	@ (8003b58 <main+0x25c>)
 800390a:	1dba      	adds	r2, r7, #6
 800390c:	605a      	str	r2, [r3, #4]
  dev.intf = BME280_SPI_INTF;
 800390e:	4b92      	ldr	r3, [pc, #584]	@ (8003b58 <main+0x25c>)
 8003910:	2200      	movs	r2, #0
 8003912:	721a      	strb	r2, [r3, #8]
  dev.read = user_spi_read;
 8003914:	4b90      	ldr	r3, [pc, #576]	@ (8003b58 <main+0x25c>)
 8003916:	4a91      	ldr	r2, [pc, #580]	@ (8003b5c <main+0x260>)
 8003918:	60da      	str	r2, [r3, #12]
  dev.write = user_spi_write;
 800391a:	4b8f      	ldr	r3, [pc, #572]	@ (8003b58 <main+0x25c>)
 800391c:	4a90      	ldr	r2, [pc, #576]	@ (8003b60 <main+0x264>)
 800391e:	611a      	str	r2, [r3, #16]
  dev.delay_us = user_delay_us;
 8003920:	4b8d      	ldr	r3, [pc, #564]	@ (8003b58 <main+0x25c>)
 8003922:	4a90      	ldr	r2, [pc, #576]	@ (8003b64 <main+0x268>)
 8003924:	615a      	str	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003926:	f002 f9ae 	bl	8005c86 <HAL_Init>
  uint16_t h_;
  uint16_t t_;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800392a:	f000 f941 	bl	8003bb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800392e:	f7ff fe1f 	bl	8003570 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003932:	f7ff fcbd 	bl	80032b0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003936:	f7ff ff25 	bl	8003784 <MX_I2C1_Init>
  MX_RTC_Init();
 800393a:	f001 fea5 	bl	8005688 <MX_RTC_Init>
  MX_SPI1_Init();
 800393e:	f001 ff1d 	bl	800577c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003942:	f002 f8c9 	bl	8005ad8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_SPI_Enable(SPI1);
 8003946:	4b88      	ldr	r3, [pc, #544]	@ (8003b68 <main+0x26c>)
 8003948:	0018      	movs	r0, r3
 800394a:	f7ff ffc9 	bl	80038e0 <LL_SPI_Enable>
  LED1_ON();
 800394e:	4b87      	ldr	r3, [pc, #540]	@ (8003b6c <main+0x270>)
 8003950:	2202      	movs	r2, #2
 8003952:	619a      	str	r2, [r3, #24]

  uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM  0x0e;
 8003954:	4b86      	ldr	r3, [pc, #536]	@ (8003b70 <main+0x274>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2517      	movs	r5, #23
 800395a:	197c      	adds	r4, r7, r5
 800395c:	0018      	movs	r0, r3
 800395e:	f7ff fbb3 	bl	80030c8 <read>
 8003962:	0003      	movs	r3, r0
 8003964:	7023      	strb	r3, [r4, #0]
  if ((wdalarm & 0xf8) != 0xa0)              // Startup from power up.
 8003966:	197b      	adds	r3, r7, r5
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	22f8      	movs	r2, #248	@ 0xf8
 800396c:	4013      	ands	r3, r2
 800396e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003970:	d018      	beq.n	80039a4 <main+0xa8>
  {
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 8003972:	f003 ff3d 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 8003976:	0003      	movs	r3, r0
 8003978:	613b      	str	r3, [r7, #16]
    printf("\nMAIN. First power ON.   %d\n", clk);
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4b7d      	ldr	r3, [pc, #500]	@ (8003b74 <main+0x278>)
 800397e:	0011      	movs	r1, r2
 8003980:	0018      	movs	r0, r3
 8003982:	f001 fe4d 	bl	8005620 <printf_>
    resetConfig(0);
 8003986:	2000      	movs	r0, #0
 8003988:	f7fe fdd8 	bl	800253c <resetConfig>
    write(REG_WEEKDAY_ALARM, 0xa0); // Magic 0xa0
 800398c:	4b78      	ldr	r3, [pc, #480]	@ (8003b70 <main+0x274>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	21a0      	movs	r1, #160	@ 0xa0
 8003992:	0018      	movs	r0, r3
 8003994:	f7ff fba8 	bl	80030e8 <write>
    clearRTCRam(1);                 // The initial values of the RAM locations are undefined.
 8003998:	2001      	movs	r0, #1
 800399a:	f000 fa01 	bl	8003da0 <clearRTCRam>
    hex_dump();
 800399e:	f7ff fa6f 	bl	8002e80 <hex_dump>
 80039a2:	e003      	b.n	80039ac <main+0xb0>
  }
  else
  {
    printf("\nMAIN. Startup from RTC\n");
 80039a4:	4b74      	ldr	r3, [pc, #464]	@ (8003b78 <main+0x27c>)
 80039a6:	0018      	movs	r0, r3
 80039a8:	f001 fe3a 	bl	8005620 <printf_>
  }

  dev.settings.osr_h = BME280_OVERSAMPLING_8X;
 80039ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003b58 <main+0x25c>)
 80039ae:	2242      	movs	r2, #66	@ 0x42
 80039b0:	2104      	movs	r1, #4
 80039b2:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 80039b4:	4b68      	ldr	r3, [pc, #416]	@ (8003b58 <main+0x25c>)
 80039b6:	2240      	movs	r2, #64	@ 0x40
 80039b8:	2100      	movs	r1, #0
 80039ba:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_t = BME280_OVERSAMPLING_8X;
 80039bc:	4b66      	ldr	r3, [pc, #408]	@ (8003b58 <main+0x25c>)
 80039be:	2241      	movs	r2, #65	@ 0x41
 80039c0:	2104      	movs	r1, #4
 80039c2:	5499      	strb	r1, [r3, r2]
  dev.settings.filter = BME280_FILTER_COEFF_OFF;
 80039c4:	4b64      	ldr	r3, [pc, #400]	@ (8003b58 <main+0x25c>)
 80039c6:	2243      	movs	r2, #67	@ 0x43
 80039c8:	2100      	movs	r1, #0
 80039ca:	5499      	strb	r1, [r3, r2]

  rslt = bme280_init(&dev);
 80039cc:	4b62      	ldr	r3, [pc, #392]	@ (8003b58 <main+0x25c>)
 80039ce:	0018      	movs	r0, r3
 80039d0:	f006 f806 	bl	80099e0 <bme280_init>
 80039d4:	0003      	movs	r3, r0
 80039d6:	001a      	movs	r2, r3
 80039d8:	1dfb      	adds	r3, r7, #7
 80039da:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK) // OK = 0
 80039dc:	1dfb      	adds	r3, r7, #7
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	b25b      	sxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <main+0x100>
  {
    printf("Failed to initialize the device (code %+d).\n", rslt);
 80039e6:	1dfb      	adds	r3, r7, #7
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	b25b      	sxtb	r3, r3
 80039ec:	001a      	movs	r2, r3
 80039ee:	4b63      	ldr	r3, [pc, #396]	@ (8003b7c <main+0x280>)
 80039f0:	0011      	movs	r1, r2
 80039f2:	0018      	movs	r0, r3
 80039f4:	f001 fe14 	bl	8005620 <printf_>
    Error_Handler();
 80039f8:	f000 fa1a 	bl	8003e30 <Error_Handler>
  }

  // settings_sel = BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL;
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80039fc:	4b56      	ldr	r3, [pc, #344]	@ (8003b58 <main+0x25c>)
 80039fe:	0019      	movs	r1, r3
 8003a00:	200f      	movs	r0, #15
 8003a02:	f006 f94f 	bl	8009ca4 <bme280_set_sensor_settings>
 8003a06:	0003      	movs	r3, r0
 8003a08:	001a      	movs	r2, r3
 8003a0a:	1dfb      	adds	r3, r7, #7
 8003a0c:	701a      	strb	r2, [r3, #0]
  /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor enabled
   *  and the oversampling configuration. */
  req_delay = bme280_cal_meas_delay(&dev.settings);
 8003a0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003b80 <main+0x284>)
 8003a10:	0018      	movs	r0, r3
 8003a12:	f006 fb8b 	bl	800a12c <bme280_cal_meas_delay>
 8003a16:	0002      	movs	r2, r0
 8003a18:	4b5a      	ldr	r3, [pc, #360]	@ (8003b84 <main+0x288>)
 8003a1a:	601a      	str	r2, [r3, #0]
  printf("req_delay = %d\n", req_delay);
 8003a1c:	4b59      	ldr	r3, [pc, #356]	@ (8003b84 <main+0x288>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b59      	ldr	r3, [pc, #356]	@ (8003b88 <main+0x28c>)
 8003a22:	0011      	movs	r1, r2
 8003a24:	0018      	movs	r0, r3
 8003a26:	f001 fdfb 	bl	8005620 <printf_>

  Activate_ADC();
 8003a2a:	f7ff fd23 	bl	8003474 <Activate_ADC>
  int32_t vBat = get_vbat();
 8003a2e:	f7ff fceb 	bl	8003408 <get_vbat>
 8003a32:	0003      	movs	r3, r0
 8003a34:	60fb      	str	r3, [r7, #12]
  printf("vBat = %d\n", vBat);
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	4b54      	ldr	r3, [pc, #336]	@ (8003b8c <main+0x290>)
 8003a3a:	0011      	movs	r1, r2
 8003a3c:	0018      	movs	r0, r3
 8003a3e:	f001 fdef 	bl	8005620 <printf_>

  // =====================================================================
  rslt = stream_sensor_data_forced_mode(&dev); // working time = 0.8 sec
 8003a42:	4b45      	ldr	r3, [pc, #276]	@ (8003b58 <main+0x25c>)
 8003a44:	0018      	movs	r0, r3
 8003a46:	f000 f981 	bl	8003d4c <stream_sensor_data_forced_mode>
 8003a4a:	0003      	movs	r3, r0
 8003a4c:	001a      	movs	r2, r3
 8003a4e:	1dfb      	adds	r3, r7, #7
 8003a50:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK)
 8003a52:	1dfb      	adds	r3, r7, #7
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	b25b      	sxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00c      	beq.n	8003a76 <main+0x17a>
  {
    fprintf(stderr, "Failed to stream sensor data (code %+d).", rslt);
 8003a5c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b90 <main+0x294>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68d8      	ldr	r0, [r3, #12]
 8003a62:	1dfb      	adds	r3, r7, #7
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b25b      	sxtb	r3, r3
 8003a68:	001a      	movs	r2, r3
 8003a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b94 <main+0x298>)
 8003a6c:	0019      	movs	r1, r3
 8003a6e:	f008 f8df 	bl	800bc30 <fiprintf>
    Error_Handler();
 8003a72:	f000 f9dd 	bl	8003e30 <Error_Handler>
  }
  // h_ = comp_data.humidity / 1000.0;
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 8003a76:	4b48      	ldr	r3, [pc, #288]	@ (8003b98 <main+0x29c>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	001a      	movs	r2, r3
 8003a7e:	0013      	movs	r3, r2
 8003a80:	019b      	lsls	r3, r3, #6
 8003a82:	189b      	adds	r3, r3, r2
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	189b      	adds	r3, r3, r2
 8003a88:	00db      	lsls	r3, r3, #3
 8003a8a:	189b      	adds	r3, r3, r2
 8003a8c:	33f5      	adds	r3, #245	@ 0xf5
 8003a8e:	33ff      	adds	r3, #255	@ 0xff
 8003a90:	151a      	asrs	r2, r3, #20
 8003a92:	240a      	movs	r4, #10
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	801a      	strh	r2, [r3, #0]

  // t_ = comp_data.temperature / 10.0;
  t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 8003a98:	4b3f      	ldr	r3, [pc, #252]	@ (8003b98 <main+0x29c>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	001a      	movs	r2, r3
 8003aa0:	4b3e      	ldr	r3, [pc, #248]	@ (8003b9c <main+0x2a0>)
 8003aa2:	4353      	muls	r3, r2
 8003aa4:	3302      	adds	r3, #2
 8003aa6:	141a      	asrs	r2, r3, #16
 8003aa8:	2308      	movs	r3, #8
 8003aaa:	18fb      	adds	r3, r7, r3
 8003aac:	801a      	strh	r2, [r3, #0]

  read_RTCRam(H_old_RAM_address, &H_old, 1);
 8003aae:	4b3c      	ldr	r3, [pc, #240]	@ (8003ba0 <main+0x2a4>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	2040      	movs	r0, #64	@ 0x40
 8003ab6:	f000 f8c3 	bl	8003c40 <read_RTCRam>
  read_RTCRam(T_old_RAM_address, &T_old, 1);
 8003aba:	4b3a      	ldr	r3, [pc, #232]	@ (8003ba4 <main+0x2a8>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	0019      	movs	r1, r3
 8003ac0:	2042      	movs	r0, #66	@ 0x42
 8003ac2:	f000 f8bd 	bl	8003c40 <read_RTCRam>
  read_RTCRam(vbat_old_RAM_address, &vbat_old, 1);
 8003ac6:	4b38      	ldr	r3, [pc, #224]	@ (8003ba8 <main+0x2ac>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	0019      	movs	r1, r3
 8003acc:	2044      	movs	r0, #68	@ 0x44
 8003ace:	f000 f8b7 	bl	8003c40 <read_RTCRam>

  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d  vBat = %d, vbat_old = %d\n", h_, H_old, t_, T_old, vBat, vbat_old);
 8003ad2:	0026      	movs	r6, r4
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	8819      	ldrh	r1, [r3, #0]
 8003ad8:	4b31      	ldr	r3, [pc, #196]	@ (8003ba0 <main+0x2a4>)
 8003ada:	881b      	ldrh	r3, [r3, #0]
 8003adc:	001d      	movs	r5, r3
 8003ade:	2308      	movs	r3, #8
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	881a      	ldrh	r2, [r3, #0]
 8003ae4:	4b2f      	ldr	r3, [pc, #188]	@ (8003ba4 <main+0x2a8>)
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	001c      	movs	r4, r3
 8003aea:	4b2f      	ldr	r3, [pc, #188]	@ (8003ba8 <main+0x2ac>)
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	482f      	ldr	r0, [pc, #188]	@ (8003bac <main+0x2b0>)
 8003af0:	9302      	str	r3, [sp, #8]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	9301      	str	r3, [sp, #4]
 8003af6:	9400      	str	r4, [sp, #0]
 8003af8:	0013      	movs	r3, r2
 8003afa:	002a      	movs	r2, r5
 8003afc:	f001 fd90 	bl	8005620 <printf_>
  write_ToRTCRam(H_old_RAM_address, h_, 1);
 8003b00:	19bb      	adds	r3, r7, r6
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	2201      	movs	r2, #1
 8003b06:	0019      	movs	r1, r3
 8003b08:	2040      	movs	r0, #64	@ 0x40
 8003b0a:	f000 f8c8 	bl	8003c9e <write_ToRTCRam>
  write_ToRTCRam(T_old_RAM_address, t_, 1);
 8003b0e:	2308      	movs	r3, #8
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	2201      	movs	r2, #1
 8003b16:	0019      	movs	r1, r3
 8003b18:	2042      	movs	r0, #66	@ 0x42
 8003b1a:	f000 f8c0 	bl	8003c9e <write_ToRTCRam>
  write_ToRTCRam(vbat_old_RAM_address, vBat, 1);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	2201      	movs	r2, #1
 8003b24:	0019      	movs	r1, r3
 8003b26:	2044      	movs	r0, #68	@ 0x44
 8003b28:	f000 f8b9 	bl	8003c9e <write_ToRTCRam>

  HAL_Delay(5);
 8003b2c:	2005      	movs	r0, #5
 8003b2e:	f002 f925 	bl	8005d7c <HAL_Delay>
  deepPowerDown(30);
 8003b32:	201e      	movs	r0, #30
 8003b34:	f7fe fdf4 	bl	8002720 <deepPowerDown>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Never be here
    LED1_ON();
 8003b38:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <main+0x270>)
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003b3e:	2064      	movs	r0, #100	@ 0x64
 8003b40:	f002 f91c 	bl	8005d7c <HAL_Delay>
    LED1_OFF();
 8003b44:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <main+0x270>)
 8003b46:	2280      	movs	r2, #128	@ 0x80
 8003b48:	0292      	lsls	r2, r2, #10
 8003b4a:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003b4c:	2064      	movs	r0, #100	@ 0x64
 8003b4e:	f002 f915 	bl	8005d7c <HAL_Delay>
    LED1_ON();
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	e7f0      	b.n	8003b38 <main+0x23c>
 8003b56:	46c0      	nop			@ (mov r8, r8)
 8003b58:	200002b4 	.word	0x200002b4
 8003b5c:	0800af89 	.word	0x0800af89
 8003b60:	0800b011 	.word	0x0800b011
 8003b64:	0800af23 	.word	0x0800af23
 8003b68:	40013000 	.word	0x40013000
 8003b6c:	50000400 	.word	0x50000400
 8003b70:	0800dee0 	.word	0x0800dee0
 8003b74:	0800dd34 	.word	0x0800dd34
 8003b78:	0800dd54 	.word	0x0800dd54
 8003b7c:	0800dd70 	.word	0x0800dd70
 8003b80:	200002f4 	.word	0x200002f4
 8003b84:	20000300 	.word	0x20000300
 8003b88:	0800dda0 	.word	0x0800dda0
 8003b8c:	0800ddb0 	.word	0x0800ddb0
 8003b90:	2000001c 	.word	0x2000001c
 8003b94:	0800ddbc 	.word	0x0800ddbc
 8003b98:	2000043c 	.word	0x2000043c
 8003b9c:	0000199a 	.word	0x0000199a
 8003ba0:	20000304 	.word	0x20000304
 8003ba4:	20000306 	.word	0x20000306
 8003ba8:	20000308 	.word	0x20000308
 8003bac:	0800dde8 	.word	0x0800dde8

08003bb0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003bb0:	b590      	push	{r4, r7, lr}
 8003bb2:	b099      	sub	sp, #100	@ 0x64
 8003bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bb6:	2414      	movs	r4, #20
 8003bb8:	193b      	adds	r3, r7, r4
 8003bba:	0018      	movs	r0, r3
 8003bbc:	234c      	movs	r3, #76	@ 0x4c
 8003bbe:	001a      	movs	r2, r3
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	f008 f8ad 	bl	800bd20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bc6:	1d3b      	adds	r3, r7, #4
 8003bc8:	0018      	movs	r0, r3
 8003bca:	2310      	movs	r3, #16
 8003bcc:	001a      	movs	r2, r3
 8003bce:	2100      	movs	r1, #0
 8003bd0:	f008 f8a6 	bl	800bd20 <memset>

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bd4:	2380      	movs	r3, #128	@ 0x80
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f003 f887 	bl	8006cec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	220a      	movs	r2, #10
 8003be2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003be4:	193b      	adds	r3, r7, r4
 8003be6:	2280      	movs	r2, #128	@ 0x80
 8003be8:	0052      	lsls	r2, r2, #1
 8003bea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003bec:	193b      	adds	r3, r7, r4
 8003bee:	2240      	movs	r2, #64	@ 0x40
 8003bf0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003bf2:	193b      	adds	r3, r7, r4
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003bf8:	193b      	adds	r3, r7, r4
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	0018      	movs	r0, r3
 8003c02:	f003 f8df 	bl	8006dc4 <HAL_RCC_OscConfig>
 8003c06:	1e03      	subs	r3, r0, #0
 8003c08:	d001      	beq.n	8003c0e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003c0a:	f000 f911 	bl	8003e30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8003c0e:	1d3b      	adds	r3, r7, #4
 8003c10:	2207      	movs	r2, #7
 8003c12:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003c14:	1d3b      	adds	r3, r7, #4
 8003c16:	2201      	movs	r2, #1
 8003c18:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c1a:	1d3b      	adds	r3, r7, #4
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c20:	1d3b      	adds	r3, r7, #4
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003c26:	1d3b      	adds	r3, r7, #4
 8003c28:	2101      	movs	r1, #1
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f003 fcf4 	bl	8007618 <HAL_RCC_ClockConfig>
 8003c30:	1e03      	subs	r3, r0, #0
 8003c32:	d001      	beq.n	8003c38 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003c34:	f000 f8fc 	bl	8003e30 <Error_Handler>
  }
}
 8003c38:	46c0      	nop			@ (mov r8, r8)
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b019      	add	sp, #100	@ 0x64
 8003c3e:	bd90      	pop	{r4, r7, pc}

08003c40 <read_RTCRam>:

/* USER CODE BEGIN 4 */

// Function to read a uint16_t value from RTC RAM
bool read_RTCRam(uint8_t address, uint16_t *read_data, bool lock)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6039      	str	r1, [r7, #0]
 8003c48:	0011      	movs	r1, r2
 8003c4a:	1dfb      	adds	r3, r7, #7
 8003c4c:	1c02      	adds	r2, r0, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
 8003c50:	1dbb      	adds	r3, r7, #6
 8003c52:	1c0a      	adds	r2, r1, #0
 8003c54:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be read
  uint8_t data[sizeof(uint16_t)];

  // Call the driver's readRam function
  if (!readRam(address, data, sizeof(data), lock))
 8003c56:	1dfb      	adds	r3, r7, #7
 8003c58:	7818      	ldrb	r0, [r3, #0]
 8003c5a:	1dbb      	adds	r3, r7, #6
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	220c      	movs	r2, #12
 8003c60:	18b9      	adds	r1, r7, r2
 8003c62:	2202      	movs	r2, #2
 8003c64:	f7fe ff80 	bl	8002b68 <readRam>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	001a      	movs	r2, r3
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	4053      	eors	r3, r2
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <read_RTCRam+0x3a>
  {
    // If the read operation fails, return false
    return false;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e00d      	b.n	8003c96 <read_RTCRam+0x56>
  }

  // Combine the two bytes into a uint16_t value
  *read_data = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 8003c7a:	210c      	movs	r1, #12
 8003c7c:	187b      	adds	r3, r7, r1
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	b21a      	sxth	r2, r3
 8003c82:	187b      	adds	r3, r7, r1
 8003c84:	785b      	ldrb	r3, [r3, #1]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	b21b      	sxth	r3, r3
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	b21b      	sxth	r3, r3
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	801a      	strh	r2, [r3, #0]

  return true;
 8003c94:	2301      	movs	r3, #1
}
 8003c96:	0018      	movs	r0, r3
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	b004      	add	sp, #16
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <write_ToRTCRam>:

// Function to write a uint16_t value to RTC RAM
bool write_ToRTCRam(uint8_t address, uint16_t write_data, bool lock)
{
 8003c9e:	b590      	push	{r4, r7, lr}
 8003ca0:	b085      	sub	sp, #20
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	0004      	movs	r4, r0
 8003ca6:	0008      	movs	r0, r1
 8003ca8:	0011      	movs	r1, r2
 8003caa:	1dfb      	adds	r3, r7, #7
 8003cac:	1c22      	adds	r2, r4, #0
 8003cae:	701a      	strb	r2, [r3, #0]
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	1c02      	adds	r2, r0, #0
 8003cb4:	801a      	strh	r2, [r3, #0]
 8003cb6:	1dbb      	adds	r3, r7, #6
 8003cb8:	1c0a      	adds	r2, r1, #0
 8003cba:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be written
  uint8_t data[sizeof(uint16_t)];

  // Split the uint16_t value into two bytes
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8003cbc:	1d3b      	adds	r3, r7, #4
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	210c      	movs	r1, #12
 8003cc4:	187b      	adds	r3, r7, r1
 8003cc6:	701a      	strb	r2, [r3, #0]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 8003cc8:	1d3b      	adds	r3, r7, #4
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	0a1b      	lsrs	r3, r3, #8
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	b2da      	uxtb	r2, r3
 8003cd2:	187b      	adds	r3, r7, r1
 8003cd4:	705a      	strb	r2, [r3, #1]

  // Call the driver's writeRam function
  return writeRam(address, data, sizeof(data), lock);
 8003cd6:	1dfb      	adds	r3, r7, #7
 8003cd8:	7818      	ldrb	r0, [r3, #0]
 8003cda:	1dbb      	adds	r3, r7, #6
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	1879      	adds	r1, r7, r1
 8003ce0:	2202      	movs	r2, #2
 8003ce2:	f7fe ffab 	bl	8002c3c <writeRam>
 8003ce6:	0003      	movs	r3, r0
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b005      	add	sp, #20
 8003cee:	bd90      	pop	{r4, r7, pc}

08003cf0 <print_error>:

void print_error(const char *func, uint32_t line)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  printf(" *** Error:  %s ,   %d\n", func, line);
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4b07      	ldr	r3, [pc, #28]	@ (8003d1c <print_error+0x2c>)
 8003d00:	0018      	movs	r0, r3
 8003d02:	f001 fc8d 	bl	8005620 <printf_>
  HAL_Delay(100);
 8003d06:	2064      	movs	r0, #100	@ 0x64
 8003d08:	f002 f838 	bl	8005d7c <HAL_Delay>
  timeout_reset(__func__, __LINE__);
 8003d0c:	2395      	movs	r3, #149	@ 0x95
 8003d0e:	005a      	lsls	r2, r3, #1
 8003d10:	4b03      	ldr	r3, [pc, #12]	@ (8003d20 <print_error+0x30>)
 8003d12:	0011      	movs	r1, r2
 8003d14:	0018      	movs	r0, r3
 8003d16:	f000 f805 	bl	8003d24 <timeout_reset>
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	0800de30 	.word	0x0800de30
 8003d20:	0800def4 	.word	0x0800def4

08003d24 <timeout_reset>:
}

__attribute__((noreturn)) void timeout_reset(const char *func, uint32_t line)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  LL_PWR_ClearFlag_CSB(); // Clear standby flag
 8003d2e:	f7ff fdcb 	bl	80038c8 <LL_PWR_ClearFlag_CSB>
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4b04      	ldr	r3, [pc, #16]	@ (8003d48 <timeout_reset+0x24>)
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f001 fc71 	bl	8005620 <printf_>
  HAL_Delay(100);
 8003d3e:	2064      	movs	r0, #100	@ 0x64
 8003d40:	f002 f81c 	bl	8005d7c <HAL_Delay>
  // NVIC_SystemReset();
  while (1)
 8003d44:	46c0      	nop			@ (mov r8, r8)
 8003d46:	e7fd      	b.n	8003d44 <timeout_reset+0x20>
 8003d48:	0800de48 	.word	0x0800de48

08003d4c <stream_sensor_data_forced_mode>:
    ;
}

// Read BME280 data
int8_t stream_sensor_data_forced_mode(struct bme280_dev *dev)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  //	reslt = bme280_set_sensor_settings(settings_sel, dev);
  /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor enabled
   *  and the oversampling configuration. */
  //	req_delay = bme280_cal_meas_delay(&dev->settings);
  //    printf("************  req_delay = %d\n",req_delay);
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	0019      	movs	r1, r3
 8003d58:	2001      	movs	r0, #1
 8003d5a:	f006 f80e 	bl	8009d7a <bme280_set_sensor_mode>
 8003d5e:	0003      	movs	r3, r0
 8003d60:	001a      	movs	r2, r3
 8003d62:	4b0c      	ldr	r3, [pc, #48]	@ (8003d94 <stream_sensor_data_forced_mode+0x48>)
 8003d64:	701a      	strb	r2, [r3, #0]
  /* Wait for the measurement to complete and print data  */

  HAL_Delay(req_delay); // 9 ms !!!
 8003d66:	4b0c      	ldr	r3, [pc, #48]	@ (8003d98 <stream_sensor_data_forced_mode+0x4c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f002 f806 	bl	8005d7c <HAL_Delay>

  reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <stream_sensor_data_forced_mode+0x50>)
 8003d74:	0019      	movs	r1, r3
 8003d76:	2006      	movs	r0, #6
 8003d78:	f006 f8e1 	bl	8009f3e <bme280_get_sensor_data>
 8003d7c:	0003      	movs	r3, r0
 8003d7e:	001a      	movs	r2, r3
 8003d80:	4b04      	ldr	r3, [pc, #16]	@ (8003d94 <stream_sensor_data_forced_mode+0x48>)
 8003d82:	701a      	strb	r2, [r3, #0]

  return reslt;
 8003d84:	4b03      	ldr	r3, [pc, #12]	@ (8003d94 <stream_sensor_data_forced_mode+0x48>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	b25b      	sxtb	r3, r3
}
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b002      	add	sp, #8
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	46c0      	nop			@ (mov r8, r8)
 8003d94:	200002fc 	.word	0x200002fc
 8003d98:	20000300 	.word	0x20000300
 8003d9c:	2000043c 	.word	0x2000043c

08003da0 <clearRTCRam>:

// Function to clear the entire RTC RAM
bool clearRTCRam(bool lock)
{
 8003da0:	b590      	push	{r4, r7, lr}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	0002      	movs	r2, r0
 8003da8:	1dfb      	adds	r3, r7, #7
 8003daa:	701a      	strb	r2, [r3, #0]
  uint8_t addr = 0;
 8003dac:	210f      	movs	r1, #15
 8003dae:	187b      	adds	r3, r7, r1
 8003db0:	2200      	movs	r2, #0
 8003db2:	701a      	strb	r2, [r3, #0]
  uint8_t clearValue = 0x00;   // Value to write to clear the RAM
 8003db4:	230c      	movs	r3, #12
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	2200      	movs	r2, #0
 8003dba:	701a      	strb	r2, [r3, #0]
  uint8_t RTC_RAM_SIZE = 0x80; // Size of the RTC RAM
 8003dbc:	240e      	movs	r4, #14
 8003dbe:	193b      	adds	r3, r7, r4
 8003dc0:	2280      	movs	r2, #128	@ 0x80
 8003dc2:	701a      	strb	r2, [r3, #0]
  uint8_t size = addr + RTC_RAM_SIZE;
 8003dc4:	230d      	movs	r3, #13
 8003dc6:	18fb      	adds	r3, r7, r3
 8003dc8:	0008      	movs	r0, r1
 8003dca:	1879      	adds	r1, r7, r1
 8003dcc:	193a      	adds	r2, r7, r4
 8003dce:	7809      	ldrb	r1, [r1, #0]
 8003dd0:	7812      	ldrb	r2, [r2, #0]
 8003dd2:	188a      	adds	r2, r1, r2
 8003dd4:	701a      	strb	r2, [r3, #0]
  // Loop through the entire RTC RAM space and write the clear value
  // const uint8_t REG_RAM = 0x40;
  for (addr = REG_RAM; addr < size; ++addr)
 8003dd6:	183b      	adds	r3, r7, r0
 8003dd8:	4a14      	ldr	r2, [pc, #80]	@ (8003e2c <clearRTCRam+0x8c>)
 8003dda:	7812      	ldrb	r2, [r2, #0]
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	e018      	b.n	8003e12 <clearRTCRam+0x72>
  {
    if (!writeRam(addr, &clearValue, sizeof(clearValue), lock))
 8003de0:	230f      	movs	r3, #15
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	7818      	ldrb	r0, [r3, #0]
 8003de6:	1dfb      	adds	r3, r7, #7
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	220c      	movs	r2, #12
 8003dec:	18b9      	adds	r1, r7, r2
 8003dee:	2201      	movs	r2, #1
 8003df0:	f7fe ff24 	bl	8002c3c <writeRam>
 8003df4:	0003      	movs	r3, r0
 8003df6:	001a      	movs	r2, r3
 8003df8:	2301      	movs	r3, #1
 8003dfa:	4053      	eors	r3, r2
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <clearRTCRam+0x66>
    {
      // If the write operation fails, return false
      return false;
 8003e02:	2300      	movs	r3, #0
 8003e04:	e00e      	b.n	8003e24 <clearRTCRam+0x84>
  for (addr = REG_RAM; addr < size; ++addr)
 8003e06:	220f      	movs	r2, #15
 8003e08:	18bb      	adds	r3, r7, r2
 8003e0a:	18ba      	adds	r2, r7, r2
 8003e0c:	7812      	ldrb	r2, [r2, #0]
 8003e0e:	3201      	adds	r2, #1
 8003e10:	701a      	strb	r2, [r3, #0]
 8003e12:	230f      	movs	r3, #15
 8003e14:	18fa      	adds	r2, r7, r3
 8003e16:	230d      	movs	r3, #13
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	7812      	ldrb	r2, [r2, #0]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d3de      	bcc.n	8003de0 <clearRTCRam+0x40>
    }
  }

  return true;
 8003e22:	2301      	movs	r3, #1
}
 8003e24:	0018      	movs	r0, r3
 8003e26:	46bd      	mov	sp, r7
 8003e28:	b005      	add	sp, #20
 8003e2a:	bd90      	pop	{r4, r7, pc}
 8003e2c:	0800dee1 	.word	0x0800dee1

08003e30 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003e34:	b672      	cpsid	i
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e38:	46c0      	nop			@ (mov r8, r8)
 8003e3a:	e7fd      	b.n	8003e38 <Error_Handler+0x8>

08003e3c <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	230f      	movs	r3, #15
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	1c02      	adds	r2, r0, #0
 8003e4e:	701a      	strb	r2, [r3, #0]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003e50:	46c0      	nop			@ (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b004      	add	sp, #16
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	210f      	movs	r1, #15
 8003e66:	187b      	adds	r3, r7, r1
 8003e68:	1c02      	adds	r2, r0, #0
 8003e6a:	701a      	strb	r2, [r3, #0]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003e6c:	000a      	movs	r2, r1
 8003e6e:	18bb      	adds	r3, r7, r2
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d004      	beq.n	8003e80 <_out_char+0x28>
    _putchar(character);
 8003e76:	18bb      	adds	r3, r7, r2
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f001 fbee 	bl	800565c <_putchar>
  }
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b004      	add	sp, #16
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e002      	b.n	8003e9e <_strnlen_s+0x16>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <_strnlen_s+0x28>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	1e5a      	subs	r2, r3, #1
 8003eaa:	603a      	str	r2, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f3      	bne.n	8003e98 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	1ad3      	subs	r3, r2, r3
}
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b004      	add	sp, #16
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	0002      	movs	r2, r0
 8003ec6:	1dfb      	adds	r3, r7, #7
 8003ec8:	701a      	strb	r2, [r3, #0]
  return (ch >= '0') && (ch <= '9');
 8003eca:	1dfb      	adds	r3, r7, #7
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2b2f      	cmp	r3, #47	@ 0x2f
 8003ed0:	d905      	bls.n	8003ede <_is_digit+0x20>
 8003ed2:	1dfb      	adds	r3, r7, #7
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	2b39      	cmp	r3, #57	@ 0x39
 8003ed8:	d801      	bhi.n	8003ede <_is_digit+0x20>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <_is_digit+0x22>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	1c1a      	adds	r2, r3, #0
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	b2db      	uxtb	r3, r3
}
 8003ee8:	0018      	movs	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	b002      	add	sp, #8
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003efc:	e00e      	b.n	8003f1c <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	0013      	movs	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	189b      	adds	r3, r3, r2
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	0018      	movs	r0, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	1c59      	adds	r1, r3, #1
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6011      	str	r1, [r2, #0]
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	18c3      	adds	r3, r0, r3
 8003f18:	3b30      	subs	r3, #48	@ 0x30
 8003f1a:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7ff ffcb 	bl	8003ebe <_is_digit>
 8003f28:	1e03      	subs	r3, r0, #0
 8003f2a:	d1e8      	bne.n	8003efe <_atoi+0xe>
  }
  return i;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
}
 8003f2e:	0018      	movs	r0, r3
 8003f30:	46bd      	mov	sp, r7
 8003f32:	b004      	add	sp, #16
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003f36:	b590      	push	{r4, r7, lr}
 8003f38:	b087      	sub	sp, #28
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	607a      	str	r2, [r7, #4]
 8003f42:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d124      	bne.n	8003f9a <_out_rev+0x64>
 8003f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f52:	2201      	movs	r2, #1
 8003f54:	4013      	ands	r3, r2
 8003f56:	d120      	bne.n	8003f9a <_out_rev+0x64>
    for (size_t i = len; i < width; i++) {
 8003f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	e00a      	b.n	8003f74 <_out_rev+0x3e>
      out(' ', buffer, idx++, maxlen);
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	1c53      	adds	r3, r2, #1
 8003f62:	607b      	str	r3, [r7, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	68fc      	ldr	r4, [r7, #12]
 8003f6a:	2020      	movs	r0, #32
 8003f6c:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	3301      	adds	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d3f0      	bcc.n	8003f5e <_out_rev+0x28>
    }
  }

  // reverse string
  while (len) {
 8003f7c:	e00d      	b.n	8003f9a <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
 8003f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f80:	3b01      	subs	r3, #1
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f88:	18d3      	adds	r3, r2, r3
 8003f8a:	7818      	ldrb	r0, [r3, #0]
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	1c53      	adds	r3, r2, #1
 8003f90:	607b      	str	r3, [r7, #4]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	68fc      	ldr	r4, [r7, #12]
 8003f98:	47a0      	blx	r4
  while (len) {
 8003f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1ee      	bne.n	8003f7e <_out_rev+0x48>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d00e      	beq.n	8003fc6 <_out_rev+0x90>
    while (idx - start_idx < width) {
 8003fa8:	e007      	b.n	8003fba <_out_rev+0x84>
      out(' ', buffer, idx++, maxlen);
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	1c53      	adds	r3, r2, #1
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68b9      	ldr	r1, [r7, #8]
 8003fb4:	68fc      	ldr	r4, [r7, #12]
 8003fb6:	2020      	movs	r0, #32
 8003fb8:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d8f1      	bhi.n	8003faa <_out_rev+0x74>
    }
  }

  return idx;
 8003fc6:	687b      	ldr	r3, [r7, #4]
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b007      	add	sp, #28
 8003fce:	bd90      	pop	{r4, r7, pc}

08003fd0 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003fd0:	b590      	push	{r4, r7, lr}
 8003fd2:	b089      	sub	sp, #36	@ 0x24
 8003fd4:	af04      	add	r7, sp, #16
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	d134      	bne.n	8004050 <_ntoa_format+0x80>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d017      	beq.n	800401c <_ntoa_format+0x4c>
 8003fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fee:	2201      	movs	r2, #1
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	d013      	beq.n	800401c <_ntoa_format+0x4c>
 8003ff4:	2328      	movs	r3, #40	@ 0x28
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d103      	bne.n	8004006 <_ntoa_format+0x36>
 8003ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004000:	220c      	movs	r2, #12
 8004002:	4013      	ands	r3, r2
 8004004:	d00a      	beq.n	800401c <_ntoa_format+0x4c>
      width--;
 8004006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004008:	3b01      	subs	r3, #1
 800400a:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800400c:	e006      	b.n	800401c <_ntoa_format+0x4c>
      buf[len++] = '0';
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	627a      	str	r2, [r7, #36]	@ 0x24
 8004014:	6a3a      	ldr	r2, [r7, #32]
 8004016:	18d3      	adds	r3, r2, r3
 8004018:	2230      	movs	r2, #48	@ 0x30
 800401a:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800401c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800401e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004020:	429a      	cmp	r2, r3
 8004022:	d20a      	bcs.n	800403a <_ntoa_format+0x6a>
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004026:	2b1f      	cmp	r3, #31
 8004028:	d9f1      	bls.n	800400e <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800402a:	e006      	b.n	800403a <_ntoa_format+0x6a>
      buf[len++] = '0';
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	627a      	str	r2, [r7, #36]	@ 0x24
 8004032:	6a3a      	ldr	r2, [r7, #32]
 8004034:	18d3      	adds	r3, r2, r3
 8004036:	2230      	movs	r2, #48	@ 0x30
 8004038:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800403a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800403c:	2201      	movs	r2, #1
 800403e:	4013      	ands	r3, r2
 8004040:	d006      	beq.n	8004050 <_ntoa_format+0x80>
 8004042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004046:	429a      	cmp	r2, r3
 8004048:	d202      	bcs.n	8004050 <_ntoa_format+0x80>
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	2b1f      	cmp	r3, #31
 800404e:	d9ed      	bls.n	800402c <_ntoa_format+0x5c>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	2210      	movs	r2, #16
 8004054:	4013      	ands	r3, r2
 8004056:	d056      	beq.n	8004106 <_ntoa_format+0x136>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8004058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800405a:	2380      	movs	r3, #128	@ 0x80
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4013      	ands	r3, r2
 8004060:	d116      	bne.n	8004090 <_ntoa_format+0xc0>
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	2b00      	cmp	r3, #0
 8004066:	d013      	beq.n	8004090 <_ntoa_format+0xc0>
 8004068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406c:	429a      	cmp	r2, r3
 800406e:	d003      	beq.n	8004078 <_ntoa_format+0xa8>
 8004070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004074:	429a      	cmp	r2, r3
 8004076:	d10b      	bne.n	8004090 <_ntoa_format+0xc0>
      len--;
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	3b01      	subs	r3, #1
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (len && (base == 16U)) {
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	2b00      	cmp	r3, #0
 8004082:	d005      	beq.n	8004090 <_ntoa_format+0xc0>
 8004084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004086:	2b10      	cmp	r3, #16
 8004088:	d102      	bne.n	8004090 <_ntoa_format+0xc0>
        len--;
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	3b01      	subs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004092:	2b10      	cmp	r3, #16
 8004094:	d10e      	bne.n	80040b4 <_ntoa_format+0xe4>
 8004096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004098:	2220      	movs	r2, #32
 800409a:	4013      	ands	r3, r2
 800409c:	d10a      	bne.n	80040b4 <_ntoa_format+0xe4>
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	2b1f      	cmp	r3, #31
 80040a2:	d807      	bhi.n	80040b4 <_ntoa_format+0xe4>
      buf[len++] = 'x';
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80040aa:	6a3a      	ldr	r2, [r7, #32]
 80040ac:	18d3      	adds	r3, r2, r3
 80040ae:	2278      	movs	r2, #120	@ 0x78
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	e01e      	b.n	80040f2 <_ntoa_format+0x122>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b6:	2b10      	cmp	r3, #16
 80040b8:	d10e      	bne.n	80040d8 <_ntoa_format+0x108>
 80040ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040bc:	2220      	movs	r2, #32
 80040be:	4013      	ands	r3, r2
 80040c0:	d00a      	beq.n	80040d8 <_ntoa_format+0x108>
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	2b1f      	cmp	r3, #31
 80040c6:	d807      	bhi.n	80040d8 <_ntoa_format+0x108>
      buf[len++] = 'X';
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80040ce:	6a3a      	ldr	r2, [r7, #32]
 80040d0:	18d3      	adds	r3, r2, r3
 80040d2:	2258      	movs	r2, #88	@ 0x58
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	e00c      	b.n	80040f2 <_ntoa_format+0x122>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d109      	bne.n	80040f2 <_ntoa_format+0x122>
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	2b1f      	cmp	r3, #31
 80040e2:	d806      	bhi.n	80040f2 <_ntoa_format+0x122>
      buf[len++] = 'b';
 80040e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e6:	1c5a      	adds	r2, r3, #1
 80040e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80040ea:	6a3a      	ldr	r2, [r7, #32]
 80040ec:	18d3      	adds	r3, r2, r3
 80040ee:	2262      	movs	r2, #98	@ 0x62
 80040f0:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	2b1f      	cmp	r3, #31
 80040f6:	d806      	bhi.n	8004106 <_ntoa_format+0x136>
      buf[len++] = '0';
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80040fe:	6a3a      	ldr	r2, [r7, #32]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	2230      	movs	r2, #48	@ 0x30
 8004104:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	2b1f      	cmp	r3, #31
 800410a:	d823      	bhi.n	8004154 <_ntoa_format+0x184>
    if (negative) {
 800410c:	2328      	movs	r3, #40	@ 0x28
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <_ntoa_format+0x156>
      buf[len++] = '-';
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	627a      	str	r2, [r7, #36]	@ 0x24
 800411c:	6a3a      	ldr	r2, [r7, #32]
 800411e:	18d3      	adds	r3, r2, r3
 8004120:	222d      	movs	r2, #45	@ 0x2d
 8004122:	701a      	strb	r2, [r3, #0]
 8004124:	e016      	b.n	8004154 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_PLUS) {
 8004126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004128:	2204      	movs	r2, #4
 800412a:	4013      	ands	r3, r2
 800412c:	d007      	beq.n	800413e <_ntoa_format+0x16e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	627a      	str	r2, [r7, #36]	@ 0x24
 8004134:	6a3a      	ldr	r2, [r7, #32]
 8004136:	18d3      	adds	r3, r2, r3
 8004138:	222b      	movs	r2, #43	@ 0x2b
 800413a:	701a      	strb	r2, [r3, #0]
 800413c:	e00a      	b.n	8004154 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_SPACE) {
 800413e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004140:	2208      	movs	r2, #8
 8004142:	4013      	ands	r3, r2
 8004144:	d006      	beq.n	8004154 <_ntoa_format+0x184>
      buf[len++] = ' ';
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	627a      	str	r2, [r7, #36]	@ 0x24
 800414c:	6a3a      	ldr	r2, [r7, #32]
 800414e:	18d3      	adds	r3, r2, r3
 8004150:	2220      	movs	r2, #32
 8004152:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004154:	683c      	ldr	r4, [r7, #0]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68b9      	ldr	r1, [r7, #8]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415e:	9303      	str	r3, [sp, #12]
 8004160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004162:	9302      	str	r3, [sp, #8]
 8004164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	6a3b      	ldr	r3, [r7, #32]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	0023      	movs	r3, r4
 800416e:	f7ff fee2 	bl	8003f36 <_out_rev>
 8004172:	0003      	movs	r3, r0
}
 8004174:	0018      	movs	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	b005      	add	sp, #20
 800417a:	bd90      	pop	{r4, r7, pc}

0800417c <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b097      	sub	sp, #92	@ 0x5c
 8004180:	af08      	add	r7, sp, #32
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 800418e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004190:	2b00      	cmp	r3, #0
 8004192:	d103      	bne.n	800419c <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8004194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004196:	2210      	movs	r2, #16
 8004198:	4393      	bics	r3, r2
 800419a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800419c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800419e:	2380      	movs	r3, #128	@ 0x80
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	4013      	ands	r3, r2
 80041a4:	d002      	beq.n	80041ac <_ntoa_long+0x30>
 80041a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d033      	beq.n	8004214 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 80041ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80041b0:	0018      	movs	r0, r3
 80041b2:	f7fc f84b 	bl	800024c <__aeabi_uidivmod>
 80041b6:	000b      	movs	r3, r1
 80041b8:	001a      	movs	r2, r3
 80041ba:	2133      	movs	r1, #51	@ 0x33
 80041bc:	187b      	adds	r3, r7, r1
 80041be:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80041c0:	000a      	movs	r2, r1
 80041c2:	18bb      	adds	r3, r7, r2
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b09      	cmp	r3, #9
 80041c8:	d804      	bhi.n	80041d4 <_ntoa_long+0x58>
 80041ca:	18bb      	adds	r3, r7, r2
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	3330      	adds	r3, #48	@ 0x30
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	e00d      	b.n	80041f0 <_ntoa_long+0x74>
 80041d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041d6:	2220      	movs	r2, #32
 80041d8:	4013      	ands	r3, r2
 80041da:	d001      	beq.n	80041e0 <_ntoa_long+0x64>
 80041dc:	2341      	movs	r3, #65	@ 0x41
 80041de:	e000      	b.n	80041e2 <_ntoa_long+0x66>
 80041e0:	2361      	movs	r3, #97	@ 0x61
 80041e2:	2233      	movs	r2, #51	@ 0x33
 80041e4:	18ba      	adds	r2, r7, r2
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	189b      	adds	r3, r3, r2
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	3b0a      	subs	r3, #10
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041f2:	1c59      	adds	r1, r3, #1
 80041f4:	6379      	str	r1, [r7, #52]	@ 0x34
 80041f6:	2110      	movs	r1, #16
 80041f8:	1879      	adds	r1, r7, r1
 80041fa:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80041fc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80041fe:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004200:	f7fb ff9e 	bl	8000140 <__udivsi3>
 8004204:	0003      	movs	r3, r0
 8004206:	64bb      	str	r3, [r7, #72]	@ 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8004208:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <_ntoa_long+0x98>
 800420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004210:	2b1f      	cmp	r3, #31
 8004212:	d9cb      	bls.n	80041ac <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8004214:	683c      	ldr	r4, [r7, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800421e:	9306      	str	r3, [sp, #24]
 8004220:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004222:	9305      	str	r3, [sp, #20]
 8004224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004226:	9304      	str	r3, [sp, #16]
 8004228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800422a:	9303      	str	r3, [sp, #12]
 800422c:	234c      	movs	r3, #76	@ 0x4c
 800422e:	18fb      	adds	r3, r7, r3
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	9302      	str	r3, [sp, #8]
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	2310      	movs	r3, #16
 800423a:	18fb      	adds	r3, r7, r3
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	0023      	movs	r3, r4
 8004240:	f7ff fec6 	bl	8003fd0 <_ntoa_format>
 8004244:	0003      	movs	r3, r0
}
 8004246:	0018      	movs	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	b00f      	add	sp, #60	@ 0x3c
 800424c:	bd90      	pop	{r4, r7, pc}

0800424e <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800424e:	b5b0      	push	{r4, r5, r7, lr}
 8004250:	b096      	sub	sp, #88	@ 0x58
 8004252:	af08      	add	r7, sp, #32
 8004254:	60f8      	str	r0, [r7, #12]
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8004260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004264:	4313      	orrs	r3, r2
 8004266:	d103      	bne.n	8004270 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8004268:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800426a:	2210      	movs	r2, #16
 800426c:	4393      	bics	r3, r2
 800426e:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004270:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004272:	2380      	movs	r3, #128	@ 0x80
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4013      	ands	r3, r2
 8004278:	d003      	beq.n	8004282 <_ntoa_long_long+0x34>
 800427a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800427c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800427e:	4313      	orrs	r3, r2
 8004280:	d03a      	beq.n	80042f8 <_ntoa_long_long+0xaa>
    do {
      const char digit = (char)(value % base);
 8004282:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004284:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004286:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800428a:	f7fc f92b 	bl	80004e4 <__aeabi_uldivmod>
 800428e:	0010      	movs	r0, r2
 8004290:	0019      	movs	r1, r3
 8004292:	2433      	movs	r4, #51	@ 0x33
 8004294:	193b      	adds	r3, r7, r4
 8004296:	1c02      	adds	r2, r0, #0
 8004298:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800429a:	0022      	movs	r2, r4
 800429c:	18bb      	adds	r3, r7, r2
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b09      	cmp	r3, #9
 80042a2:	d804      	bhi.n	80042ae <_ntoa_long_long+0x60>
 80042a4:	18bb      	adds	r3, r7, r2
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	3330      	adds	r3, #48	@ 0x30
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	e00d      	b.n	80042ca <_ntoa_long_long+0x7c>
 80042ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042b0:	2220      	movs	r2, #32
 80042b2:	4013      	ands	r3, r2
 80042b4:	d001      	beq.n	80042ba <_ntoa_long_long+0x6c>
 80042b6:	2341      	movs	r3, #65	@ 0x41
 80042b8:	e000      	b.n	80042bc <_ntoa_long_long+0x6e>
 80042ba:	2361      	movs	r3, #97	@ 0x61
 80042bc:	2233      	movs	r2, #51	@ 0x33
 80042be:	18ba      	adds	r2, r7, r2
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	189b      	adds	r3, r3, r2
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	3b0a      	subs	r3, #10
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042cc:	1c59      	adds	r1, r3, #1
 80042ce:	6379      	str	r1, [r7, #52]	@ 0x34
 80042d0:	2110      	movs	r1, #16
 80042d2:	1879      	adds	r1, r7, r1
 80042d4:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80042d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042da:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80042dc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80042de:	f7fc f901 	bl	80004e4 <__aeabi_uldivmod>
 80042e2:	0002      	movs	r2, r0
 80042e4:	000b      	movs	r3, r1
 80042e6:	64ba      	str	r2, [r7, #72]	@ 0x48
 80042e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80042ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042ee:	4313      	orrs	r3, r2
 80042f0:	d002      	beq.n	80042f8 <_ntoa_long_long+0xaa>
 80042f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f4:	2b1f      	cmp	r3, #31
 80042f6:	d9c4      	bls.n	8004282 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80042f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042fa:	683d      	ldr	r5, [r7, #0]
 80042fc:	687c      	ldr	r4, [r7, #4]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004304:	9206      	str	r2, [sp, #24]
 8004306:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004308:	9205      	str	r2, [sp, #20]
 800430a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800430c:	9204      	str	r2, [sp, #16]
 800430e:	9303      	str	r3, [sp, #12]
 8004310:	2350      	movs	r3, #80	@ 0x50
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	2310      	movs	r3, #16
 800431e:	18fb      	adds	r3, r7, r3
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	002b      	movs	r3, r5
 8004324:	0022      	movs	r2, r4
 8004326:	f7ff fe53 	bl	8003fd0 <_ntoa_format>
 800432a:	0003      	movs	r3, r0
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b00e      	add	sp, #56	@ 0x38
 8004332:	bdb0      	pop	{r4, r5, r7, pc}

08004334 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004336:	b09d      	sub	sp, #116	@ 0x74
 8004338:	af06      	add	r7, sp, #24
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8004342:	2300      	movs	r3, #0
 8004344:	657b      	str	r3, [r7, #84]	@ 0x54
  double diff = 0.0;
 8004346:	2200      	movs	r2, #0
 8004348:	2300      	movs	r3, #0
 800434a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800434c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800434e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004350:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004352:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004354:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004356:	f7fc f879 	bl	800044c <__aeabi_dcmpeq>
 800435a:	1e03      	subs	r3, r0, #0
 800435c:	d112      	bne.n	8004384 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800435e:	683c      	ldr	r4, [r7, #0]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	9303      	str	r3, [sp, #12]
 800436e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004370:	9302      	str	r3, [sp, #8]
 8004372:	2303      	movs	r3, #3
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	4bbf      	ldr	r3, [pc, #764]	@ (8004674 <_ftoa+0x340>)
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	0023      	movs	r3, r4
 800437c:	f7ff fddb 	bl	8003f36 <_out_rev>
 8004380:	0003      	movs	r3, r0
 8004382:	e211      	b.n	80047a8 <_ftoa+0x474>
  if (value < -DBL_MAX)
 8004384:	2201      	movs	r2, #1
 8004386:	4252      	negs	r2, r2
 8004388:	4bbb      	ldr	r3, [pc, #748]	@ (8004678 <_ftoa+0x344>)
 800438a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800438c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800438e:	f7fc f863 	bl	8000458 <__aeabi_dcmplt>
 8004392:	1e03      	subs	r3, r0, #0
 8004394:	d012      	beq.n	80043bc <_ftoa+0x88>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004396:	683c      	ldr	r4, [r7, #0]
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	9303      	str	r3, [sp, #12]
 80043a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043a8:	9302      	str	r3, [sp, #8]
 80043aa:	2304      	movs	r3, #4
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	4bb3      	ldr	r3, [pc, #716]	@ (800467c <_ftoa+0x348>)
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	0023      	movs	r3, r4
 80043b4:	f7ff fdbf 	bl	8003f36 <_out_rev>
 80043b8:	0003      	movs	r3, r0
 80043ba:	e1f5      	b.n	80047a8 <_ftoa+0x474>
  if (value > DBL_MAX)
 80043bc:	2201      	movs	r2, #1
 80043be:	4252      	negs	r2, r2
 80043c0:	4baf      	ldr	r3, [pc, #700]	@ (8004680 <_ftoa+0x34c>)
 80043c2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80043c4:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80043c6:	f7fc f85b 	bl	8000480 <__aeabi_dcmpgt>
 80043ca:	1e03      	subs	r3, r0, #0
 80043cc:	d024      	beq.n	8004418 <_ftoa+0xe4>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80043ce:	2380      	movs	r3, #128	@ 0x80
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2204      	movs	r2, #4
 80043d6:	4013      	ands	r3, r2
 80043d8:	d001      	beq.n	80043de <_ftoa+0xaa>
 80043da:	4baa      	ldr	r3, [pc, #680]	@ (8004684 <_ftoa+0x350>)
 80043dc:	e000      	b.n	80043e0 <_ftoa+0xac>
 80043de:	4baa      	ldr	r3, [pc, #680]	@ (8004688 <_ftoa+0x354>)
 80043e0:	2280      	movs	r2, #128	@ 0x80
 80043e2:	18ba      	adds	r2, r7, r2
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	2104      	movs	r1, #4
 80043e8:	400a      	ands	r2, r1
 80043ea:	d001      	beq.n	80043f0 <_ftoa+0xbc>
 80043ec:	2204      	movs	r2, #4
 80043ee:	e000      	b.n	80043f2 <_ftoa+0xbe>
 80043f0:	2203      	movs	r2, #3
 80043f2:	683e      	ldr	r6, [r7, #0]
 80043f4:	687d      	ldr	r5, [r7, #4]
 80043f6:	68bc      	ldr	r4, [r7, #8]
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	2180      	movs	r1, #128	@ 0x80
 80043fc:	1879      	adds	r1, r7, r1
 80043fe:	6809      	ldr	r1, [r1, #0]
 8004400:	9103      	str	r1, [sp, #12]
 8004402:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004404:	9102      	str	r1, [sp, #8]
 8004406:	9201      	str	r2, [sp, #4]
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	0033      	movs	r3, r6
 800440c:	002a      	movs	r2, r5
 800440e:	0021      	movs	r1, r4
 8004410:	f7ff fd91 	bl	8003f36 <_out_rev>
 8004414:	0003      	movs	r3, r0
 8004416:	e1c7      	b.n	80047a8 <_ftoa+0x474>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8004418:	2200      	movs	r2, #0
 800441a:	4b9c      	ldr	r3, [pc, #624]	@ (800468c <_ftoa+0x358>)
 800441c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800441e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004420:	f7fc f82e 	bl	8000480 <__aeabi_dcmpgt>
 8004424:	1e03      	subs	r3, r0, #0
 8004426:	d107      	bne.n	8004438 <_ftoa+0x104>
 8004428:	2200      	movs	r2, #0
 800442a:	4b99      	ldr	r3, [pc, #612]	@ (8004690 <_ftoa+0x35c>)
 800442c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800442e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004430:	f7fc f812 	bl	8000458 <__aeabi_dcmplt>
 8004434:	1e03      	subs	r3, r0, #0
 8004436:	d015      	beq.n	8004464 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004438:	683d      	ldr	r5, [r7, #0]
 800443a:	687c      	ldr	r4, [r7, #4]
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	2380      	movs	r3, #128	@ 0x80
 8004442:	18fb      	adds	r3, r7, r3
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	9304      	str	r3, [sp, #16]
 8004448:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800444a:	9303      	str	r3, [sp, #12]
 800444c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800444e:	9302      	str	r3, [sp, #8]
 8004450:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004454:	9200      	str	r2, [sp, #0]
 8004456:	9301      	str	r3, [sp, #4]
 8004458:	002b      	movs	r3, r5
 800445a:	0022      	movs	r2, r4
 800445c:	f000 f9a8 	bl	80047b0 <_etoa>
 8004460:	0003      	movs	r3, r0
 8004462:	e1a1      	b.n	80047a8 <_ftoa+0x474>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8004464:	2453      	movs	r4, #83	@ 0x53
 8004466:	193b      	adds	r3, r7, r4
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
  if (value < 0) {
 800446c:	2200      	movs	r2, #0
 800446e:	2300      	movs	r3, #0
 8004470:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004472:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004474:	f7fb fff0 	bl	8000458 <__aeabi_dcmplt>
 8004478:	1e03      	subs	r3, r0, #0
 800447a:	d00c      	beq.n	8004496 <_ftoa+0x162>
    negative = true;
 800447c:	193b      	adds	r3, r7, r4
 800447e:	2201      	movs	r2, #1
 8004480:	701a      	strb	r2, [r3, #0]
    value = 0 - value;
 8004482:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004484:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004486:	2000      	movs	r0, #0
 8004488:	2100      	movs	r1, #0
 800448a:	f7fd fba5 	bl	8001bd8 <__aeabi_dsub>
 800448e:	0002      	movs	r2, r0
 8004490:	000b      	movs	r3, r1
 8004492:	673a      	str	r2, [r7, #112]	@ 0x70
 8004494:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8004496:	2380      	movs	r3, #128	@ 0x80
 8004498:	18fb      	adds	r3, r7, r3
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	2380      	movs	r3, #128	@ 0x80
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4013      	ands	r3, r2
 80044a2:	d10c      	bne.n	80044be <_ftoa+0x18a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80044a4:	2306      	movs	r3, #6
 80044a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80044a8:	e009      	b.n	80044be <_ftoa+0x18a>
    buf[len++] = '0';
 80044aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	657a      	str	r2, [r7, #84]	@ 0x54
 80044b0:	2210      	movs	r2, #16
 80044b2:	18ba      	adds	r2, r7, r2
 80044b4:	2130      	movs	r1, #48	@ 0x30
 80044b6:	54d1      	strb	r1, [r2, r3]
    prec--;
 80044b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044ba:	3b01      	subs	r3, #1
 80044bc:	67bb      	str	r3, [r7, #120]	@ 0x78
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80044be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c0:	2b1f      	cmp	r3, #31
 80044c2:	d802      	bhi.n	80044ca <_ftoa+0x196>
 80044c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044c6:	2b09      	cmp	r3, #9
 80044c8:	d8ef      	bhi.n	80044aa <_ftoa+0x176>
  }

  int whole = (int)value;
 80044ca:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044cc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044ce:	f7fd ff41 	bl	8002354 <__aeabi_d2iz>
 80044d2:	0003      	movs	r3, r0
 80044d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  double tmp = (value - whole) * pow10[prec];
 80044d6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80044d8:	f7fd ff78 	bl	80023cc <__aeabi_i2d>
 80044dc:	0002      	movs	r2, r0
 80044de:	000b      	movs	r3, r1
 80044e0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044e2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044e4:	f7fd fb78 	bl	8001bd8 <__aeabi_dsub>
 80044e8:	0002      	movs	r2, r0
 80044ea:	000b      	movs	r3, r1
 80044ec:	0010      	movs	r0, r2
 80044ee:	0019      	movs	r1, r3
 80044f0:	4a68      	ldr	r2, [pc, #416]	@ (8004694 <_ftoa+0x360>)
 80044f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	18d3      	adds	r3, r2, r3
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f7fd f8a4 	bl	8001648 <__aeabi_dmul>
 8004500:	0002      	movs	r2, r0
 8004502:	000b      	movs	r3, r1
 8004504:	633a      	str	r2, [r7, #48]	@ 0x30
 8004506:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned long frac = (unsigned long)tmp;
 8004508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800450a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800450c:	f7fc f80a 	bl	8000524 <__aeabi_d2uiz>
 8004510:	0003      	movs	r3, r0
 8004512:	64bb      	str	r3, [r7, #72]	@ 0x48
  diff = tmp - frac;
 8004514:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004516:	f7fd ff87 	bl	8002428 <__aeabi_ui2d>
 800451a:	0002      	movs	r2, r0
 800451c:	000b      	movs	r3, r1
 800451e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004520:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004522:	f7fd fb59 	bl	8001bd8 <__aeabi_dsub>
 8004526:	0002      	movs	r2, r0
 8004528:	000b      	movs	r3, r1
 800452a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800452c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (diff > 0.5) {
 800452e:	2200      	movs	r2, #0
 8004530:	4b59      	ldr	r3, [pc, #356]	@ (8004698 <_ftoa+0x364>)
 8004532:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004534:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004536:	f7fb ffa3 	bl	8000480 <__aeabi_dcmpgt>
 800453a:	1e03      	subs	r3, r0, #0
 800453c:	d015      	beq.n	800456a <_ftoa+0x236>
    ++frac;
 800453e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004540:	3301      	adds	r3, #1
 8004542:	64bb      	str	r3, [r7, #72]	@ 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8004544:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004546:	f7fd ff6f 	bl	8002428 <__aeabi_ui2d>
 800454a:	4a52      	ldr	r2, [pc, #328]	@ (8004694 <_ftoa+0x360>)
 800454c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	18d3      	adds	r3, r2, r3
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f7fb ff9d 	bl	8000494 <__aeabi_dcmpge>
 800455a:	1e03      	subs	r3, r0, #0
 800455c:	d017      	beq.n	800458e <_ftoa+0x25a>
      frac = 0;
 800455e:	2300      	movs	r3, #0
 8004560:	64bb      	str	r3, [r7, #72]	@ 0x48
      ++whole;
 8004562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004564:	3301      	adds	r3, #1
 8004566:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004568:	e011      	b.n	800458e <_ftoa+0x25a>
    }
  }
  else if (diff < 0.5) {
 800456a:	2200      	movs	r2, #0
 800456c:	4b4a      	ldr	r3, [pc, #296]	@ (8004698 <_ftoa+0x364>)
 800456e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004570:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004572:	f7fb ff71 	bl	8000458 <__aeabi_dcmplt>
 8004576:	1e03      	subs	r3, r0, #0
 8004578:	d109      	bne.n	800458e <_ftoa+0x25a>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 800457a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <_ftoa+0x254>
 8004580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004582:	2201      	movs	r2, #1
 8004584:	4013      	ands	r3, r2
 8004586:	d002      	beq.n	800458e <_ftoa+0x25a>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800458a:	3301      	adds	r3, #1
 800458c:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  if (prec == 0U) {
 800458e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004590:	2b00      	cmp	r3, #0
 8004592:	d12f      	bne.n	80045f4 <_ftoa+0x2c0>
    diff = value - (double)whole;
 8004594:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004596:	f7fd ff19 	bl	80023cc <__aeabi_i2d>
 800459a:	0002      	movs	r2, r0
 800459c:	000b      	movs	r3, r1
 800459e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80045a0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80045a2:	f7fd fb19 	bl	8001bd8 <__aeabi_dsub>
 80045a6:	0002      	movs	r2, r0
 80045a8:	000b      	movs	r3, r1
 80045aa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80045ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 80045ae:	2301      	movs	r3, #1
 80045b0:	1c1c      	adds	r4, r3, #0
 80045b2:	2200      	movs	r2, #0
 80045b4:	4b38      	ldr	r3, [pc, #224]	@ (8004698 <_ftoa+0x364>)
 80045b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045ba:	f7fb ff4d 	bl	8000458 <__aeabi_dcmplt>
 80045be:	1e03      	subs	r3, r0, #0
 80045c0:	d101      	bne.n	80045c6 <_ftoa+0x292>
 80045c2:	2300      	movs	r3, #0
 80045c4:	1c1c      	adds	r4, r3, #0
 80045c6:	b2e3      	uxtb	r3, r4
 80045c8:	2201      	movs	r2, #1
 80045ca:	4053      	eors	r3, r2
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d107      	bne.n	80045e2 <_ftoa+0x2ae>
 80045d2:	2200      	movs	r2, #0
 80045d4:	4b30      	ldr	r3, [pc, #192]	@ (8004698 <_ftoa+0x364>)
 80045d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045da:	f7fb ff51 	bl	8000480 <__aeabi_dcmpgt>
 80045de:	1e03      	subs	r3, r0, #0
 80045e0:	d046      	beq.n	8004670 <_ftoa+0x33c>
 80045e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e4:	2201      	movs	r2, #1
 80045e6:	4013      	ands	r3, r2
 80045e8:	d100      	bne.n	80045ec <_ftoa+0x2b8>
 80045ea:	e070      	b.n	80046ce <_ftoa+0x39a>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80045ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ee:	3301      	adds	r3, #1
 80045f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045f2:	e06c      	b.n	80046ce <_ftoa+0x39a>
    }
  }
  else {
    unsigned int count = prec;
 80045f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045f6:	647b      	str	r3, [r7, #68]	@ 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80045f8:	e01b      	b.n	8004632 <_ftoa+0x2fe>
      --count;
 80045fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045fc:	3b01      	subs	r3, #1
 80045fe:	647b      	str	r3, [r7, #68]	@ 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8004600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004602:	210a      	movs	r1, #10
 8004604:	0018      	movs	r0, r3
 8004606:	f7fb fe21 	bl	800024c <__aeabi_uidivmod>
 800460a:	000b      	movs	r3, r1
 800460c:	b2da      	uxtb	r2, r3
 800460e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004610:	1c59      	adds	r1, r3, #1
 8004612:	6579      	str	r1, [r7, #84]	@ 0x54
 8004614:	3230      	adds	r2, #48	@ 0x30
 8004616:	b2d1      	uxtb	r1, r2
 8004618:	2210      	movs	r2, #16
 800461a:	18ba      	adds	r2, r7, r2
 800461c:	54d1      	strb	r1, [r2, r3]
      if (!(frac /= 10U)) {
 800461e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004620:	210a      	movs	r1, #10
 8004622:	0018      	movs	r0, r3
 8004624:	f7fb fd8c 	bl	8000140 <__udivsi3>
 8004628:	0003      	movs	r3, r0
 800462a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800462c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <_ftoa+0x306>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	2b1f      	cmp	r3, #31
 8004636:	d9e0      	bls.n	80045fa <_ftoa+0x2c6>
 8004638:	e008      	b.n	800464c <_ftoa+0x318>
        break;
 800463a:	46c0      	nop			@ (mov r8, r8)
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800463c:	e006      	b.n	800464c <_ftoa+0x318>
      buf[len++] = '0';
 800463e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	657a      	str	r2, [r7, #84]	@ 0x54
 8004644:	2210      	movs	r2, #16
 8004646:	18ba      	adds	r2, r7, r2
 8004648:	2130      	movs	r1, #48	@ 0x30
 800464a:	54d1      	strb	r1, [r2, r3]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800464c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800464e:	2b1f      	cmp	r3, #31
 8004650:	d804      	bhi.n	800465c <_ftoa+0x328>
 8004652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004654:	1e5a      	subs	r2, r3, #1
 8004656:	647a      	str	r2, [r7, #68]	@ 0x44
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1f0      	bne.n	800463e <_ftoa+0x30a>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800465c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465e:	2b1f      	cmp	r3, #31
 8004660:	d835      	bhi.n	80046ce <_ftoa+0x39a>
      // add decimal
      buf[len++] = '.';
 8004662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	657a      	str	r2, [r7, #84]	@ 0x54
 8004668:	2210      	movs	r2, #16
 800466a:	18ba      	adds	r2, r7, r2
 800466c:	212e      	movs	r1, #46	@ 0x2e
 800466e:	54d1      	strb	r1, [r2, r3]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004670:	e02d      	b.n	80046ce <_ftoa+0x39a>
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	0800de68 	.word	0x0800de68
 8004678:	ffefffff 	.word	0xffefffff
 800467c:	0800de6c 	.word	0x0800de6c
 8004680:	7fefffff 	.word	0x7fefffff
 8004684:	0800de74 	.word	0x0800de74
 8004688:	0800de7c 	.word	0x0800de7c
 800468c:	41cdcd65 	.word	0x41cdcd65
 8004690:	c1cdcd65 	.word	0xc1cdcd65
 8004694:	0800e0a0 	.word	0x0800e0a0
 8004698:	3fe00000 	.word	0x3fe00000
    buf[len++] = (char)(48 + (whole % 10));
 800469c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800469e:	210a      	movs	r1, #10
 80046a0:	0018      	movs	r0, r3
 80046a2:	f7fb febd 	bl	8000420 <__aeabi_idivmod>
 80046a6:	000b      	movs	r3, r1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046ac:	1c59      	adds	r1, r3, #1
 80046ae:	6579      	str	r1, [r7, #84]	@ 0x54
 80046b0:	3230      	adds	r2, #48	@ 0x30
 80046b2:	b2d1      	uxtb	r1, r2
 80046b4:	2210      	movs	r2, #16
 80046b6:	18ba      	adds	r2, r7, r2
 80046b8:	54d1      	strb	r1, [r2, r3]
    if (!(whole /= 10)) {
 80046ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046bc:	210a      	movs	r1, #10
 80046be:	0018      	movs	r0, r3
 80046c0:	f7fb fdc8 	bl	8000254 <__divsi3>
 80046c4:	0003      	movs	r3, r0
 80046c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <_ftoa+0x3a2>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80046ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046d0:	2b1f      	cmp	r3, #31
 80046d2:	d9e3      	bls.n	800469c <_ftoa+0x368>
 80046d4:	e000      	b.n	80046d8 <_ftoa+0x3a4>
      break;
 80046d6:	46c0      	nop			@ (mov r8, r8)
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80046d8:	2180      	movs	r1, #128	@ 0x80
 80046da:	187b      	adds	r3, r7, r1
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2202      	movs	r2, #2
 80046e0:	4013      	ands	r3, r2
 80046e2:	d123      	bne.n	800472c <_ftoa+0x3f8>
 80046e4:	187b      	adds	r3, r7, r1
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2201      	movs	r2, #1
 80046ea:	4013      	ands	r3, r2
 80046ec:	d01e      	beq.n	800472c <_ftoa+0x3f8>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80046ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d014      	beq.n	800471e <_ftoa+0x3ea>
 80046f4:	2353      	movs	r3, #83	@ 0x53
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d104      	bne.n	8004708 <_ftoa+0x3d4>
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	220c      	movs	r2, #12
 8004704:	4013      	ands	r3, r2
 8004706:	d00a      	beq.n	800471e <_ftoa+0x3ea>
      width--;
 8004708:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800470a:	3b01      	subs	r3, #1
 800470c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800470e:	e006      	b.n	800471e <_ftoa+0x3ea>
      buf[len++] = '0';
 8004710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	657a      	str	r2, [r7, #84]	@ 0x54
 8004716:	2210      	movs	r2, #16
 8004718:	18ba      	adds	r2, r7, r2
 800471a:	2130      	movs	r1, #48	@ 0x30
 800471c:	54d1      	strb	r1, [r2, r3]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800471e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004720:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004722:	429a      	cmp	r2, r3
 8004724:	d202      	bcs.n	800472c <_ftoa+0x3f8>
 8004726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004728:	2b1f      	cmp	r3, #31
 800472a:	d9f1      	bls.n	8004710 <_ftoa+0x3dc>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800472c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800472e:	2b1f      	cmp	r3, #31
 8004730:	d827      	bhi.n	8004782 <_ftoa+0x44e>
    if (negative) {
 8004732:	2353      	movs	r3, #83	@ 0x53
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d007      	beq.n	800474c <_ftoa+0x418>
      buf[len++] = '-';
 800473c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	657a      	str	r2, [r7, #84]	@ 0x54
 8004742:	2210      	movs	r2, #16
 8004744:	18ba      	adds	r2, r7, r2
 8004746:	212d      	movs	r1, #45	@ 0x2d
 8004748:	54d1      	strb	r1, [r2, r3]
 800474a:	e01a      	b.n	8004782 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_PLUS) {
 800474c:	2380      	movs	r3, #128	@ 0x80
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2204      	movs	r2, #4
 8004754:	4013      	ands	r3, r2
 8004756:	d007      	beq.n	8004768 <_ftoa+0x434>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8004758:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	657a      	str	r2, [r7, #84]	@ 0x54
 800475e:	2210      	movs	r2, #16
 8004760:	18ba      	adds	r2, r7, r2
 8004762:	212b      	movs	r1, #43	@ 0x2b
 8004764:	54d1      	strb	r1, [r2, r3]
 8004766:	e00c      	b.n	8004782 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_SPACE) {
 8004768:	2380      	movs	r3, #128	@ 0x80
 800476a:	18fb      	adds	r3, r7, r3
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2208      	movs	r2, #8
 8004770:	4013      	ands	r3, r2
 8004772:	d006      	beq.n	8004782 <_ftoa+0x44e>
      buf[len++] = ' ';
 8004774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	657a      	str	r2, [r7, #84]	@ 0x54
 800477a:	2210      	movs	r2, #16
 800477c:	18ba      	adds	r2, r7, r2
 800477e:	2120      	movs	r1, #32
 8004780:	54d1      	strb	r1, [r2, r3]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004782:	683c      	ldr	r4, [r7, #0]
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	68b9      	ldr	r1, [r7, #8]
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	2380      	movs	r3, #128	@ 0x80
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	9303      	str	r3, [sp, #12]
 8004792:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004794:	9302      	str	r3, [sp, #8]
 8004796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004798:	9301      	str	r3, [sp, #4]
 800479a:	2310      	movs	r3, #16
 800479c:	18fb      	adds	r3, r7, r3
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	0023      	movs	r3, r4
 80047a2:	f7ff fbc8 	bl	8003f36 <_out_rev>
 80047a6:	0003      	movs	r3, r0
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b017      	add	sp, #92	@ 0x5c
 80047ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047b0 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80047b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047b2:	b0a7      	sub	sp, #156	@ 0x9c
 80047b4:	af06      	add	r7, sp, #24
 80047b6:	6478      	str	r0, [r7, #68]	@ 0x44
 80047b8:	6439      	str	r1, [r7, #64]	@ 0x40
 80047ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80047be:	2698      	movs	r6, #152	@ 0x98
 80047c0:	19bb      	adds	r3, r7, r6
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	19b9      	adds	r1, r7, r6
 80047c8:	6808      	ldr	r0, [r1, #0]
 80047ca:	6849      	ldr	r1, [r1, #4]
 80047cc:	f7fb fe3e 	bl	800044c <__aeabi_dcmpeq>
 80047d0:	1e03      	subs	r3, r0, #0
 80047d2:	d013      	beq.n	80047fc <_etoa+0x4c>
 80047d4:	2201      	movs	r2, #1
 80047d6:	4252      	negs	r2, r2
 80047d8:	4bda      	ldr	r3, [pc, #872]	@ (8004b44 <_etoa+0x394>)
 80047da:	19b9      	adds	r1, r7, r6
 80047dc:	6808      	ldr	r0, [r1, #0]
 80047de:	6849      	ldr	r1, [r1, #4]
 80047e0:	f7fb fe4e 	bl	8000480 <__aeabi_dcmpgt>
 80047e4:	1e03      	subs	r3, r0, #0
 80047e6:	d109      	bne.n	80047fc <_etoa+0x4c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	4252      	negs	r2, r2
 80047ec:	4bd6      	ldr	r3, [pc, #856]	@ (8004b48 <_etoa+0x398>)
 80047ee:	19b9      	adds	r1, r7, r6
 80047f0:	6808      	ldr	r0, [r1, #0]
 80047f2:	6849      	ldr	r1, [r1, #4]
 80047f4:	f7fb fe30 	bl	8000458 <__aeabi_dcmplt>
 80047f8:	1e03      	subs	r3, r0, #0
 80047fa:	d01b      	beq.n	8004834 <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80047fc:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 80047fe:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004802:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004804:	23a8      	movs	r3, #168	@ 0xa8
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	9304      	str	r3, [sp, #16]
 800480c:	23a4      	movs	r3, #164	@ 0xa4
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	9303      	str	r3, [sp, #12]
 8004814:	23a0      	movs	r3, #160	@ 0xa0
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	9302      	str	r3, [sp, #8]
 800481c:	2398      	movs	r3, #152	@ 0x98
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	9200      	str	r2, [sp, #0]
 8004826:	9301      	str	r3, [sp, #4]
 8004828:	002b      	movs	r3, r5
 800482a:	0022      	movs	r2, r4
 800482c:	f7ff fd82 	bl	8004334 <_ftoa>
 8004830:	0003      	movs	r3, r0
 8004832:	e272      	b.n	8004d1a <_etoa+0x56a>
  }

  // determine the sign
  const bool negative = value < 0;
 8004834:	233b      	movs	r3, #59	@ 0x3b
 8004836:	2238      	movs	r2, #56	@ 0x38
 8004838:	189b      	adds	r3, r3, r2
 800483a:	19de      	adds	r6, r3, r7
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
 8004840:	2200      	movs	r2, #0
 8004842:	2300      	movs	r3, #0
 8004844:	2198      	movs	r1, #152	@ 0x98
 8004846:	1879      	adds	r1, r7, r1
 8004848:	6808      	ldr	r0, [r1, #0]
 800484a:	6849      	ldr	r1, [r1, #4]
 800484c:	f7fb fe04 	bl	8000458 <__aeabi_dcmplt>
 8004850:	1e03      	subs	r3, r0, #0
 8004852:	d101      	bne.n	8004858 <_etoa+0xa8>
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	7033      	strb	r3, [r6, #0]
  if (negative) {
 800485c:	233b      	movs	r3, #59	@ 0x3b
 800485e:	2238      	movs	r2, #56	@ 0x38
 8004860:	189b      	adds	r3, r3, r2
 8004862:	19db      	adds	r3, r3, r7
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00f      	beq.n	800488a <_etoa+0xda>
    value = -value;
 800486a:	2198      	movs	r1, #152	@ 0x98
 800486c:	187b      	adds	r3, r7, r1
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	239c      	movs	r3, #156	@ 0x9c
 8004874:	18fb      	adds	r3, r7, r3
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	2380      	movs	r3, #128	@ 0x80
 800487a:	061b      	lsls	r3, r3, #24
 800487c:	4053      	eors	r3, r2
 800487e:	607b      	str	r3, [r7, #4]
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	1879      	adds	r1, r7, r1
 8004886:	600a      	str	r2, [r1, #0]
 8004888:	604b      	str	r3, [r1, #4]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 800488a:	23a8      	movs	r3, #168	@ 0xa8
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	2380      	movs	r3, #128	@ 0x80
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4013      	ands	r3, r2
 8004896:	d103      	bne.n	80048a0 <_etoa+0xf0>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004898:	2306      	movs	r3, #6
 800489a:	22a0      	movs	r2, #160	@ 0xa0
 800489c:	18ba      	adds	r2, r7, r2
 800489e:	6013      	str	r3, [r2, #0]
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80048a0:	2698      	movs	r6, #152	@ 0x98
 80048a2:	19bb      	adds	r3, r7, r6
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80048aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80048ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048b0:	0d1b      	lsrs	r3, r3, #20
 80048b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048b4:	2300      	movs	r3, #0
 80048b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ba:	055b      	lsls	r3, r3, #21
 80048bc:	0d5b      	lsrs	r3, r3, #21
 80048be:	4aa3      	ldr	r2, [pc, #652]	@ (8004b4c <_etoa+0x39c>)
 80048c0:	4694      	mov	ip, r2
 80048c2:	4463      	add	r3, ip
 80048c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80048c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048ca:	2100      	movs	r1, #0
 80048cc:	0010      	movs	r0, r2
 80048ce:	4388      	bics	r0, r1
 80048d0:	0004      	movs	r4, r0
 80048d2:	031b      	lsls	r3, r3, #12
 80048d4:	0b1d      	lsrs	r5, r3, #12
 80048d6:	2300      	movs	r3, #0
 80048d8:	4323      	orrs	r3, r4
 80048da:	623b      	str	r3, [r7, #32]
 80048dc:	4b9c      	ldr	r3, [pc, #624]	@ (8004b50 <_etoa+0x3a0>)
 80048de:	432b      	orrs	r3, r5
 80048e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80048e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048e8:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80048ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80048ec:	f7fd fd6e 	bl	80023cc <__aeabi_i2d>
 80048f0:	4a98      	ldr	r2, [pc, #608]	@ (8004b54 <_etoa+0x3a4>)
 80048f2:	4b99      	ldr	r3, [pc, #612]	@ (8004b58 <_etoa+0x3a8>)
 80048f4:	f7fc fea8 	bl	8001648 <__aeabi_dmul>
 80048f8:	0002      	movs	r2, r0
 80048fa:	000b      	movs	r3, r1
 80048fc:	0010      	movs	r0, r2
 80048fe:	0019      	movs	r1, r3
 8004900:	4a96      	ldr	r2, [pc, #600]	@ (8004b5c <_etoa+0x3ac>)
 8004902:	4b97      	ldr	r3, [pc, #604]	@ (8004b60 <_etoa+0x3b0>)
 8004904:	f7fb fef8 	bl	80006f8 <__aeabi_dadd>
 8004908:	0002      	movs	r2, r0
 800490a:	000b      	movs	r3, r1
 800490c:	0014      	movs	r4, r2
 800490e:	001d      	movs	r5, r3
 8004910:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004912:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004914:	2200      	movs	r2, #0
 8004916:	4b93      	ldr	r3, [pc, #588]	@ (8004b64 <_etoa+0x3b4>)
 8004918:	f7fd f95e 	bl	8001bd8 <__aeabi_dsub>
 800491c:	0002      	movs	r2, r0
 800491e:	000b      	movs	r3, r1
 8004920:	0010      	movs	r0, r2
 8004922:	0019      	movs	r1, r3
 8004924:	4a90      	ldr	r2, [pc, #576]	@ (8004b68 <_etoa+0x3b8>)
 8004926:	4b91      	ldr	r3, [pc, #580]	@ (8004b6c <_etoa+0x3bc>)
 8004928:	f7fc fe8e 	bl	8001648 <__aeabi_dmul>
 800492c:	0002      	movs	r2, r0
 800492e:	000b      	movs	r3, r1
 8004930:	0020      	movs	r0, r4
 8004932:	0029      	movs	r1, r5
 8004934:	f7fb fee0 	bl	80006f8 <__aeabi_dadd>
 8004938:	0002      	movs	r2, r0
 800493a:	000b      	movs	r3, r1
 800493c:	0010      	movs	r0, r2
 800493e:	0019      	movs	r1, r3
 8004940:	f7fd fd08 	bl	8002354 <__aeabi_d2iz>
 8004944:	0003      	movs	r3, r0
 8004946:	67fb      	str	r3, [r7, #124]	@ 0x7c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004948:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800494a:	f7fd fd3f 	bl	80023cc <__aeabi_i2d>
 800494e:	4a88      	ldr	r2, [pc, #544]	@ (8004b70 <_etoa+0x3c0>)
 8004950:	4b88      	ldr	r3, [pc, #544]	@ (8004b74 <_etoa+0x3c4>)
 8004952:	f7fc fe79 	bl	8001648 <__aeabi_dmul>
 8004956:	0002      	movs	r2, r0
 8004958:	000b      	movs	r3, r1
 800495a:	0010      	movs	r0, r2
 800495c:	0019      	movs	r1, r3
 800495e:	2200      	movs	r2, #0
 8004960:	4b85      	ldr	r3, [pc, #532]	@ (8004b78 <_etoa+0x3c8>)
 8004962:	f7fb fec9 	bl	80006f8 <__aeabi_dadd>
 8004966:	0002      	movs	r2, r0
 8004968:	000b      	movs	r3, r1
 800496a:	0010      	movs	r0, r2
 800496c:	0019      	movs	r1, r3
 800496e:	f7fd fcf1 	bl	8002354 <__aeabi_d2iz>
 8004972:	0003      	movs	r3, r0
 8004974:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004976:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004978:	f7fd fd28 	bl	80023cc <__aeabi_i2d>
 800497c:	4a7f      	ldr	r2, [pc, #508]	@ (8004b7c <_etoa+0x3cc>)
 800497e:	4b80      	ldr	r3, [pc, #512]	@ (8004b80 <_etoa+0x3d0>)
 8004980:	f7fc fe62 	bl	8001648 <__aeabi_dmul>
 8004984:	0002      	movs	r2, r0
 8004986:	000b      	movs	r3, r1
 8004988:	0014      	movs	r4, r2
 800498a:	001d      	movs	r5, r3
 800498c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800498e:	f7fd fd1d 	bl	80023cc <__aeabi_i2d>
 8004992:	4a7c      	ldr	r2, [pc, #496]	@ (8004b84 <_etoa+0x3d4>)
 8004994:	4b7c      	ldr	r3, [pc, #496]	@ (8004b88 <_etoa+0x3d8>)
 8004996:	f7fc fe57 	bl	8001648 <__aeabi_dmul>
 800499a:	0002      	movs	r2, r0
 800499c:	000b      	movs	r3, r1
 800499e:	0020      	movs	r0, r4
 80049a0:	0029      	movs	r1, r5
 80049a2:	f7fd f919 	bl	8001bd8 <__aeabi_dsub>
 80049a6:	0002      	movs	r2, r0
 80049a8:	000b      	movs	r3, r1
 80049aa:	663a      	str	r2, [r7, #96]	@ 0x60
 80049ac:	667b      	str	r3, [r7, #100]	@ 0x64
  const double z2 = z * z;
 80049ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80049b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049b2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80049b4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80049b6:	f7fc fe47 	bl	8001648 <__aeabi_dmul>
 80049ba:	0002      	movs	r2, r0
 80049bc:	000b      	movs	r3, r1
 80049be:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80049c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049c4:	4a71      	ldr	r2, [pc, #452]	@ (8004b8c <_etoa+0x3dc>)
 80049c6:	4694      	mov	ip, r2
 80049c8:	4463      	add	r3, ip
 80049ca:	61bb      	str	r3, [r7, #24]
 80049cc:	17db      	asrs	r3, r3, #31
 80049ce:	61fb      	str	r3, [r7, #28]
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	051b      	lsls	r3, r3, #20
 80049d4:	617b      	str	r3, [r7, #20]
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	697c      	ldr	r4, [r7, #20]
 80049de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049e0:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80049e2:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80049e4:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 80049e6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80049e8:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80049ea:	0002      	movs	r2, r0
 80049ec:	000b      	movs	r3, r1
 80049ee:	f7fb fe83 	bl	80006f8 <__aeabi_dadd>
 80049f2:	0002      	movs	r2, r0
 80049f4:	000b      	movs	r3, r1
 80049f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80049fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049fe:	2000      	movs	r0, #0
 8004a00:	2180      	movs	r1, #128	@ 0x80
 8004a02:	05c9      	lsls	r1, r1, #23
 8004a04:	f7fd f8e8 	bl	8001bd8 <__aeabi_dsub>
 8004a08:	0002      	movs	r2, r0
 8004a0a:	000b      	movs	r3, r1
 8004a0c:	623a      	str	r2, [r7, #32]
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a10:	2200      	movs	r2, #0
 8004a12:	4b5f      	ldr	r3, [pc, #380]	@ (8004b90 <_etoa+0x3e0>)
 8004a14:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a16:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a18:	f7fc f9d2 	bl	8000dc0 <__aeabi_ddiv>
 8004a1c:	0002      	movs	r2, r0
 8004a1e:	000b      	movs	r3, r1
 8004a20:	0010      	movs	r0, r2
 8004a22:	0019      	movs	r1, r3
 8004a24:	2200      	movs	r2, #0
 8004a26:	4b5b      	ldr	r3, [pc, #364]	@ (8004b94 <_etoa+0x3e4>)
 8004a28:	f7fb fe66 	bl	80006f8 <__aeabi_dadd>
 8004a2c:	0002      	movs	r2, r0
 8004a2e:	000b      	movs	r3, r1
 8004a30:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a32:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a34:	f7fc f9c4 	bl	8000dc0 <__aeabi_ddiv>
 8004a38:	0002      	movs	r2, r0
 8004a3a:	000b      	movs	r3, r1
 8004a3c:	0010      	movs	r0, r2
 8004a3e:	0019      	movs	r1, r3
 8004a40:	2200      	movs	r2, #0
 8004a42:	4b55      	ldr	r3, [pc, #340]	@ (8004b98 <_etoa+0x3e8>)
 8004a44:	f7fb fe58 	bl	80006f8 <__aeabi_dadd>
 8004a48:	0002      	movs	r2, r0
 8004a4a:	000b      	movs	r3, r1
 8004a4c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a4e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a50:	f7fc f9b6 	bl	8000dc0 <__aeabi_ddiv>
 8004a54:	0002      	movs	r2, r0
 8004a56:	000b      	movs	r3, r1
 8004a58:	6a38      	ldr	r0, [r7, #32]
 8004a5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5c:	f7fb fe4c 	bl	80006f8 <__aeabi_dadd>
 8004a60:	0002      	movs	r2, r0
 8004a62:	000b      	movs	r3, r1
 8004a64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a68:	f7fc f9aa 	bl	8000dc0 <__aeabi_ddiv>
 8004a6c:	0002      	movs	r2, r0
 8004a6e:	000b      	movs	r3, r1
 8004a70:	0010      	movs	r0, r2
 8004a72:	0019      	movs	r1, r3
 8004a74:	2200      	movs	r2, #0
 8004a76:	4b36      	ldr	r3, [pc, #216]	@ (8004b50 <_etoa+0x3a0>)
 8004a78:	f7fb fe3e 	bl	80006f8 <__aeabi_dadd>
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	000b      	movs	r3, r1
 8004a80:	0020      	movs	r0, r4
 8004a82:	0029      	movs	r1, r5
 8004a84:	f7fc fde0 	bl	8001648 <__aeabi_dmul>
 8004a88:	0002      	movs	r2, r0
 8004a8a:	000b      	movs	r3, r1
 8004a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // correct for rounding errors
  if (value < conv.F) {
 8004a90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a94:	19b9      	adds	r1, r7, r6
 8004a96:	6808      	ldr	r0, [r1, #0]
 8004a98:	6849      	ldr	r1, [r1, #4]
 8004a9a:	f7fb fcdd 	bl	8000458 <__aeabi_dcmplt>
 8004a9e:	1e03      	subs	r3, r0, #0
 8004aa0:	d00c      	beq.n	8004abc <_etoa+0x30c>
    expval--;
 8004aa2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    conv.F /= 10;
 8004aa8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004aaa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004aac:	2200      	movs	r2, #0
 8004aae:	4b39      	ldr	r3, [pc, #228]	@ (8004b94 <_etoa+0x3e4>)
 8004ab0:	f7fc f986 	bl	8000dc0 <__aeabi_ddiv>
 8004ab4:	0002      	movs	r2, r0
 8004ab6:	000b      	movs	r3, r1
 8004ab8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004abc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004abe:	2b63      	cmp	r3, #99	@ 0x63
 8004ac0:	dc04      	bgt.n	8004acc <_etoa+0x31c>
 8004ac2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ac4:	3363      	adds	r3, #99	@ 0x63
 8004ac6:	db01      	blt.n	8004acc <_etoa+0x31c>
 8004ac8:	2304      	movs	r3, #4
 8004aca:	e000      	b.n	8004ace <_etoa+0x31e>
 8004acc:	2305      	movs	r3, #5
 8004ace:	67bb      	str	r3, [r7, #120]	@ 0x78

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004ad0:	23a8      	movs	r3, #168	@ 0xa8
 8004ad2:	18fb      	adds	r3, r7, r3
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	2380      	movs	r3, #128	@ 0x80
 8004ad8:	011b      	lsls	r3, r3, #4
 8004ada:	4013      	ands	r3, r2
 8004adc:	d100      	bne.n	8004ae0 <_etoa+0x330>
 8004ade:	e074      	b.n	8004bca <_etoa+0x41a>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b9c <_etoa+0x3ec>)
 8004ae2:	4b2f      	ldr	r3, [pc, #188]	@ (8004ba0 <_etoa+0x3f0>)
 8004ae4:	2498      	movs	r4, #152	@ 0x98
 8004ae6:	1939      	adds	r1, r7, r4
 8004ae8:	6808      	ldr	r0, [r1, #0]
 8004aea:	6849      	ldr	r1, [r1, #4]
 8004aec:	f7fb fcd2 	bl	8000494 <__aeabi_dcmpge>
 8004af0:	1e03      	subs	r3, r0, #0
 8004af2:	d059      	beq.n	8004ba8 <_etoa+0x3f8>
 8004af4:	2200      	movs	r2, #0
 8004af6:	4b2b      	ldr	r3, [pc, #172]	@ (8004ba4 <_etoa+0x3f4>)
 8004af8:	1939      	adds	r1, r7, r4
 8004afa:	6808      	ldr	r0, [r1, #0]
 8004afc:	6849      	ldr	r1, [r1, #4]
 8004afe:	f7fb fcab 	bl	8000458 <__aeabi_dcmplt>
 8004b02:	1e03      	subs	r3, r0, #0
 8004b04:	d050      	beq.n	8004ba8 <_etoa+0x3f8>
      if ((int)prec > expval) {
 8004b06:	21a0      	movs	r1, #160	@ 0xa0
 8004b08:	187b      	adds	r3, r7, r1
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	da07      	bge.n	8004b22 <_etoa+0x372>
        prec = (unsigned)((int)prec - expval - 1);
 8004b12:	187b      	adds	r3, r7, r1
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	187a      	adds	r2, r7, r1
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	e003      	b.n	8004b2a <_etoa+0x37a>
      }
      else {
        prec = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	22a0      	movs	r2, #160	@ 0xa0
 8004b26:	18ba      	adds	r2, r7, r2
 8004b28:	6013      	str	r3, [r2, #0]
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004b2a:	21a8      	movs	r1, #168	@ 0xa8
 8004b2c:	187b      	adds	r3, r7, r1
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2280      	movs	r2, #128	@ 0x80
 8004b32:	00d2      	lsls	r2, r2, #3
 8004b34:	4313      	orrs	r3, r2
 8004b36:	187a      	adds	r2, r7, r1
 8004b38:	6013      	str	r3, [r2, #0]
      // no characters in exponent
      minwidth = 0U;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	67bb      	str	r3, [r7, #120]	@ 0x78
      expval   = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b42:	e042      	b.n	8004bca <_etoa+0x41a>
 8004b44:	7fefffff 	.word	0x7fefffff
 8004b48:	ffefffff 	.word	0xffefffff
 8004b4c:	fffffc01 	.word	0xfffffc01
 8004b50:	3ff00000 	.word	0x3ff00000
 8004b54:	509f79fb 	.word	0x509f79fb
 8004b58:	3fd34413 	.word	0x3fd34413
 8004b5c:	8b60c8b3 	.word	0x8b60c8b3
 8004b60:	3fc68a28 	.word	0x3fc68a28
 8004b64:	3ff80000 	.word	0x3ff80000
 8004b68:	636f4361 	.word	0x636f4361
 8004b6c:	3fd287a7 	.word	0x3fd287a7
 8004b70:	0979a371 	.word	0x0979a371
 8004b74:	400a934f 	.word	0x400a934f
 8004b78:	3fe00000 	.word	0x3fe00000
 8004b7c:	bbb55516 	.word	0xbbb55516
 8004b80:	40026bb1 	.word	0x40026bb1
 8004b84:	fefa39ef 	.word	0xfefa39ef
 8004b88:	3fe62e42 	.word	0x3fe62e42
 8004b8c:	000003ff 	.word	0x000003ff
 8004b90:	402c0000 	.word	0x402c0000
 8004b94:	40240000 	.word	0x40240000
 8004b98:	40180000 	.word	0x40180000
 8004b9c:	eb1c432d 	.word	0xeb1c432d
 8004ba0:	3f1a36e2 	.word	0x3f1a36e2
 8004ba4:	412e8480 	.word	0x412e8480
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8004ba8:	21a0      	movs	r1, #160	@ 0xa0
 8004baa:	187b      	adds	r3, r7, r1
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <_etoa+0x41a>
 8004bb2:	23a8      	movs	r3, #168	@ 0xa8
 8004bb4:	18fb      	adds	r3, r7, r3
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	2380      	movs	r3, #128	@ 0x80
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	d004      	beq.n	8004bca <_etoa+0x41a>
        --prec;
 8004bc0:	187b      	adds	r3, r7, r1
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	187a      	adds	r2, r7, r1
 8004bc8:	6013      	str	r3, [r2, #0]
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004bca:	22a4      	movs	r2, #164	@ 0xa4
 8004bcc:	18bb      	adds	r3, r7, r2
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (width > minwidth) {
 8004bd2:	18bb      	adds	r3, r7, r2
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d904      	bls.n	8004be6 <_etoa+0x436>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004bdc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004bde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004be4:	e001      	b.n	8004bea <_etoa+0x43a>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004bea:	23a8      	movs	r3, #168	@ 0xa8
 8004bec:	18fb      	adds	r3, r7, r3
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <_etoa+0x450>
 8004bf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d001      	beq.n	8004c00 <_etoa+0x450>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // rescale the float value
  if (expval) {
 8004c00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00c      	beq.n	8004c20 <_etoa+0x470>
    value /= conv.F;
 8004c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c0a:	2498      	movs	r4, #152	@ 0x98
 8004c0c:	1939      	adds	r1, r7, r4
 8004c0e:	6808      	ldr	r0, [r1, #0]
 8004c10:	6849      	ldr	r1, [r1, #4]
 8004c12:	f7fc f8d5 	bl	8000dc0 <__aeabi_ddiv>
 8004c16:	0002      	movs	r2, r0
 8004c18:	000b      	movs	r3, r1
 8004c1a:	1939      	adds	r1, r7, r4
 8004c1c:	600a      	str	r2, [r1, #0]
 8004c1e:	604b      	str	r3, [r1, #4]
  }

  // output the floating part
  const size_t start_idx = idx;
 8004c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c22:	657b      	str	r3, [r7, #84]	@ 0x54
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004c24:	233b      	movs	r3, #59	@ 0x3b
 8004c26:	2238      	movs	r2, #56	@ 0x38
 8004c28:	189b      	adds	r3, r3, r2
 8004c2a:	19db      	adds	r3, r3, r7
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <_etoa+0x49a>
 8004c32:	2398      	movs	r3, #152	@ 0x98
 8004c34:	18fb      	adds	r3, r7, r3
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c3a:	239c      	movs	r3, #156	@ 0x9c
 8004c3c:	18fb      	adds	r3, r7, r3
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2280      	movs	r2, #128	@ 0x80
 8004c42:	0612      	lsls	r2, r2, #24
 8004c44:	405a      	eors	r2, r3
 8004c46:	637a      	str	r2, [r7, #52]	@ 0x34
 8004c48:	e005      	b.n	8004c56 <_etoa+0x4a6>
 8004c4a:	2398      	movs	r3, #152	@ 0x98
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	685c      	ldr	r4, [r3, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c54:	637c      	str	r4, [r7, #52]	@ 0x34
 8004c56:	23a8      	movs	r3, #168	@ 0xa8
 8004c58:	18fa      	adds	r2, r7, r3
 8004c5a:	6813      	ldr	r3, [r2, #0]
 8004c5c:	4a31      	ldr	r2, [pc, #196]	@ (8004d24 <_etoa+0x574>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 8004c62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c66:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004c68:	9304      	str	r3, [sp, #16]
 8004c6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c6c:	9303      	str	r3, [sp, #12]
 8004c6e:	25a0      	movs	r5, #160	@ 0xa0
 8004c70:	197d      	adds	r5, r7, r5
 8004c72:	682b      	ldr	r3, [r5, #0]
 8004c74:	9302      	str	r3, [sp, #8]
 8004c76:	6b3d      	ldr	r5, [r7, #48]	@ 0x30
 8004c78:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8004c7a:	9500      	str	r5, [sp, #0]
 8004c7c:	9601      	str	r6, [sp, #4]
 8004c7e:	0023      	movs	r3, r4
 8004c80:	f7ff fb58 	bl	8004334 <_ftoa>
 8004c84:	0003      	movs	r3, r0
 8004c86:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // output the exponent part
  if (minwidth) {
 8004c88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d044      	beq.n	8004d18 <_etoa+0x568>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004c8e:	23a8      	movs	r3, #168	@ 0xa8
 8004c90:	18fb      	adds	r3, r7, r3
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2220      	movs	r2, #32
 8004c96:	4013      	ands	r3, r2
 8004c98:	d001      	beq.n	8004c9e <_etoa+0x4ee>
 8004c9a:	2045      	movs	r0, #69	@ 0x45
 8004c9c:	e000      	b.n	8004ca0 <_etoa+0x4f0>
 8004c9e:	2065      	movs	r0, #101	@ 0x65
 8004ca0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ca2:	1c53      	adds	r3, r2, #1
 8004ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004caa:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004cac:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004cae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cb0:	17da      	asrs	r2, r3, #31
 8004cb2:	189b      	adds	r3, r3, r2
 8004cb4:	4053      	eors	r3, r2
 8004cb6:	469c      	mov	ip, r3
 8004cb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cba:	0fdb      	lsrs	r3, r3, #31
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004cc0:	3a01      	subs	r2, #1
 8004cc2:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8004cc4:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004cc6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cc8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004cca:	2605      	movs	r6, #5
 8004ccc:	9605      	str	r6, [sp, #20]
 8004cce:	9204      	str	r2, [sp, #16]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	9203      	str	r2, [sp, #12]
 8004cd4:	220a      	movs	r2, #10
 8004cd6:	9202      	str	r2, [sp, #8]
 8004cd8:	9301      	str	r3, [sp, #4]
 8004cda:	4663      	mov	r3, ip
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	002b      	movs	r3, r5
 8004ce0:	0022      	movs	r2, r4
 8004ce2:	f7ff fa4b 	bl	800417c <_ntoa_long>
 8004ce6:	0003      	movs	r3, r0
 8004ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004cea:	23a8      	movs	r3, #168	@ 0xa8
 8004cec:	18fb      	adds	r3, r7, r3
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2202      	movs	r2, #2
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	d010      	beq.n	8004d18 <_etoa+0x568>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004cf6:	e007      	b.n	8004d08 <_etoa+0x558>
 8004cf8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cfa:	1c53      	adds	r3, r2, #1
 8004cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d02:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004d04:	2020      	movs	r0, #32
 8004d06:	47a0      	blx	r4
 8004d08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	22a4      	movs	r2, #164	@ 0xa4
 8004d10:	18ba      	adds	r2, r7, r2
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d8ef      	bhi.n	8004cf8 <_etoa+0x548>
    }
  }
  return idx;
 8004d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	b021      	add	sp, #132	@ 0x84
 8004d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	fffff7ff 	.word	0xfffff7ff

08004d28 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d2a:	46c6      	mov	lr, r8
 8004d2c:	b500      	push	{lr}
 8004d2e:	b0a6      	sub	sp, #152	@ 0x98
 8004d30:	af0a      	add	r7, sp, #40	@ 0x28
 8004d32:	6278      	str	r0, [r7, #36]	@ 0x24
 8004d34:	6239      	str	r1, [r7, #32]
 8004d36:	61fa      	str	r2, [r7, #28]
 8004d38:	61bb      	str	r3, [r7, #24]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (!buffer) {
 8004d3e:	6a3b      	ldr	r3, [r7, #32]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <_vsnprintf+0x20>
 8004d44:	f000 fc51 	bl	80055ea <_vsnprintf+0x8c2>
    // use null output function
    out = _out_null;
 8004d48:	4bad      	ldr	r3, [pc, #692]	@ (8005000 <_vsnprintf+0x2d8>)
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  while (*format)
 8004d4c:	f000 fc4d 	bl	80055ea <_vsnprintf+0x8c2>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b25      	cmp	r3, #37	@ 0x25
 8004d56:	d00d      	beq.n	8004d74 <_vsnprintf+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	7818      	ldrb	r0, [r3, #0]
 8004d5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d5e:	1c53      	adds	r3, r2, #1
 8004d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	6a39      	ldr	r1, [r7, #32]
 8004d66:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004d68:	47a0      	blx	r4
      format++;
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	61bb      	str	r3, [r7, #24]
      continue;
 8004d70:	f000 fc3b 	bl	80055ea <_vsnprintf+0x8c2>
    }
    else {
      // yes, evaluate it
      format++;
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	3301      	adds	r3, #1
 8004d78:	61bb      	str	r3, [r7, #24]
    }

    // evaluate flags
    flags = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    do {
      switch (*format) {
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	3b20      	subs	r3, #32
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d836      	bhi.n	8004df6 <_vsnprintf+0xce>
 8004d88:	009a      	lsls	r2, r3, #2
 8004d8a:	4b9e      	ldr	r3, [pc, #632]	@ (8005004 <_vsnprintf+0x2dc>)
 8004d8c:	18d3      	adds	r3, r2, r3
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d94:	2201      	movs	r2, #1
 8004d96:	4313      	orrs	r3, r2
 8004d98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	61bb      	str	r3, [r7, #24]
 8004da0:	2301      	movs	r3, #1
 8004da2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004da4:	e02a      	b.n	8004dfc <_vsnprintf+0xd4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004da8:	2202      	movs	r2, #2
 8004daa:	4313      	orrs	r3, r2
 8004dac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	3301      	adds	r3, #1
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	2301      	movs	r3, #1
 8004db6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004db8:	e020      	b.n	8004dfc <_vsnprintf+0xd4>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dbc:	2204      	movs	r2, #4
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	61bb      	str	r3, [r7, #24]
 8004dc8:	2301      	movs	r3, #1
 8004dca:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dcc:	e016      	b.n	8004dfc <_vsnprintf+0xd4>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dd0:	2208      	movs	r2, #8
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	61bb      	str	r3, [r7, #24]
 8004ddc:	2301      	movs	r3, #1
 8004dde:	663b      	str	r3, [r7, #96]	@ 0x60
 8004de0:	e00c      	b.n	8004dfc <_vsnprintf+0xd4>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004de4:	2210      	movs	r2, #16
 8004de6:	4313      	orrs	r3, r2
 8004de8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	3301      	adds	r3, #1
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	2301      	movs	r3, #1
 8004df2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004df4:	e002      	b.n	8004dfc <_vsnprintf+0xd4>
        default :                                   n = 0U; break;
 8004df6:	2300      	movs	r3, #0
 8004df8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dfa:	46c0      	nop			@ (mov r8, r8)
      }
    } while (n);
 8004dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1bd      	bne.n	8004d7e <_vsnprintf+0x56>

    // evaluate width field
    width = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (_is_digit(*format)) {
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f7ff f857 	bl	8003ebe <_is_digit>
 8004e10:	1e03      	subs	r3, r0, #0
 8004e12:	d007      	beq.n	8004e24 <_vsnprintf+0xfc>
      width = _atoi(&format);
 8004e14:	2318      	movs	r3, #24
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f7ff f869 	bl	8003ef0 <_atoi>
 8004e1e:	0003      	movs	r3, r0
 8004e20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e22:	e01c      	b.n	8004e5e <_vsnprintf+0x136>
    }
    else if (*format == '*') {
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e2a:	d118      	bne.n	8004e5e <_vsnprintf+0x136>
      const int w = va_arg(va, int);
 8004e2c:	2388      	movs	r3, #136	@ 0x88
 8004e2e:	18fb      	adds	r3, r7, r3
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	1d1a      	adds	r2, r3, #4
 8004e34:	2188      	movs	r1, #136	@ 0x88
 8004e36:	1879      	adds	r1, r7, r1
 8004e38:	600a      	str	r2, [r1, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (w < 0) {
 8004e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	da07      	bge.n	8004e54 <_vsnprintf+0x12c>
        flags |= FLAGS_LEFT;    // reverse padding
 8004e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e46:	2202      	movs	r2, #2
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        width = (unsigned int)-w;
 8004e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e4e:	425b      	negs	r3, r3
 8004e50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e52:	e001      	b.n	8004e58 <_vsnprintf+0x130>
      }
      else {
        width = (unsigned int)w;
 8004e54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e56:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      format++;
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61bb      	str	r3, [r7, #24]
    }

    // evaluate precision field
    precision = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	667b      	str	r3, [r7, #100]	@ 0x64
    if (*format == '.') {
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e68:	d12b      	bne.n	8004ec2 <_vsnprintf+0x19a>
      flags |= FLAGS_PRECISION;
 8004e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	00d2      	lsls	r2, r2, #3
 8004e70:	4313      	orrs	r3, r2
 8004e72:	66fb      	str	r3, [r7, #108]	@ 0x6c
      format++;
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	3301      	adds	r3, #1
 8004e78:	61bb      	str	r3, [r7, #24]
      if (_is_digit(*format)) {
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	0018      	movs	r0, r3
 8004e80:	f7ff f81d 	bl	8003ebe <_is_digit>
 8004e84:	1e03      	subs	r3, r0, #0
 8004e86:	d007      	beq.n	8004e98 <_vsnprintf+0x170>
        precision = _atoi(&format);
 8004e88:	2318      	movs	r3, #24
 8004e8a:	18fb      	adds	r3, r7, r3
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f7ff f82f 	bl	8003ef0 <_atoi>
 8004e92:	0003      	movs	r3, r0
 8004e94:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e96:	e014      	b.n	8004ec2 <_vsnprintf+0x19a>
      }
      else if (*format == '*') {
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e9e:	d110      	bne.n	8004ec2 <_vsnprintf+0x19a>
        const int prec = (int)va_arg(va, int);
 8004ea0:	2388      	movs	r3, #136	@ 0x88
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1d1a      	adds	r2, r3, #4
 8004ea8:	2188      	movs	r1, #136	@ 0x88
 8004eaa:	1879      	adds	r1, r7, r1
 8004eac:	600a      	str	r2, [r1, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	647b      	str	r3, [r7, #68]	@ 0x44
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004eb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	da00      	bge.n	8004eba <_vsnprintf+0x192>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	667b      	str	r3, [r7, #100]	@ 0x64
        format++;
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	61bb      	str	r3, [r7, #24]
      }
    }

    // evaluate length field
    switch (*format) {
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	3b68      	subs	r3, #104	@ 0x68
 8004ec8:	2b12      	cmp	r3, #18
 8004eca:	d847      	bhi.n	8004f5c <_vsnprintf+0x234>
 8004ecc:	009a      	lsls	r2, r3, #2
 8004ece:	4b4e      	ldr	r3, [pc, #312]	@ (8005008 <_vsnprintf+0x2e0>)
 8004ed0:	18d3      	adds	r3, r2, r3
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	469f      	mov	pc, r3
      case 'l' :
        flags |= FLAGS_LONG;
 8004ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed8:	2280      	movs	r2, #128	@ 0x80
 8004eda:	0052      	lsls	r2, r2, #1
 8004edc:	4313      	orrs	r3, r2
 8004ede:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	61bb      	str	r3, [r7, #24]
        if (*format == 'l') {
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	2b6c      	cmp	r3, #108	@ 0x6c
 8004eec:	d138      	bne.n	8004f60 <_vsnprintf+0x238>
          flags |= FLAGS_LONG_LONG;
 8004eee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ef0:	2280      	movs	r2, #128	@ 0x80
 8004ef2:	0092      	lsls	r2, r2, #2
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	3301      	adds	r3, #1
 8004efc:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004efe:	e02f      	b.n	8004f60 <_vsnprintf+0x238>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f02:	2280      	movs	r2, #128	@ 0x80
 8004f04:	4313      	orrs	r3, r2
 8004f06:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	61bb      	str	r3, [r7, #24]
        if (*format == 'h') {
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	2b68      	cmp	r3, #104	@ 0x68
 8004f14:	d126      	bne.n	8004f64 <_vsnprintf+0x23c>
          flags |= FLAGS_CHAR;
 8004f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f18:	2240      	movs	r2, #64	@ 0x40
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	3301      	adds	r3, #1
 8004f22:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004f24:	e01e      	b.n	8004f64 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f28:	2280      	movs	r2, #128	@ 0x80
 8004f2a:	0052      	lsls	r2, r2, #1
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	3301      	adds	r3, #1
 8004f34:	61bb      	str	r3, [r7, #24]
        break;
 8004f36:	e016      	b.n	8004f66 <_vsnprintf+0x23e>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f3a:	2280      	movs	r2, #128	@ 0x80
 8004f3c:	0092      	lsls	r2, r2, #2
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	3301      	adds	r3, #1
 8004f46:	61bb      	str	r3, [r7, #24]
        break;
 8004f48:	e00d      	b.n	8004f66 <_vsnprintf+0x23e>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f4c:	2280      	movs	r2, #128	@ 0x80
 8004f4e:	0052      	lsls	r2, r2, #1
 8004f50:	4313      	orrs	r3, r2
 8004f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	3301      	adds	r3, #1
 8004f58:	61bb      	str	r3, [r7, #24]
        break;
 8004f5a:	e004      	b.n	8004f66 <_vsnprintf+0x23e>
      default :
        break;
 8004f5c:	46c0      	nop			@ (mov r8, r8)
 8004f5e:	e002      	b.n	8004f66 <_vsnprintf+0x23e>
        break;
 8004f60:	46c0      	nop			@ (mov r8, r8)
 8004f62:	e000      	b.n	8004f66 <_vsnprintf+0x23e>
        break;
 8004f64:	46c0      	nop			@ (mov r8, r8)
    }

    // evaluate specifier
    switch (*format) {
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b67      	cmp	r3, #103	@ 0x67
 8004f6c:	dc28      	bgt.n	8004fc0 <_vsnprintf+0x298>
 8004f6e:	2b25      	cmp	r3, #37	@ 0x25
 8004f70:	da1d      	bge.n	8004fae <_vsnprintf+0x286>
 8004f72:	e32d      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004f74:	3b69      	subs	r3, #105	@ 0x69
 8004f76:	2201      	movs	r2, #1
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	0013      	movs	r3, r2
 8004f7c:	4a23      	ldr	r2, [pc, #140]	@ (800500c <_vsnprintf+0x2e4>)
 8004f7e:	401a      	ands	r2, r3
 8004f80:	1e51      	subs	r1, r2, #1
 8004f82:	418a      	sbcs	r2, r1
 8004f84:	b2d2      	uxtb	r2, r2
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	d120      	bne.n	8004fcc <_vsnprintf+0x2a4>
 8004f8a:	2280      	movs	r2, #128	@ 0x80
 8004f8c:	401a      	ands	r2, r3
 8004f8e:	1e51      	subs	r1, r2, #1
 8004f90:	418a      	sbcs	r2, r1
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	2a00      	cmp	r2, #0
 8004f96:	d000      	beq.n	8004f9a <_vsnprintf+0x272>
 8004f98:	e2b5      	b.n	8005506 <_vsnprintf+0x7de>
 8004f9a:	2280      	movs	r2, #128	@ 0x80
 8004f9c:	00d2      	lsls	r2, r2, #3
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	1e5a      	subs	r2, r3, #1
 8004fa2:	4193      	sbcs	r3, r2
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d000      	beq.n	8004fac <_vsnprintf+0x284>
 8004faa:	e246      	b.n	800543a <_vsnprintf+0x712>
 8004fac:	e310      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fae:	3b25      	subs	r3, #37	@ 0x25
 8004fb0:	2b42      	cmp	r3, #66	@ 0x42
 8004fb2:	d900      	bls.n	8004fb6 <_vsnprintf+0x28e>
 8004fb4:	e30c      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fb6:	009a      	lsls	r2, r3, #2
 8004fb8:	4b15      	ldr	r3, [pc, #84]	@ (8005010 <_vsnprintf+0x2e8>)
 8004fba:	18d3      	adds	r3, r2, r3
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	469f      	mov	pc, r3
 8004fc0:	2b78      	cmp	r3, #120	@ 0x78
 8004fc2:	dd00      	ble.n	8004fc6 <_vsnprintf+0x29e>
 8004fc4:	e304      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fc6:	2b69      	cmp	r3, #105	@ 0x69
 8004fc8:	dad4      	bge.n	8004f74 <_vsnprintf+0x24c>
 8004fca:	e301      	b.n	80055d0 <_vsnprintf+0x8a8>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b78      	cmp	r3, #120	@ 0x78
 8004fd2:	d003      	beq.n	8004fdc <_vsnprintf+0x2b4>
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	2b58      	cmp	r3, #88	@ 0x58
 8004fda:	d102      	bne.n	8004fe2 <_vsnprintf+0x2ba>
          base = 16U;
 8004fdc:	2310      	movs	r3, #16
 8004fde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fe0:	e01e      	b.n	8005020 <_vsnprintf+0x2f8>
        }
        else if (*format == 'o') {
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	2b6f      	cmp	r3, #111	@ 0x6f
 8004fe8:	d102      	bne.n	8004ff0 <_vsnprintf+0x2c8>
          base =  8U;
 8004fea:	2308      	movs	r3, #8
 8004fec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fee:	e017      	b.n	8005020 <_vsnprintf+0x2f8>
        }
        else if (*format == 'b') {
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b62      	cmp	r3, #98	@ 0x62
 8004ff6:	d10d      	bne.n	8005014 <_vsnprintf+0x2ec>
          base =  2U;
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ffc:	e010      	b.n	8005020 <_vsnprintf+0x2f8>
 8004ffe:	46c0      	nop			@ (mov r8, r8)
 8005000:	08003e3d 	.word	0x08003e3d
 8005004:	0800df00 	.word	0x0800df00
 8005008:	0800df44 	.word	0x0800df44
 800500c:	00009041 	.word	0x00009041
 8005010:	0800df90 	.word	0x0800df90
        }
        else {
          base = 10U;
 8005014:	230a      	movs	r3, #10
 8005016:	65bb      	str	r3, [r7, #88]	@ 0x58
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8005018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800501a:	2210      	movs	r2, #16
 800501c:	4393      	bics	r3, r2
 800501e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }
        // uppercase
        if (*format == 'X') {
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b58      	cmp	r3, #88	@ 0x58
 8005026:	d103      	bne.n	8005030 <_vsnprintf+0x308>
          flags |= FLAGS_UPPERCASE;
 8005028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800502a:	2220      	movs	r2, #32
 800502c:	4313      	orrs	r3, r2
 800502e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2b69      	cmp	r3, #105	@ 0x69
 8005036:	d007      	beq.n	8005048 <_vsnprintf+0x320>
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b64      	cmp	r3, #100	@ 0x64
 800503e:	d003      	beq.n	8005048 <_vsnprintf+0x320>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005040:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005042:	220c      	movs	r2, #12
 8005044:	4393      	bics	r3, r2
 8005046:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8005048:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	4013      	ands	r3, r2
 8005050:	d003      	beq.n	800505a <_vsnprintf+0x332>
          flags &= ~FLAGS_ZEROPAD;
 8005052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005054:	2201      	movs	r2, #1
 8005056:	4393      	bics	r3, r2
 8005058:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b69      	cmp	r3, #105	@ 0x69
 8005060:	d004      	beq.n	800506c <_vsnprintf+0x344>
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b64      	cmp	r3, #100	@ 0x64
 8005068:	d000      	beq.n	800506c <_vsnprintf+0x344>
 800506a:	e0af      	b.n	80051cc <_vsnprintf+0x4a4>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 800506c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800506e:	2380      	movs	r3, #128	@ 0x80
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4013      	ands	r3, r2
 8005074:	d03d      	beq.n	80050f2 <_vsnprintf+0x3ca>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8005076:	2388      	movs	r3, #136	@ 0x88
 8005078:	18fb      	adds	r3, r7, r3
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3307      	adds	r3, #7
 800507e:	2207      	movs	r2, #7
 8005080:	4393      	bics	r3, r2
 8005082:	001a      	movs	r2, r3
 8005084:	3208      	adds	r2, #8
 8005086:	2188      	movs	r1, #136	@ 0x88
 8005088:	1879      	adds	r1, r7, r1
 800508a:	600a      	str	r2, [r1, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005092:	62fb      	str	r3, [r7, #44]	@ 0x2c
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005094:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	da05      	bge.n	80050a8 <_vsnprintf+0x380>
 800509c:	2000      	movs	r0, #0
 800509e:	2100      	movs	r1, #0
 80050a0:	1a80      	subs	r0, r0, r2
 80050a2:	4199      	sbcs	r1, r3
 80050a4:	0002      	movs	r2, r0
 80050a6:	000b      	movs	r3, r1
 80050a8:	0010      	movs	r0, r2
 80050aa:	0019      	movs	r1, r3
 80050ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ae:	0fdb      	lsrs	r3, r3, #31
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050b4:	613b      	str	r3, [r7, #16]
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	469c      	mov	ip, r3
 80050be:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 80050c0:	6a3d      	ldr	r5, [r7, #32]
 80050c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c4:	4698      	mov	r8, r3
 80050c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050c8:	9308      	str	r3, [sp, #32]
 80050ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050cc:	9307      	str	r3, [sp, #28]
 80050ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d0:	9306      	str	r3, [sp, #24]
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	697c      	ldr	r4, [r7, #20]
 80050d6:	9304      	str	r3, [sp, #16]
 80050d8:	9405      	str	r4, [sp, #20]
 80050da:	9202      	str	r2, [sp, #8]
 80050dc:	9000      	str	r0, [sp, #0]
 80050de:	9101      	str	r1, [sp, #4]
 80050e0:	4663      	mov	r3, ip
 80050e2:	0032      	movs	r2, r6
 80050e4:	0029      	movs	r1, r5
 80050e6:	4640      	mov	r0, r8
 80050e8:	f7ff f8b1 	bl	800424e <_ntoa_long_long>
 80050ec:	0003      	movs	r3, r0
 80050ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 80050f0:	e0fa      	b.n	80052e8 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80050f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050f4:	2380      	movs	r3, #128	@ 0x80
 80050f6:	005b      	lsls	r3, r3, #1
 80050f8:	4013      	ands	r3, r2
 80050fa:	d025      	beq.n	8005148 <_vsnprintf+0x420>
            const long value = va_arg(va, long);
 80050fc:	2388      	movs	r3, #136	@ 0x88
 80050fe:	18fb      	adds	r3, r7, r3
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	1d1a      	adds	r2, r3, #4
 8005104:	2188      	movs	r1, #136	@ 0x88
 8005106:	1879      	adds	r1, r7, r1
 8005108:	600a      	str	r2, [r1, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	637b      	str	r3, [r7, #52]	@ 0x34
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800510e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005110:	17da      	asrs	r2, r3, #31
 8005112:	189b      	adds	r3, r3, r2
 8005114:	4053      	eors	r3, r2
 8005116:	001e      	movs	r6, r3
 8005118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800511a:	0fdb      	lsrs	r3, r3, #31
 800511c:	b2da      	uxtb	r2, r3
 800511e:	69fd      	ldr	r5, [r7, #28]
 8005120:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005122:	6a39      	ldr	r1, [r7, #32]
 8005124:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005128:	9305      	str	r3, [sp, #20]
 800512a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800512c:	9304      	str	r3, [sp, #16]
 800512e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005130:	9303      	str	r3, [sp, #12]
 8005132:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005134:	9302      	str	r3, [sp, #8]
 8005136:	9201      	str	r2, [sp, #4]
 8005138:	9600      	str	r6, [sp, #0]
 800513a:	002b      	movs	r3, r5
 800513c:	0022      	movs	r2, r4
 800513e:	f7ff f81d 	bl	800417c <_ntoa_long>
 8005142:	0003      	movs	r3, r0
 8005144:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8005146:	e0cf      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800514a:	2240      	movs	r2, #64	@ 0x40
 800514c:	4013      	ands	r3, r2
 800514e:	d009      	beq.n	8005164 <_vsnprintf+0x43c>
 8005150:	2388      	movs	r3, #136	@ 0x88
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	1d1a      	adds	r2, r3, #4
 8005158:	2188      	movs	r1, #136	@ 0x88
 800515a:	1879      	adds	r1, r7, r1
 800515c:	600a      	str	r2, [r1, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	e015      	b.n	8005190 <_vsnprintf+0x468>
 8005164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005166:	2280      	movs	r2, #128	@ 0x80
 8005168:	4013      	ands	r3, r2
 800516a:	d009      	beq.n	8005180 <_vsnprintf+0x458>
 800516c:	2388      	movs	r3, #136	@ 0x88
 800516e:	18fb      	adds	r3, r7, r3
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	1d1a      	adds	r2, r3, #4
 8005174:	2188      	movs	r1, #136	@ 0x88
 8005176:	1879      	adds	r1, r7, r1
 8005178:	600a      	str	r2, [r1, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	b21b      	sxth	r3, r3
 800517e:	e007      	b.n	8005190 <_vsnprintf+0x468>
 8005180:	2388      	movs	r3, #136	@ 0x88
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	1d1a      	adds	r2, r3, #4
 8005188:	2188      	movs	r1, #136	@ 0x88
 800518a:	1879      	adds	r1, r7, r1
 800518c:	600a      	str	r2, [r1, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	63bb      	str	r3, [r7, #56]	@ 0x38
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005194:	17da      	asrs	r2, r3, #31
 8005196:	189b      	adds	r3, r3, r2
 8005198:	4053      	eors	r3, r2
 800519a:	001e      	movs	r6, r3
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	0fdb      	lsrs	r3, r3, #31
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	69fd      	ldr	r5, [r7, #28]
 80051a4:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 80051a6:	6a39      	ldr	r1, [r7, #32]
 80051a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80051aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ac:	9305      	str	r3, [sp, #20]
 80051ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051b0:	9304      	str	r3, [sp, #16]
 80051b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b4:	9303      	str	r3, [sp, #12]
 80051b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051b8:	9302      	str	r3, [sp, #8]
 80051ba:	9201      	str	r2, [sp, #4]
 80051bc:	9600      	str	r6, [sp, #0]
 80051be:	002b      	movs	r3, r5
 80051c0:	0022      	movs	r2, r4
 80051c2:	f7fe ffdb 	bl	800417c <_ntoa_long>
 80051c6:	0003      	movs	r3, r0
 80051c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 80051ca:	e08d      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 80051cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051ce:	2380      	movs	r3, #128	@ 0x80
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4013      	ands	r3, r2
 80051d4:	d02b      	beq.n	800522e <_vsnprintf+0x506>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 80051d6:	2388      	movs	r3, #136	@ 0x88
 80051d8:	18fb      	adds	r3, r7, r3
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3307      	adds	r3, #7
 80051de:	2207      	movs	r2, #7
 80051e0:	4393      	bics	r3, r2
 80051e2:	001a      	movs	r2, r3
 80051e4:	3208      	adds	r2, #8
 80051e6:	2188      	movs	r1, #136	@ 0x88
 80051e8:	1879      	adds	r1, r7, r1
 80051ea:	600a      	str	r2, [r1, #0]
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	6859      	ldr	r1, [r3, #4]
 80051f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
 80051f8:	69fe      	ldr	r6, [r7, #28]
 80051fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80051fc:	6a3d      	ldr	r5, [r7, #32]
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	469c      	mov	ip, r3
 8005202:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005204:	9308      	str	r3, [sp, #32]
 8005206:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005208:	9307      	str	r3, [sp, #28]
 800520a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800520c:	9306      	str	r3, [sp, #24]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	68fc      	ldr	r4, [r7, #12]
 8005212:	9304      	str	r3, [sp, #16]
 8005214:	9405      	str	r4, [sp, #20]
 8005216:	2300      	movs	r3, #0
 8005218:	9302      	str	r3, [sp, #8]
 800521a:	9000      	str	r0, [sp, #0]
 800521c:	9101      	str	r1, [sp, #4]
 800521e:	0033      	movs	r3, r6
 8005220:	0029      	movs	r1, r5
 8005222:	4660      	mov	r0, ip
 8005224:	f7ff f813 	bl	800424e <_ntoa_long_long>
 8005228:	0003      	movs	r3, r0
 800522a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800522c:	e05c      	b.n	80052e8 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800522e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	4013      	ands	r3, r2
 8005236:	d01d      	beq.n	8005274 <_vsnprintf+0x54c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8005238:	2388      	movs	r3, #136	@ 0x88
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	2188      	movs	r1, #136	@ 0x88
 8005242:	1879      	adds	r1, r7, r1
 8005244:	600a      	str	r2, [r1, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	69fd      	ldr	r5, [r7, #28]
 800524a:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 800524c:	6a39      	ldr	r1, [r7, #32]
 800524e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005250:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005252:	9205      	str	r2, [sp, #20]
 8005254:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005256:	9204      	str	r2, [sp, #16]
 8005258:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800525a:	9203      	str	r2, [sp, #12]
 800525c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800525e:	9202      	str	r2, [sp, #8]
 8005260:	2200      	movs	r2, #0
 8005262:	9201      	str	r2, [sp, #4]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	002b      	movs	r3, r5
 8005268:	0022      	movs	r2, r4
 800526a:	f7fe ff87 	bl	800417c <_ntoa_long>
 800526e:	0003      	movs	r3, r0
 8005270:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005272:	e039      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8005274:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005276:	2240      	movs	r2, #64	@ 0x40
 8005278:	4013      	ands	r3, r2
 800527a:	d009      	beq.n	8005290 <_vsnprintf+0x568>
 800527c:	2388      	movs	r3, #136	@ 0x88
 800527e:	18fb      	adds	r3, r7, r3
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	1d1a      	adds	r2, r3, #4
 8005284:	2188      	movs	r1, #136	@ 0x88
 8005286:	1879      	adds	r1, r7, r1
 8005288:	600a      	str	r2, [r1, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	b2db      	uxtb	r3, r3
 800528e:	e015      	b.n	80052bc <_vsnprintf+0x594>
 8005290:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005292:	2280      	movs	r2, #128	@ 0x80
 8005294:	4013      	ands	r3, r2
 8005296:	d009      	beq.n	80052ac <_vsnprintf+0x584>
 8005298:	2388      	movs	r3, #136	@ 0x88
 800529a:	18fb      	adds	r3, r7, r3
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	1d1a      	adds	r2, r3, #4
 80052a0:	2188      	movs	r1, #136	@ 0x88
 80052a2:	1879      	adds	r1, r7, r1
 80052a4:	600a      	str	r2, [r1, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	e007      	b.n	80052bc <_vsnprintf+0x594>
 80052ac:	2388      	movs	r3, #136	@ 0x88
 80052ae:	18fb      	adds	r3, r7, r3
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	1d1a      	adds	r2, r3, #4
 80052b4:	2188      	movs	r1, #136	@ 0x88
 80052b6:	1879      	adds	r1, r7, r1
 80052b8:	600a      	str	r2, [r1, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80052be:	69fc      	ldr	r4, [r7, #28]
 80052c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80052c2:	6a39      	ldr	r1, [r7, #32]
 80052c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80052c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052c8:	9305      	str	r3, [sp, #20]
 80052ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052cc:	9304      	str	r3, [sp, #16]
 80052ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052d4:	9302      	str	r3, [sp, #8]
 80052d6:	2300      	movs	r3, #0
 80052d8:	9301      	str	r3, [sp, #4]
 80052da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	0023      	movs	r3, r4
 80052e0:	f7fe ff4c 	bl	800417c <_ntoa_long>
 80052e4:	0003      	movs	r3, r0
 80052e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
          }
        }
        format++;
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	3301      	adds	r3, #1
 80052ec:	61bb      	str	r3, [r7, #24]
        break;
 80052ee:	e17c      	b.n	80055ea <_vsnprintf+0x8c2>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b46      	cmp	r3, #70	@ 0x46
 80052f6:	d103      	bne.n	8005300 <_vsnprintf+0x5d8>
 80052f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052fa:	2220      	movs	r2, #32
 80052fc:	4313      	orrs	r3, r2
 80052fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005300:	2388      	movs	r3, #136	@ 0x88
 8005302:	18fb      	adds	r3, r7, r3
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3307      	adds	r3, #7
 8005308:	2207      	movs	r2, #7
 800530a:	4393      	bics	r3, r2
 800530c:	001a      	movs	r2, r3
 800530e:	3208      	adds	r2, #8
 8005310:	2188      	movs	r1, #136	@ 0x88
 8005312:	1879      	adds	r1, r7, r1
 8005314:	600a      	str	r2, [r1, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	69fe      	ldr	r6, [r7, #28]
 800531c:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 800531e:	6a3c      	ldr	r4, [r7, #32]
 8005320:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005322:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005324:	9104      	str	r1, [sp, #16]
 8005326:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005328:	9103      	str	r1, [sp, #12]
 800532a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800532c:	9102      	str	r1, [sp, #8]
 800532e:	9200      	str	r2, [sp, #0]
 8005330:	9301      	str	r3, [sp, #4]
 8005332:	0033      	movs	r3, r6
 8005334:	002a      	movs	r2, r5
 8005336:	0021      	movs	r1, r4
 8005338:	f7fe fffc 	bl	8004334 <_ftoa>
 800533c:	0003      	movs	r3, r0
 800533e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	3301      	adds	r3, #1
 8005344:	61bb      	str	r3, [r7, #24]
        break;
 8005346:	e150      	b.n	80055ea <_vsnprintf+0x8c2>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b67      	cmp	r3, #103	@ 0x67
 800534e:	d003      	beq.n	8005358 <_vsnprintf+0x630>
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b47      	cmp	r3, #71	@ 0x47
 8005356:	d104      	bne.n	8005362 <_vsnprintf+0x63a>
 8005358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800535a:	2280      	movs	r2, #128	@ 0x80
 800535c:	0112      	lsls	r2, r2, #4
 800535e:	4313      	orrs	r3, r2
 8005360:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b45      	cmp	r3, #69	@ 0x45
 8005368:	d003      	beq.n	8005372 <_vsnprintf+0x64a>
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2b47      	cmp	r3, #71	@ 0x47
 8005370:	d103      	bne.n	800537a <_vsnprintf+0x652>
 8005372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005374:	2220      	movs	r2, #32
 8005376:	4313      	orrs	r3, r2
 8005378:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800537a:	2388      	movs	r3, #136	@ 0x88
 800537c:	18fb      	adds	r3, r7, r3
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3307      	adds	r3, #7
 8005382:	2207      	movs	r2, #7
 8005384:	4393      	bics	r3, r2
 8005386:	001a      	movs	r2, r3
 8005388:	3208      	adds	r2, #8
 800538a:	2188      	movs	r1, #136	@ 0x88
 800538c:	1879      	adds	r1, r7, r1
 800538e:	600a      	str	r2, [r1, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	69fe      	ldr	r6, [r7, #28]
 8005396:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8005398:	6a3c      	ldr	r4, [r7, #32]
 800539a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800539c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800539e:	9104      	str	r1, [sp, #16]
 80053a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053a2:	9103      	str	r1, [sp, #12]
 80053a4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80053a6:	9102      	str	r1, [sp, #8]
 80053a8:	9200      	str	r2, [sp, #0]
 80053aa:	9301      	str	r3, [sp, #4]
 80053ac:	0033      	movs	r3, r6
 80053ae:	002a      	movs	r2, r5
 80053b0:	0021      	movs	r1, r4
 80053b2:	f7ff f9fd 	bl	80047b0 <_etoa>
 80053b6:	0003      	movs	r3, r0
 80053b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	3301      	adds	r3, #1
 80053be:	61bb      	str	r3, [r7, #24]
        break;
 80053c0:	e113      	b.n	80055ea <_vsnprintf+0x8c2>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 80053c2:	2301      	movs	r3, #1
 80053c4:	657b      	str	r3, [r7, #84]	@ 0x54
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 80053c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c8:	2202      	movs	r2, #2
 80053ca:	4013      	ands	r3, r2
 80053cc:	d10e      	bne.n	80053ec <_vsnprintf+0x6c4>
          while (l++ < width) {
 80053ce:	e007      	b.n	80053e0 <_vsnprintf+0x6b8>
            out(' ', buffer, idx++, maxlen);
 80053d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80053d2:	1c53      	adds	r3, r2, #1
 80053d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	6a39      	ldr	r1, [r7, #32]
 80053da:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80053dc:	2020      	movs	r0, #32
 80053de:	47a0      	blx	r4
          while (l++ < width) {
 80053e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	657a      	str	r2, [r7, #84]	@ 0x54
 80053e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d8f1      	bhi.n	80053d0 <_vsnprintf+0x6a8>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80053ec:	2388      	movs	r3, #136	@ 0x88
 80053ee:	18fb      	adds	r3, r7, r3
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	1d1a      	adds	r2, r3, #4
 80053f4:	2188      	movs	r1, #136	@ 0x88
 80053f6:	1879      	adds	r1, r7, r1
 80053f8:	600a      	str	r2, [r1, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	b2d8      	uxtb	r0, r3
 80053fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005400:	1c53      	adds	r3, r2, #1
 8005402:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	6a39      	ldr	r1, [r7, #32]
 8005408:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800540a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800540c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800540e:	2202      	movs	r2, #2
 8005410:	4013      	ands	r3, r2
 8005412:	d00e      	beq.n	8005432 <_vsnprintf+0x70a>
          while (l++ < width) {
 8005414:	e007      	b.n	8005426 <_vsnprintf+0x6fe>
            out(' ', buffer, idx++, maxlen);
 8005416:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005418:	1c53      	adds	r3, r2, #1
 800541a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	6a39      	ldr	r1, [r7, #32]
 8005420:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005422:	2020      	movs	r0, #32
 8005424:	47a0      	blx	r4
          while (l++ < width) {
 8005426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	657a      	str	r2, [r7, #84]	@ 0x54
 800542c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800542e:	429a      	cmp	r2, r3
 8005430:	d8f1      	bhi.n	8005416 <_vsnprintf+0x6ee>
          }
        }
        format++;
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	3301      	adds	r3, #1
 8005436:	61bb      	str	r3, [r7, #24]
        break;
 8005438:	e0d7      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800543a:	2388      	movs	r3, #136	@ 0x88
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	1d1a      	adds	r2, r3, #4
 8005442:	2188      	movs	r1, #136	@ 0x88
 8005444:	1879      	adds	r1, r7, r1
 8005446:	600a      	str	r2, [r1, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	653b      	str	r3, [r7, #80]	@ 0x50
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800544c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <_vsnprintf+0x72e>
 8005452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005454:	e001      	b.n	800545a <_vsnprintf+0x732>
 8005456:	2301      	movs	r3, #1
 8005458:	425b      	negs	r3, r3
 800545a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800545c:	0019      	movs	r1, r3
 800545e:	0010      	movs	r0, r2
 8005460:	f7fe fd12 	bl	8003e88 <_strnlen_s>
 8005464:	0003      	movs	r3, r0
 8005466:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8005468:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800546a:	2380      	movs	r3, #128	@ 0x80
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4013      	ands	r3, r2
 8005470:	d005      	beq.n	800547e <_vsnprintf+0x756>
          l = (l < precision ? l : precision);
 8005472:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005476:	4293      	cmp	r3, r2
 8005478:	d900      	bls.n	800547c <_vsnprintf+0x754>
 800547a:	0013      	movs	r3, r2
 800547c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        if (!(flags & FLAGS_LEFT)) {
 800547e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005480:	2202      	movs	r2, #2
 8005482:	4013      	ands	r3, r2
 8005484:	d11a      	bne.n	80054bc <_vsnprintf+0x794>
          while (l++ < width) {
 8005486:	e007      	b.n	8005498 <_vsnprintf+0x770>
            out(' ', buffer, idx++, maxlen);
 8005488:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800548a:	1c53      	adds	r3, r2, #1
 800548c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	6a39      	ldr	r1, [r7, #32]
 8005492:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005494:	2020      	movs	r0, #32
 8005496:	47a0      	blx	r4
          while (l++ < width) {
 8005498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800549e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d8f1      	bhi.n	8005488 <_vsnprintf+0x760>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80054a4:	e00a      	b.n	80054bc <_vsnprintf+0x794>
          out(*(p++), buffer, idx++, maxlen);
 80054a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	653a      	str	r2, [r7, #80]	@ 0x50
 80054ac:	7818      	ldrb	r0, [r3, #0]
 80054ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054b0:	1c53      	adds	r3, r2, #1
 80054b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	6a39      	ldr	r1, [r7, #32]
 80054b8:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054ba:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80054bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <_vsnprintf+0x7b0>
 80054c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054c6:	2380      	movs	r3, #128	@ 0x80
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	4013      	ands	r3, r2
 80054cc:	d0eb      	beq.n	80054a6 <_vsnprintf+0x77e>
 80054ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e6      	bne.n	80054a6 <_vsnprintf+0x77e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 80054d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054da:	2202      	movs	r2, #2
 80054dc:	4013      	ands	r3, r2
 80054de:	d00e      	beq.n	80054fe <_vsnprintf+0x7d6>
          while (l++ < width) {
 80054e0:	e007      	b.n	80054f2 <_vsnprintf+0x7ca>
            out(' ', buffer, idx++, maxlen);
 80054e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054e4:	1c53      	adds	r3, r2, #1
 80054e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	6a39      	ldr	r1, [r7, #32]
 80054ec:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054ee:	2020      	movs	r0, #32
 80054f0:	47a0      	blx	r4
          while (l++ < width) {
 80054f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f4:	1c5a      	adds	r2, r3, #1
 80054f6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80054f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d8f1      	bhi.n	80054e2 <_vsnprintf+0x7ba>
          }
        }
        format++;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	3301      	adds	r3, #1
 8005502:	61bb      	str	r3, [r7, #24]
        break;
 8005504:	e071      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8005506:	2308      	movs	r3, #8
 8005508:	66bb      	str	r3, [r7, #104]	@ 0x68
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800550a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800550c:	2221      	movs	r2, #33	@ 0x21
 800550e:	4313      	orrs	r3, r2
 8005510:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8005512:	212b      	movs	r1, #43	@ 0x2b
 8005514:	2318      	movs	r3, #24
 8005516:	18cb      	adds	r3, r1, r3
 8005518:	19db      	adds	r3, r3, r7
 800551a:	2200      	movs	r2, #0
 800551c:	701a      	strb	r2, [r3, #0]
        if (is_ll) {
 800551e:	2318      	movs	r3, #24
 8005520:	18cb      	adds	r3, r1, r3
 8005522:	19db      	adds	r3, r3, r7
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d025      	beq.n	8005576 <_vsnprintf+0x84e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800552a:	2388      	movs	r3, #136	@ 0x88
 800552c:	18fb      	adds	r3, r7, r3
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	1d1a      	adds	r2, r3, #4
 8005532:	2188      	movs	r1, #136	@ 0x88
 8005534:	1879      	adds	r1, r7, r1
 8005536:	600a      	str	r2, [r1, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	2300      	movs	r3, #0
 800553e:	607b      	str	r3, [r7, #4]
 8005540:	69fd      	ldr	r5, [r7, #28]
 8005542:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005544:	6a39      	ldr	r1, [r7, #32]
 8005546:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800554a:	9308      	str	r3, [sp, #32]
 800554c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800554e:	9307      	str	r3, [sp, #28]
 8005550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005552:	9306      	str	r3, [sp, #24]
 8005554:	2210      	movs	r2, #16
 8005556:	2300      	movs	r3, #0
 8005558:	9204      	str	r2, [sp, #16]
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	2300      	movs	r3, #0
 800555e:	9302      	str	r3, [sp, #8]
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	9200      	str	r2, [sp, #0]
 8005566:	9301      	str	r3, [sp, #4]
 8005568:	002b      	movs	r3, r5
 800556a:	0022      	movs	r2, r4
 800556c:	f7fe fe6f 	bl	800424e <_ntoa_long_long>
 8005570:	0003      	movs	r3, r0
 8005572:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005574:	e01c      	b.n	80055b0 <_vsnprintf+0x888>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8005576:	2388      	movs	r3, #136	@ 0x88
 8005578:	18fb      	adds	r3, r7, r3
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	1d1a      	adds	r2, r3, #4
 800557e:	2188      	movs	r1, #136	@ 0x88
 8005580:	1879      	adds	r1, r7, r1
 8005582:	600a      	str	r2, [r1, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	001d      	movs	r5, r3
 8005588:	69fc      	ldr	r4, [r7, #28]
 800558a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800558c:	6a39      	ldr	r1, [r7, #32]
 800558e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005592:	9305      	str	r3, [sp, #20]
 8005594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005596:	9304      	str	r3, [sp, #16]
 8005598:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800559a:	9303      	str	r3, [sp, #12]
 800559c:	2310      	movs	r3, #16
 800559e:	9302      	str	r3, [sp, #8]
 80055a0:	2300      	movs	r3, #0
 80055a2:	9301      	str	r3, [sp, #4]
 80055a4:	9500      	str	r5, [sp, #0]
 80055a6:	0023      	movs	r3, r4
 80055a8:	f7fe fde8 	bl	800417c <_ntoa_long>
 80055ac:	0003      	movs	r3, r0
 80055ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	3301      	adds	r3, #1
 80055b4:	61bb      	str	r3, [r7, #24]
        break;
 80055b6:	e018      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 80055b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055ba:	1c53      	adds	r3, r2, #1
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	6a39      	ldr	r1, [r7, #32]
 80055c2:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80055c4:	2025      	movs	r0, #37	@ 0x25
 80055c6:	47a0      	blx	r4
        format++;
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	3301      	adds	r3, #1
 80055cc:	61bb      	str	r3, [r7, #24]
        break;
 80055ce:	e00c      	b.n	80055ea <_vsnprintf+0x8c2>

      default :
        out(*format, buffer, idx++, maxlen);
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	7818      	ldrb	r0, [r3, #0]
 80055d4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055d6:	1c53      	adds	r3, r2, #1
 80055d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	6a39      	ldr	r1, [r7, #32]
 80055de:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80055e0:	47a0      	blx	r4
        format++;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3301      	adds	r3, #1
 80055e6:	61bb      	str	r3, [r7, #24]
        break;
 80055e8:	46c0      	nop			@ (mov r8, r8)
  while (*format)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <_vsnprintf+0x8ce>
 80055f2:	f7ff fbad 	bl	8004d50 <_vsnprintf+0x28>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80055f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d302      	bcc.n	8005604 <_vsnprintf+0x8dc>
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	1e5a      	subs	r2, r3, #1
 8005602:	e000      	b.n	8005606 <_vsnprintf+0x8de>
 8005604:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	6a39      	ldr	r1, [r7, #32]
 800560a:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800560c:	2000      	movs	r0, #0
 800560e:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8005610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8005612:	0018      	movs	r0, r3
 8005614:	46bd      	mov	sp, r7
 8005616:	b01c      	add	sp, #112	@ 0x70
 8005618:	bc80      	pop	{r7}
 800561a:	46b8      	mov	r8, r7
 800561c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800561e:	46c0      	nop			@ (mov r8, r8)

08005620 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8005620:	b40f      	push	{r0, r1, r2, r3}
 8005622:	b590      	push	{r4, r7, lr}
 8005624:	b087      	sub	sp, #28
 8005626:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8005628:	2324      	movs	r3, #36	@ 0x24
 800562a:	18fb      	adds	r3, r7, r3
 800562c:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800562e:	6a3c      	ldr	r4, [r7, #32]
 8005630:	2301      	movs	r3, #1
 8005632:	425a      	negs	r2, r3
 8005634:	1d39      	adds	r1, r7, #4
 8005636:	4808      	ldr	r0, [pc, #32]	@ (8005658 <printf_+0x38>)
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	0023      	movs	r3, r4
 800563e:	f7ff fb73 	bl	8004d28 <_vsnprintf>
 8005642:	0003      	movs	r3, r0
 8005644:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8005646:	68fb      	ldr	r3, [r7, #12]
}
 8005648:	0018      	movs	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	b005      	add	sp, #20
 800564e:	bc90      	pop	{r4, r7}
 8005650:	bc08      	pop	{r3}
 8005652:	b004      	add	sp, #16
 8005654:	4718      	bx	r3
 8005656:	46c0      	nop			@ (mov r8, r8)
 8005658:	08003e59 	.word	0x08003e59

0800565c <_putchar>:
  va_end(va);
  return ret;
}


void _putchar(char character) {
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	0002      	movs	r2, r0
 8005664:	1dfb      	adds	r3, r7, #7
 8005666:	701a      	strb	r2, [r3, #0]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 8005668:	46c0      	nop			@ (mov r8, r8)
 800566a:	4b06      	ldr	r3, [pc, #24]	@ (8005684 <_putchar+0x28>)
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	2280      	movs	r2, #128	@ 0x80
 8005670:	4013      	ands	r3, r2
 8005672:	d0fa      	beq.n	800566a <_putchar+0xe>
      USART2->TDR = character;
 8005674:	4b03      	ldr	r3, [pc, #12]	@ (8005684 <_putchar+0x28>)
 8005676:	1dfa      	adds	r2, r7, #7
 8005678:	7812      	ldrb	r2, [r2, #0]
 800567a:	629a      	str	r2, [r3, #40]	@ 0x28
		
}
 800567c:	46c0      	nop			@ (mov r8, r8)
 800567e:	46bd      	mov	sp, r7
 8005680:	b002      	add	sp, #8
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40004400 	.word	0x40004400

08005688 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800568c:	4b19      	ldr	r3, [pc, #100]	@ (80056f4 <MX_RTC_Init+0x6c>)
 800568e:	4a1a      	ldr	r2, [pc, #104]	@ (80056f8 <MX_RTC_Init+0x70>)
 8005690:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005692:	4b18      	ldr	r3, [pc, #96]	@ (80056f4 <MX_RTC_Init+0x6c>)
 8005694:	2200      	movs	r2, #0
 8005696:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8005698:	4b16      	ldr	r3, [pc, #88]	@ (80056f4 <MX_RTC_Init+0x6c>)
 800569a:	227f      	movs	r2, #127	@ 0x7f
 800569c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800569e:	4b15      	ldr	r3, [pc, #84]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056a0:	22ff      	movs	r2, #255	@ 0xff
 80056a2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80056a4:	4b13      	ldr	r3, [pc, #76]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80056aa:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80056b0:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80056b6:	4b0f      	ldr	r3, [pc, #60]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056b8:	2280      	movs	r2, #128	@ 0x80
 80056ba:	05d2      	lsls	r2, r2, #23
 80056bc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80056be:	4b0d      	ldr	r3, [pc, #52]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80056c4:	4b0b      	ldr	r3, [pc, #44]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80056ca:	4b0a      	ldr	r3, [pc, #40]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056cc:	0018      	movs	r0, r3
 80056ce:	f003 f9e9 	bl	8008aa4 <HAL_RTC_Init>
 80056d2:	1e03      	subs	r3, r0, #0
 80056d4:	d001      	beq.n	80056da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80056d6:	f7fe fbab 	bl	8003e30 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80056da:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <MX_RTC_Init+0x6c>)
 80056dc:	2204      	movs	r2, #4
 80056de:	213c      	movs	r1, #60	@ 0x3c
 80056e0:	0018      	movs	r0, r3
 80056e2:	f003 fad7 	bl	8008c94 <HAL_RTCEx_SetWakeUpTimer>
 80056e6:	1e03      	subs	r3, r0, #0
 80056e8:	d001      	beq.n	80056ee <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80056ea:	f7fe fba1 	bl	8003e30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80056ee:	46c0      	nop			@ (mov r8, r8)
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	2000030c 	.word	0x2000030c
 80056f8:	40002800 	.word	0x40002800

080056fc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80056fc:	b590      	push	{r4, r7, lr}
 80056fe:	b095      	sub	sp, #84	@ 0x54
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005704:	240c      	movs	r4, #12
 8005706:	193b      	adds	r3, r7, r4
 8005708:	0018      	movs	r0, r3
 800570a:	2344      	movs	r3, #68	@ 0x44
 800570c:	001a      	movs	r2, r3
 800570e:	2100      	movs	r1, #0
 8005710:	f006 fb06 	bl	800bd20 <memset>
  if(rtcHandle->Instance==RTC)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a16      	ldr	r2, [pc, #88]	@ (8005774 <HAL_RTC_MspInit+0x78>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d126      	bne.n	800576c <HAL_RTC_MspInit+0x70>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800571e:	193b      	adds	r3, r7, r4
 8005720:	2280      	movs	r2, #128	@ 0x80
 8005722:	0212      	lsls	r2, r2, #8
 8005724:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005726:	193b      	adds	r3, r7, r4
 8005728:	2280      	movs	r2, #128	@ 0x80
 800572a:	0092      	lsls	r2, r2, #2
 800572c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800572e:	193b      	adds	r3, r7, r4
 8005730:	0018      	movs	r0, r3
 8005732:	f002 f987 	bl	8007a44 <HAL_RCCEx_PeriphCLKConfig>
 8005736:	1e03      	subs	r3, r0, #0
 8005738:	d001      	beq.n	800573e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800573a:	f7fe fb79 	bl	8003e30 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800573e:	4a0e      	ldr	r2, [pc, #56]	@ (8005778 <HAL_RTC_MspInit+0x7c>)
 8005740:	2390      	movs	r3, #144	@ 0x90
 8005742:	58d3      	ldr	r3, [r2, r3]
 8005744:	490c      	ldr	r1, [pc, #48]	@ (8005778 <HAL_RTC_MspInit+0x7c>)
 8005746:	2280      	movs	r2, #128	@ 0x80
 8005748:	0212      	lsls	r2, r2, #8
 800574a:	4313      	orrs	r3, r2
 800574c:	2290      	movs	r2, #144	@ 0x90
 800574e:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005750:	4b09      	ldr	r3, [pc, #36]	@ (8005778 <HAL_RTC_MspInit+0x7c>)
 8005752:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005754:	4b08      	ldr	r3, [pc, #32]	@ (8005778 <HAL_RTC_MspInit+0x7c>)
 8005756:	2180      	movs	r1, #128	@ 0x80
 8005758:	00c9      	lsls	r1, r1, #3
 800575a:	430a      	orrs	r2, r1
 800575c:	659a      	str	r2, [r3, #88]	@ 0x58
 800575e:	4b06      	ldr	r3, [pc, #24]	@ (8005778 <HAL_RTC_MspInit+0x7c>)
 8005760:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005762:	2380      	movs	r3, #128	@ 0x80
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	4013      	ands	r3, r2
 8005768:	60bb      	str	r3, [r7, #8]
 800576a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800576c:	46c0      	nop			@ (mov r8, r8)
 800576e:	46bd      	mov	sp, r7
 8005770:	b015      	add	sp, #84	@ 0x54
 8005772:	bd90      	pop	{r4, r7, pc}
 8005774:	40002800 	.word	0x40002800
 8005778:	40021000 	.word	0x40021000

0800577c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005780:	4b1b      	ldr	r3, [pc, #108]	@ (80057f0 <MX_SPI1_Init+0x74>)
 8005782:	4a1c      	ldr	r2, [pc, #112]	@ (80057f4 <MX_SPI1_Init+0x78>)
 8005784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005786:	4b1a      	ldr	r3, [pc, #104]	@ (80057f0 <MX_SPI1_Init+0x74>)
 8005788:	2282      	movs	r2, #130	@ 0x82
 800578a:	0052      	lsls	r2, r2, #1
 800578c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800578e:	4b18      	ldr	r3, [pc, #96]	@ (80057f0 <MX_SPI1_Init+0x74>)
 8005790:	2200      	movs	r2, #0
 8005792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005794:	4b16      	ldr	r3, [pc, #88]	@ (80057f0 <MX_SPI1_Init+0x74>)
 8005796:	22e0      	movs	r2, #224	@ 0xe0
 8005798:	00d2      	lsls	r2, r2, #3
 800579a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800579c:	4b14      	ldr	r3, [pc, #80]	@ (80057f0 <MX_SPI1_Init+0x74>)
 800579e:	2200      	movs	r2, #0
 80057a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80057a2:	4b13      	ldr	r3, [pc, #76]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80057a8:	4b11      	ldr	r3, [pc, #68]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057aa:	2280      	movs	r2, #128	@ 0x80
 80057ac:	0092      	lsls	r2, r2, #2
 80057ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80057b0:	4b0f      	ldr	r3, [pc, #60]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057b2:	2210      	movs	r2, #16
 80057b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80057b6:	4b0e      	ldr	r3, [pc, #56]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80057bc:	4b0c      	ldr	r3, [pc, #48]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057be:	2200      	movs	r2, #0
 80057c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057c2:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80057c8:	4b09      	ldr	r3, [pc, #36]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057ca:	2207      	movs	r2, #7
 80057cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80057ce:	4b08      	ldr	r3, [pc, #32]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80057d4:	4b06      	ldr	r3, [pc, #24]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057d6:	2208      	movs	r2, #8
 80057d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80057da:	4b05      	ldr	r3, [pc, #20]	@ (80057f0 <MX_SPI1_Init+0x74>)
 80057dc:	0018      	movs	r0, r3
 80057de:	f003 fadb 	bl	8008d98 <HAL_SPI_Init>
 80057e2:	1e03      	subs	r3, r0, #0
 80057e4:	d001      	beq.n	80057ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80057e6:	f7fe fb23 	bl	8003e30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80057ea:	46c0      	nop			@ (mov r8, r8)
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	2000033c 	.word	0x2000033c
 80057f4:	40013000 	.word	0x40013000

080057f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80057f8:	b590      	push	{r4, r7, lr}
 80057fa:	b08b      	sub	sp, #44	@ 0x2c
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005800:	2414      	movs	r4, #20
 8005802:	193b      	adds	r3, r7, r4
 8005804:	0018      	movs	r0, r3
 8005806:	2314      	movs	r3, #20
 8005808:	001a      	movs	r2, r3
 800580a:	2100      	movs	r1, #0
 800580c:	f006 fa88 	bl	800bd20 <memset>
  if(spiHandle->Instance==SPI1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1b      	ldr	r2, [pc, #108]	@ (8005884 <HAL_SPI_MspInit+0x8c>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d130      	bne.n	800587c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800581a:	4b1b      	ldr	r3, [pc, #108]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 800581c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800581e:	4b1a      	ldr	r3, [pc, #104]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 8005820:	2180      	movs	r1, #128	@ 0x80
 8005822:	0149      	lsls	r1, r1, #5
 8005824:	430a      	orrs	r2, r1
 8005826:	661a      	str	r2, [r3, #96]	@ 0x60
 8005828:	4b17      	ldr	r3, [pc, #92]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 800582a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800582c:	2380      	movs	r3, #128	@ 0x80
 800582e:	015b      	lsls	r3, r3, #5
 8005830:	4013      	ands	r3, r2
 8005832:	613b      	str	r3, [r7, #16]
 8005834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005836:	4b14      	ldr	r3, [pc, #80]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 8005838:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800583a:	4b13      	ldr	r3, [pc, #76]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 800583c:	2101      	movs	r1, #1
 800583e:	430a      	orrs	r2, r1
 8005840:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005842:	4b11      	ldr	r3, [pc, #68]	@ (8005888 <HAL_SPI_MspInit+0x90>)
 8005844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005846:	2201      	movs	r2, #1
 8005848:	4013      	ands	r3, r2
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800584e:	0021      	movs	r1, r4
 8005850:	187b      	adds	r3, r7, r1
 8005852:	22e0      	movs	r2, #224	@ 0xe0
 8005854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005856:	187b      	adds	r3, r7, r1
 8005858:	2202      	movs	r2, #2
 800585a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800585c:	187b      	adds	r3, r7, r1
 800585e:	2200      	movs	r2, #0
 8005860:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005862:	187b      	adds	r3, r7, r1
 8005864:	2200      	movs	r2, #0
 8005866:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005868:	187b      	adds	r3, r7, r1
 800586a:	2205      	movs	r2, #5
 800586c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586e:	187a      	adds	r2, r7, r1
 8005870:	23a0      	movs	r3, #160	@ 0xa0
 8005872:	05db      	lsls	r3, r3, #23
 8005874:	0011      	movs	r1, r2
 8005876:	0018      	movs	r0, r3
 8005878:	f000 ff68 	bl	800674c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800587c:	46c0      	nop			@ (mov r8, r8)
 800587e:	46bd      	mov	sp, r7
 8005880:	b00b      	add	sp, #44	@ 0x2c
 8005882:	bd90      	pop	{r4, r7, pc}
 8005884:	40013000 	.word	0x40013000
 8005888:	40021000 	.word	0x40021000

0800588c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005892:	4b0f      	ldr	r3, [pc, #60]	@ (80058d0 <HAL_MspInit+0x44>)
 8005894:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005896:	4b0e      	ldr	r3, [pc, #56]	@ (80058d0 <HAL_MspInit+0x44>)
 8005898:	2180      	movs	r1, #128	@ 0x80
 800589a:	0549      	lsls	r1, r1, #21
 800589c:	430a      	orrs	r2, r1
 800589e:	659a      	str	r2, [r3, #88]	@ 0x58
 80058a0:	4b0b      	ldr	r3, [pc, #44]	@ (80058d0 <HAL_MspInit+0x44>)
 80058a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80058a4:	2380      	movs	r3, #128	@ 0x80
 80058a6:	055b      	lsls	r3, r3, #21
 80058a8:	4013      	ands	r3, r2
 80058aa:	607b      	str	r3, [r7, #4]
 80058ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058ae:	4b08      	ldr	r3, [pc, #32]	@ (80058d0 <HAL_MspInit+0x44>)
 80058b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80058b2:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <HAL_MspInit+0x44>)
 80058b4:	2101      	movs	r1, #1
 80058b6:	430a      	orrs	r2, r1
 80058b8:	661a      	str	r2, [r3, #96]	@ 0x60
 80058ba:	4b05      	ldr	r3, [pc, #20]	@ (80058d0 <HAL_MspInit+0x44>)
 80058bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058be:	2201      	movs	r2, #1
 80058c0:	4013      	ands	r3, r2
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80058c6:	46c0      	nop			@ (mov r8, r8)
 80058c8:	46bd      	mov	sp, r7
 80058ca:	b002      	add	sp, #8
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	46c0      	nop			@ (mov r8, r8)
 80058d0:	40021000 	.word	0x40021000

080058d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80058d8:	46c0      	nop			@ (mov r8, r8)
 80058da:	e7fd      	b.n	80058d8 <NMI_Handler+0x4>

080058dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058e0:	46c0      	nop			@ (mov r8, r8)
 80058e2:	e7fd      	b.n	80058e0 <HardFault_Handler+0x4>

080058e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80058e8:	46c0      	nop			@ (mov r8, r8)
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80058f2:	46c0      	nop			@ (mov r8, r8)
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80058fc:	f000 fa24 	bl	8005d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005900:	46c0      	nop			@ (mov r8, r8)
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	af00      	add	r7, sp, #0
  return 1;
 800590a:	2301      	movs	r3, #1
}
 800590c:	0018      	movs	r0, r3
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <_kill>:

int _kill(int pid, int sig)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800591c:	f006 fa6c 	bl	800bdf8 <__errno>
 8005920:	0003      	movs	r3, r0
 8005922:	2216      	movs	r2, #22
 8005924:	601a      	str	r2, [r3, #0]
  return -1;
 8005926:	2301      	movs	r3, #1
 8005928:	425b      	negs	r3, r3
}
 800592a:	0018      	movs	r0, r3
 800592c:	46bd      	mov	sp, r7
 800592e:	b002      	add	sp, #8
 8005930:	bd80      	pop	{r7, pc}

08005932 <_exit>:

void _exit (int status)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b082      	sub	sp, #8
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800593a:	2301      	movs	r3, #1
 800593c:	425a      	negs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	0011      	movs	r1, r2
 8005942:	0018      	movs	r0, r3
 8005944:	f7ff ffe5 	bl	8005912 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005948:	46c0      	nop			@ (mov r8, r8)
 800594a:	e7fd      	b.n	8005948 <_exit+0x16>

0800594c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]
 800595c:	e00a      	b.n	8005974 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800595e:	e000      	b.n	8005962 <_read+0x16>
 8005960:	bf00      	nop
 8005962:	0001      	movs	r1, r0
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	60ba      	str	r2, [r7, #8]
 800596a:	b2ca      	uxtb	r2, r1
 800596c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	3301      	adds	r3, #1
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	429a      	cmp	r2, r3
 800597a:	dbf0      	blt.n	800595e <_read+0x12>
  }

  return len;
 800597c:	687b      	ldr	r3, [r7, #4]
}
 800597e:	0018      	movs	r0, r3
 8005980:	46bd      	mov	sp, r7
 8005982:	b006      	add	sp, #24
 8005984:	bd80      	pop	{r7, pc}

08005986 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b086      	sub	sp, #24
 800598a:	af00      	add	r7, sp, #0
 800598c:	60f8      	str	r0, [r7, #12]
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005992:	2300      	movs	r3, #0
 8005994:	617b      	str	r3, [r7, #20]
 8005996:	e009      	b.n	80059ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	1c5a      	adds	r2, r3, #1
 800599c:	60ba      	str	r2, [r7, #8]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	0018      	movs	r0, r3
 80059a2:	e000      	b.n	80059a6 <_write+0x20>
 80059a4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	3301      	adds	r3, #1
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	dbf1      	blt.n	8005998 <_write+0x12>
  }
  return len;
 80059b4:	687b      	ldr	r3, [r7, #4]
}
 80059b6:	0018      	movs	r0, r3
 80059b8:	46bd      	mov	sp, r7
 80059ba:	b006      	add	sp, #24
 80059bc:	bd80      	pop	{r7, pc}

080059be <_close>:

int _close(int file)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80059c6:	2301      	movs	r3, #1
 80059c8:	425b      	negs	r3, r3
}
 80059ca:	0018      	movs	r0, r3
 80059cc:	46bd      	mov	sp, r7
 80059ce:	b002      	add	sp, #8
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b082      	sub	sp, #8
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
 80059da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2280      	movs	r2, #128	@ 0x80
 80059e0:	0192      	lsls	r2, r2, #6
 80059e2:	605a      	str	r2, [r3, #4]
  return 0;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	0018      	movs	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	b002      	add	sp, #8
 80059ec:	bd80      	pop	{r7, pc}

080059ee <_isatty>:

int _isatty(int file)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80059f6:	2301      	movs	r3, #1
}
 80059f8:	0018      	movs	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	b002      	add	sp, #8
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	0018      	movs	r0, r3
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b004      	add	sp, #16
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a20:	4a14      	ldr	r2, [pc, #80]	@ (8005a74 <_sbrk+0x5c>)
 8005a22:	4b15      	ldr	r3, [pc, #84]	@ (8005a78 <_sbrk+0x60>)
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a2c:	4b13      	ldr	r3, [pc, #76]	@ (8005a7c <_sbrk+0x64>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d102      	bne.n	8005a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a34:	4b11      	ldr	r3, [pc, #68]	@ (8005a7c <_sbrk+0x64>)
 8005a36:	4a12      	ldr	r2, [pc, #72]	@ (8005a80 <_sbrk+0x68>)
 8005a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a3a:	4b10      	ldr	r3, [pc, #64]	@ (8005a7c <_sbrk+0x64>)
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	18d3      	adds	r3, r2, r3
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d207      	bcs.n	8005a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a48:	f006 f9d6 	bl	800bdf8 <__errno>
 8005a4c:	0003      	movs	r3, r0
 8005a4e:	220c      	movs	r2, #12
 8005a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a52:	2301      	movs	r3, #1
 8005a54:	425b      	negs	r3, r3
 8005a56:	e009      	b.n	8005a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a58:	4b08      	ldr	r3, [pc, #32]	@ (8005a7c <_sbrk+0x64>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a5e:	4b07      	ldr	r3, [pc, #28]	@ (8005a7c <_sbrk+0x64>)
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	18d2      	adds	r2, r2, r3
 8005a66:	4b05      	ldr	r3, [pc, #20]	@ (8005a7c <_sbrk+0x64>)
 8005a68:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
}
 8005a6c:	0018      	movs	r0, r3
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	b006      	add	sp, #24
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	20008000 	.word	0x20008000
 8005a78:	00000400 	.word	0x00000400
 8005a7c:	200003a0 	.word	0x200003a0
 8005a80:	20000598 	.word	0x20000598

08005a84 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005a88:	4b11      	ldr	r3, [pc, #68]	@ (8005ad0 <SystemInit+0x4c>)
 8005a8a:	2280      	movs	r2, #128	@ 0x80
 8005a8c:	0512      	lsls	r2, r2, #20
 8005a8e:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8005a90:	4a10      	ldr	r2, [pc, #64]	@ (8005ad4 <SystemInit+0x50>)
 8005a92:	2380      	movs	r3, #128	@ 0x80
 8005a94:	58d2      	ldr	r2, [r2, r3]
 8005a96:	2380      	movs	r3, #128	@ 0x80
 8005a98:	025b      	lsls	r3, r3, #9
 8005a9a:	401a      	ands	r2, r3
 8005a9c:	2380      	movs	r3, #128	@ 0x80
 8005a9e:	025b      	lsls	r3, r3, #9
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d112      	bne.n	8005aca <SystemInit+0x46>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 8005aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad4 <SystemInit+0x50>)
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	22ff      	movs	r2, #255	@ 0xff
 8005aaa:	4013      	ands	r3, r2
 8005aac:	2bcc      	cmp	r3, #204	@ 0xcc
 8005aae:	d00c      	beq.n	8005aca <SystemInit+0x46>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8005ab0:	4b08      	ldr	r3, [pc, #32]	@ (8005ad4 <SystemInit+0x50>)
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	22ff      	movs	r2, #255	@ 0xff
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	2baa      	cmp	r3, #170	@ 0xaa
 8005aba:	d006      	beq.n	8005aca <SystemInit+0x46>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8005abc:	4b05      	ldr	r3, [pc, #20]	@ (8005ad4 <SystemInit+0x50>)
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b04      	ldr	r3, [pc, #16]	@ (8005ad4 <SystemInit+0x50>)
 8005ac2:	2180      	movs	r1, #128	@ 0x80
 8005ac4:	02c9      	lsls	r1, r1, #11
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8005aca:	46c0      	nop			@ (mov r8, r8)
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	e000ed00 	.word	0xe000ed00
 8005ad4:	40022000 	.word	0x40022000

08005ad8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005adc:	4b22      	ldr	r3, [pc, #136]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005ade:	4a23      	ldr	r2, [pc, #140]	@ (8005b6c <MX_USART2_UART_Init+0x94>)
 8005ae0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8005ae2:	4b21      	ldr	r3, [pc, #132]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005ae4:	4a22      	ldr	r2, [pc, #136]	@ (8005b70 <MX_USART2_UART_Init+0x98>)
 8005ae6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005aee:	4b1e      	ldr	r3, [pc, #120]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005af4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005af6:	2200      	movs	r2, #0
 8005af8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005afa:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005afc:	220c      	movs	r2, #12
 8005afe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b00:	4b19      	ldr	r3, [pc, #100]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b06:	4b18      	ldr	r3, [pc, #96]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b0c:	4b16      	ldr	r3, [pc, #88]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005b12:	4b15      	ldr	r3, [pc, #84]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b18:	4b13      	ldr	r3, [pc, #76]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b1e:	4b12      	ldr	r3, [pc, #72]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b20:	0018      	movs	r0, r3
 8005b22:	f003 f9e7 	bl	8008ef4 <HAL_UART_Init>
 8005b26:	1e03      	subs	r3, r0, #0
 8005b28:	d001      	beq.n	8005b2e <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8005b2a:	f7fe f981 	bl	8003e30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b30:	2100      	movs	r1, #0
 8005b32:	0018      	movs	r0, r3
 8005b34:	f003 fe74 	bl	8009820 <HAL_UARTEx_SetTxFifoThreshold>
 8005b38:	1e03      	subs	r3, r0, #0
 8005b3a:	d001      	beq.n	8005b40 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8005b3c:	f7fe f978 	bl	8003e30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b40:	4b09      	ldr	r3, [pc, #36]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b42:	2100      	movs	r1, #0
 8005b44:	0018      	movs	r0, r3
 8005b46:	f003 feab 	bl	80098a0 <HAL_UARTEx_SetRxFifoThreshold>
 8005b4a:	1e03      	subs	r3, r0, #0
 8005b4c:	d001      	beq.n	8005b52 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8005b4e:	f7fe f96f 	bl	8003e30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005b52:	4b05      	ldr	r3, [pc, #20]	@ (8005b68 <MX_USART2_UART_Init+0x90>)
 8005b54:	0018      	movs	r0, r3
 8005b56:	f003 fe29 	bl	80097ac <HAL_UARTEx_DisableFifoMode>
 8005b5a:	1e03      	subs	r3, r0, #0
 8005b5c:	d001      	beq.n	8005b62 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8005b5e:	f7fe f967 	bl	8003e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b62:	46c0      	nop			@ (mov r8, r8)
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	200003a4 	.word	0x200003a4
 8005b6c:	40004400 	.word	0x40004400
 8005b70:	000f4240 	.word	0x000f4240

08005b74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b74:	b590      	push	{r4, r7, lr}
 8005b76:	b09b      	sub	sp, #108	@ 0x6c
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b7c:	2354      	movs	r3, #84	@ 0x54
 8005b7e:	18fb      	adds	r3, r7, r3
 8005b80:	0018      	movs	r0, r3
 8005b82:	2314      	movs	r3, #20
 8005b84:	001a      	movs	r2, r3
 8005b86:	2100      	movs	r1, #0
 8005b88:	f006 f8ca 	bl	800bd20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005b8c:	2410      	movs	r4, #16
 8005b8e:	193b      	adds	r3, r7, r4
 8005b90:	0018      	movs	r0, r3
 8005b92:	2344      	movs	r3, #68	@ 0x44
 8005b94:	001a      	movs	r2, r3
 8005b96:	2100      	movs	r1, #0
 8005b98:	f006 f8c2 	bl	800bd20 <memset>
  if(uartHandle->Instance==USART2)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a22      	ldr	r2, [pc, #136]	@ (8005c2c <HAL_UART_MspInit+0xb8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d13e      	bne.n	8005c24 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005ba6:	193b      	adds	r3, r7, r4
 8005ba8:	2202      	movs	r2, #2
 8005baa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005bac:	193b      	adds	r3, r7, r4
 8005bae:	2200      	movs	r2, #0
 8005bb0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bb2:	193b      	adds	r3, r7, r4
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	f001 ff45 	bl	8007a44 <HAL_RCCEx_PeriphCLKConfig>
 8005bba:	1e03      	subs	r3, r0, #0
 8005bbc:	d001      	beq.n	8005bc2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005bbe:	f7fe f937 	bl	8003e30 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005bc4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005bc8:	2180      	movs	r1, #128	@ 0x80
 8005bca:	0289      	lsls	r1, r1, #10
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	659a      	str	r2, [r3, #88]	@ 0x58
 8005bd0:	4b17      	ldr	r3, [pc, #92]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005bd2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005bd4:	2380      	movs	r3, #128	@ 0x80
 8005bd6:	029b      	lsls	r3, r3, #10
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bde:	4b14      	ldr	r3, [pc, #80]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005be0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005be2:	4b13      	ldr	r3, [pc, #76]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005be4:	2101      	movs	r1, #1
 8005be6:	430a      	orrs	r2, r1
 8005be8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005bea:	4b11      	ldr	r3, [pc, #68]	@ (8005c30 <HAL_UART_MspInit+0xbc>)
 8005bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bee:	2201      	movs	r2, #1
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	60bb      	str	r3, [r7, #8]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005bf6:	2154      	movs	r1, #84	@ 0x54
 8005bf8:	187b      	adds	r3, r7, r1
 8005bfa:	220c      	movs	r2, #12
 8005bfc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bfe:	187b      	adds	r3, r7, r1
 8005c00:	2202      	movs	r2, #2
 8005c02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c04:	187b      	adds	r3, r7, r1
 8005c06:	2200      	movs	r2, #0
 8005c08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c0a:	187b      	adds	r3, r7, r1
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c10:	187b      	adds	r3, r7, r1
 8005c12:	2207      	movs	r2, #7
 8005c14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c16:	187a      	adds	r2, r7, r1
 8005c18:	23a0      	movs	r3, #160	@ 0xa0
 8005c1a:	05db      	lsls	r3, r3, #23
 8005c1c:	0011      	movs	r1, r2
 8005c1e:	0018      	movs	r0, r3
 8005c20:	f000 fd94 	bl	800674c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c24:	46c0      	nop			@ (mov r8, r8)
 8005c26:	46bd      	mov	sp, r7
 8005c28:	b01b      	add	sp, #108	@ 0x6c
 8005c2a:	bd90      	pop	{r4, r7, pc}
 8005c2c:	40004400 	.word	0x40004400
 8005c30:	40021000 	.word	0x40021000

08005c34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005c34:	480d      	ldr	r0, [pc, #52]	@ (8005c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005c36:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c38:	f7ff ff24 	bl	8005a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c3c:	480c      	ldr	r0, [pc, #48]	@ (8005c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8005c3e:	490d      	ldr	r1, [pc, #52]	@ (8005c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c40:	4a0d      	ldr	r2, [pc, #52]	@ (8005c78 <LoopForever+0xe>)
  movs r3, #0
 8005c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c44:	e002      	b.n	8005c4c <LoopCopyDataInit>

08005c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c4a:	3304      	adds	r3, #4

08005c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c50:	d3f9      	bcc.n	8005c46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c52:	4a0a      	ldr	r2, [pc, #40]	@ (8005c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c54:	4c0a      	ldr	r4, [pc, #40]	@ (8005c80 <LoopForever+0x16>)
  movs r3, #0
 8005c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c58:	e001      	b.n	8005c5e <LoopFillZerobss>

08005c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c5c:	3204      	adds	r2, #4

08005c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c60:	d3fb      	bcc.n	8005c5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005c62:	f006 f8cf 	bl	800be04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005c66:	f7fd fe49 	bl	80038fc <main>

08005c6a <LoopForever>:

LoopForever:
  b LoopForever
 8005c6a:	e7fe      	b.n	8005c6a <LoopForever>
  ldr   r0, =_estack
 8005c6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c74:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8005c78:	0800e568 	.word	0x0800e568
  ldr r2, =_sbss
 8005c7c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8005c80:	20000594 	.word	0x20000594

08005c84 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005c84:	e7fe      	b.n	8005c84 <ADC_COMP1_2_IRQHandler>

08005c86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b082      	sub	sp, #8
 8005c8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c8c:	1dfb      	adds	r3, r7, #7
 8005c8e:	2200      	movs	r2, #0
 8005c90:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c92:	2003      	movs	r0, #3
 8005c94:	f000 f80e 	bl	8005cb4 <HAL_InitTick>
 8005c98:	1e03      	subs	r3, r0, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8005c9c:	1dfb      	adds	r3, r7, #7
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	701a      	strb	r2, [r3, #0]
 8005ca2:	e001      	b.n	8005ca8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005ca4:	f7ff fdf2 	bl	800588c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005ca8:	1dfb      	adds	r3, r7, #7
 8005caa:	781b      	ldrb	r3, [r3, #0]
}
 8005cac:	0018      	movs	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	b002      	add	sp, #8
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005cb4:	b590      	push	{r4, r7, lr}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005cbc:	230f      	movs	r3, #15
 8005cbe:	18fb      	adds	r3, r7, r3
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8005cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8005d3c <HAL_InitTick+0x88>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d02b      	beq.n	8005d24 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8005d40 <HAL_InitTick+0x8c>)
 8005cce:	681c      	ldr	r4, [r3, #0]
 8005cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d3c <HAL_InitTick+0x88>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	0019      	movs	r1, r3
 8005cd6:	23fa      	movs	r3, #250	@ 0xfa
 8005cd8:	0098      	lsls	r0, r3, #2
 8005cda:	f7fa fa31 	bl	8000140 <__udivsi3>
 8005cde:	0003      	movs	r3, r0
 8005ce0:	0019      	movs	r1, r3
 8005ce2:	0020      	movs	r0, r4
 8005ce4:	f7fa fa2c 	bl	8000140 <__udivsi3>
 8005ce8:	0003      	movs	r3, r0
 8005cea:	0018      	movs	r0, r3
 8005cec:	f000 fd21 	bl	8006732 <HAL_SYSTICK_Config>
 8005cf0:	1e03      	subs	r3, r0, #0
 8005cf2:	d112      	bne.n	8005d1a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	d80a      	bhi.n	8005d10 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005cfa:	6879      	ldr	r1, [r7, #4]
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	425b      	negs	r3, r3
 8005d00:	2200      	movs	r2, #0
 8005d02:	0018      	movs	r0, r3
 8005d04:	f000 fd00 	bl	8006708 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005d08:	4b0e      	ldr	r3, [pc, #56]	@ (8005d44 <HAL_InitTick+0x90>)
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	e00d      	b.n	8005d2c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005d10:	230f      	movs	r3, #15
 8005d12:	18fb      	adds	r3, r7, r3
 8005d14:	2201      	movs	r2, #1
 8005d16:	701a      	strb	r2, [r3, #0]
 8005d18:	e008      	b.n	8005d2c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005d1a:	230f      	movs	r3, #15
 8005d1c:	18fb      	adds	r3, r7, r3
 8005d1e:	2201      	movs	r2, #1
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	e003      	b.n	8005d2c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005d24:	230f      	movs	r3, #15
 8005d26:	18fb      	adds	r3, r7, r3
 8005d28:	2201      	movs	r2, #1
 8005d2a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005d2c:	230f      	movs	r3, #15
 8005d2e:	18fb      	adds	r3, r7, r3
 8005d30:	781b      	ldrb	r3, [r3, #0]
}
 8005d32:	0018      	movs	r0, r3
 8005d34:	46bd      	mov	sp, r7
 8005d36:	b005      	add	sp, #20
 8005d38:	bd90      	pop	{r4, r7, pc}
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	2000000c 	.word	0x2000000c
 8005d40:	20000004 	.word	0x20000004
 8005d44:	20000008 	.word	0x20000008

08005d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d4c:	4b04      	ldr	r3, [pc, #16]	@ (8005d60 <HAL_IncTick+0x18>)
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	4b04      	ldr	r3, [pc, #16]	@ (8005d64 <HAL_IncTick+0x1c>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	18d2      	adds	r2, r2, r3
 8005d56:	4b02      	ldr	r3, [pc, #8]	@ (8005d60 <HAL_IncTick+0x18>)
 8005d58:	601a      	str	r2, [r3, #0]
}
 8005d5a:	46c0      	nop			@ (mov r8, r8)
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	20000438 	.word	0x20000438
 8005d64:	2000000c 	.word	0x2000000c

08005d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d6c:	4b02      	ldr	r3, [pc, #8]	@ (8005d78 <HAL_GetTick+0x10>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
}
 8005d70:	0018      	movs	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	46c0      	nop			@ (mov r8, r8)
 8005d78:	20000438 	.word	0x20000438

08005d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d84:	f7ff fff0 	bl	8005d68 <HAL_GetTick>
 8005d88:	0003      	movs	r3, r0
 8005d8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	3301      	adds	r3, #1
 8005d94:	d004      	beq.n	8005da0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d96:	4b09      	ldr	r3, [pc, #36]	@ (8005dbc <HAL_Delay+0x40>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	18d3      	adds	r3, r2, r3
 8005d9e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005da0:	46c0      	nop			@ (mov r8, r8)
 8005da2:	f7ff ffe1 	bl	8005d68 <HAL_GetTick>
 8005da6:	0002      	movs	r2, r0
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d8f7      	bhi.n	8005da2 <HAL_Delay+0x26>
  {
  }
}
 8005db2:	46c0      	nop			@ (mov r8, r8)
 8005db4:	46c0      	nop			@ (mov r8, r8)
 8005db6:	46bd      	mov	sp, r7
 8005db8:	b004      	add	sp, #16
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	2000000c 	.word	0x2000000c

08005dc0 <LL_ADC_SetCommonPathInternalCh>:
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a05      	ldr	r2, [pc, #20]	@ (8005de4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8005dd0:	401a      	ands	r2, r3
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	601a      	str	r2, [r3, #0]
}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b002      	add	sp, #8
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	fe3fffff 	.word	0xfe3fffff

08005de8 <LL_ADC_GetCommonPathInternalCh>:
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	23e0      	movs	r3, #224	@ 0xe0
 8005df6:	045b      	lsls	r3, r3, #17
 8005df8:	4013      	ands	r3, r2
}
 8005dfa:	0018      	movs	r0, r3
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	b002      	add	sp, #8
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <LL_ADC_SetSamplingTimeCommonChannels>:
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b084      	sub	sp, #16
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	60f8      	str	r0, [r7, #12]
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	2104      	movs	r1, #4
 8005e16:	400a      	ands	r2, r1
 8005e18:	2107      	movs	r1, #7
 8005e1a:	4091      	lsls	r1, r2
 8005e1c:	000a      	movs	r2, r1
 8005e1e:	43d2      	mvns	r2, r2
 8005e20:	401a      	ands	r2, r3
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	2104      	movs	r1, #4
 8005e26:	400b      	ands	r3, r1
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	4099      	lsls	r1, r3
 8005e2c:	000b      	movs	r3, r1
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	615a      	str	r2, [r3, #20]
}
 8005e34:	46c0      	nop			@ (mov r8, r8)
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b004      	add	sp, #16
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <LL_ADC_GetSamplingTimeCommonChannels>:
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	2104      	movs	r1, #4
 8005e4e:	400a      	ands	r2, r1
 8005e50:	2107      	movs	r1, #7
 8005e52:	4091      	lsls	r1, r2
 8005e54:	000a      	movs	r2, r1
 8005e56:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2104      	movs	r1, #4
 8005e5c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005e5e:	40da      	lsrs	r2, r3
 8005e60:	0013      	movs	r3, r2
}
 8005e62:	0018      	movs	r0, r3
 8005e64:	46bd      	mov	sp, r7
 8005e66:	b002      	add	sp, #8
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <LL_ADC_REG_SetSequencerRanks>:
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	60f8      	str	r0, [r7, #12]
 8005e72:	60b9      	str	r1, [r7, #8]
 8005e74:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CHSELR,
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	211f      	movs	r1, #31
 8005e7e:	400a      	ands	r2, r1
 8005e80:	210f      	movs	r1, #15
 8005e82:	4091      	lsls	r1, r2
 8005e84:	000a      	movs	r2, r1
 8005e86:	43d2      	mvns	r2, r2
 8005e88:	401a      	ands	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	0e9b      	lsrs	r3, r3, #26
 8005e8e:	210f      	movs	r1, #15
 8005e90:	4019      	ands	r1, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	201f      	movs	r0, #31
 8005e96:	4003      	ands	r3, r0
 8005e98:	4099      	lsls	r1, r3
 8005e9a:	000b      	movs	r3, r1
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ea2:	46c0      	nop			@ (mov r8, r8)
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	b004      	add	sp, #16
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <LL_ADC_REG_SetSequencerChAdd>:
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	025b      	lsls	r3, r3, #9
 8005ebc:	0a5b      	lsrs	r3, r3, #9
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ec4:	46c0      	nop			@ (mov r8, r8)
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	b002      	add	sp, #8
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <LL_ADC_REG_SetSequencerChRem>:
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	0252      	lsls	r2, r2, #9
 8005ede:	0a52      	lsrs	r2, r2, #9
 8005ee0:	43d2      	mvns	r2, r2
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ee8:	46c0      	nop			@ (mov r8, r8)
 8005eea:	46bd      	mov	sp, r7
 8005eec:	b002      	add	sp, #8
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <LL_ADC_SetChannelSamplingTime>:
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	0212      	lsls	r2, r2, #8
 8005f04:	43d2      	mvns	r2, r2
 8005f06:	401a      	ands	r2, r3
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	021b      	lsls	r3, r3, #8
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	400b      	ands	r3, r1
 8005f10:	4904      	ldr	r1, [pc, #16]	@ (8005f24 <LL_ADC_SetChannelSamplingTime+0x34>)
 8005f12:	400b      	ands	r3, r1
 8005f14:	431a      	orrs	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	615a      	str	r2, [r3, #20]
}
 8005f1a:	46c0      	nop			@ (mov r8, r8)
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	b004      	add	sp, #16
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	46c0      	nop			@ (mov r8, r8)
 8005f24:	7fffff00 	.word	0x7fffff00

08005f28 <LL_ADC_EnableInternalRegulator>:
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	4a05      	ldr	r2, [pc, #20]	@ (8005f4c <LL_ADC_EnableInternalRegulator+0x24>)
 8005f36:	4013      	ands	r3, r2
 8005f38:	2280      	movs	r2, #128	@ 0x80
 8005f3a:	0552      	lsls	r2, r2, #21
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	609a      	str	r2, [r3, #8]
}
 8005f42:	46c0      	nop			@ (mov r8, r8)
 8005f44:	46bd      	mov	sp, r7
 8005f46:	b002      	add	sp, #8
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	46c0      	nop			@ (mov r8, r8)
 8005f4c:	6fffffe8 	.word	0x6fffffe8

08005f50 <LL_ADC_IsInternalRegulatorEnabled>:
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	2380      	movs	r3, #128	@ 0x80
 8005f5e:	055b      	lsls	r3, r3, #21
 8005f60:	401a      	ands	r2, r3
 8005f62:	2380      	movs	r3, #128	@ 0x80
 8005f64:	055b      	lsls	r3, r3, #21
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d101      	bne.n	8005f6e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	0018      	movs	r0, r3
 8005f72:	46bd      	mov	sp, r7
 8005f74:	b002      	add	sp, #8
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <LL_ADC_IsEnabled>:
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	2201      	movs	r2, #1
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d101      	bne.n	8005f90 <LL_ADC_IsEnabled+0x18>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <LL_ADC_IsEnabled+0x1a>
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	0018      	movs	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	b002      	add	sp, #8
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <LL_ADC_REG_IsConversionOngoing>:
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b082      	sub	sp, #8
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	2204      	movs	r2, #4
 8005fa8:	4013      	ands	r3, r2
 8005faa:	2b04      	cmp	r3, #4
 8005fac:	d101      	bne.n	8005fb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	0018      	movs	r0, r3
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	b002      	add	sp, #8
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fc4:	231f      	movs	r3, #31
 8005fc6:	18fb      	adds	r3, r7, r3
 8005fc8:	2200      	movs	r2, #0
 8005fca:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e17f      	b.n	80062e2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10a      	bne.n	8006000 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	0018      	movs	r0, r3
 8005fee:	f7fd f9d5 	bl	800339c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2254      	movs	r2, #84	@ 0x54
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	0018      	movs	r0, r3
 8006006:	f7ff ffa3 	bl	8005f50 <LL_ADC_IsInternalRegulatorEnabled>
 800600a:	1e03      	subs	r3, r0, #0
 800600c:	d115      	bne.n	800603a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	0018      	movs	r0, r3
 8006014:	f7ff ff88 	bl	8005f28 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006018:	4bb4      	ldr	r3, [pc, #720]	@ (80062ec <HAL_ADC_Init+0x330>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	49b4      	ldr	r1, [pc, #720]	@ (80062f0 <HAL_ADC_Init+0x334>)
 800601e:	0018      	movs	r0, r3
 8006020:	f7fa f88e 	bl	8000140 <__udivsi3>
 8006024:	0003      	movs	r3, r0
 8006026:	3301      	adds	r3, #1
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800602c:	e002      	b.n	8006034 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	3b01      	subs	r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1f9      	bne.n	800602e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	0018      	movs	r0, r3
 8006040:	f7ff ff86 	bl	8005f50 <LL_ADC_IsInternalRegulatorEnabled>
 8006044:	1e03      	subs	r3, r0, #0
 8006046:	d10f      	bne.n	8006068 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800604c:	2210      	movs	r2, #16
 800604e:	431a      	orrs	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006058:	2201      	movs	r2, #1
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006060:	231f      	movs	r3, #31
 8006062:	18fb      	adds	r3, r7, r3
 8006064:	2201      	movs	r2, #1
 8006066:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	0018      	movs	r0, r3
 800606e:	f7ff ff94 	bl	8005f9a <LL_ADC_REG_IsConversionOngoing>
 8006072:	0003      	movs	r3, r0
 8006074:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800607a:	2210      	movs	r2, #16
 800607c:	4013      	ands	r3, r2
 800607e:	d000      	beq.n	8006082 <HAL_ADC_Init+0xc6>
 8006080:	e122      	b.n	80062c8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d000      	beq.n	800608a <HAL_ADC_Init+0xce>
 8006088:	e11e      	b.n	80062c8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608e:	4a99      	ldr	r2, [pc, #612]	@ (80062f4 <HAL_ADC_Init+0x338>)
 8006090:	4013      	ands	r3, r2
 8006092:	2202      	movs	r2, #2
 8006094:	431a      	orrs	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	0018      	movs	r0, r3
 80060a0:	f7ff ff6a 	bl	8005f78 <LL_ADC_IsEnabled>
 80060a4:	1e03      	subs	r3, r0, #0
 80060a6:	d000      	beq.n	80060aa <HAL_ADC_Init+0xee>
 80060a8:	e0ad      	b.n	8006206 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	7e1b      	ldrb	r3, [r3, #24]
 80060b2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80060b4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	7e5b      	ldrb	r3, [r3, #25]
 80060ba:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80060bc:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	7e9b      	ldrb	r3, [r3, #26]
 80060c2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80060c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_ADC_Init+0x118>
 80060ce:	2380      	movs	r3, #128	@ 0x80
 80060d0:	015b      	lsls	r3, r3, #5
 80060d2:	e000      	b.n	80060d6 <HAL_ADC_Init+0x11a>
 80060d4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80060d6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80060dc:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	691b      	ldr	r3, [r3, #16]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	da04      	bge.n	80060f0 <HAL_ADC_Init+0x134>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	085b      	lsrs	r3, r3, #1
 80060ee:	e001      	b.n	80060f4 <HAL_ADC_Init+0x138>
 80060f0:	2380      	movs	r3, #128	@ 0x80
 80060f2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80060f4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	212c      	movs	r1, #44	@ 0x2c
 80060fa:	5c5b      	ldrb	r3, [r3, r1]
 80060fc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80060fe:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006100:	69ba      	ldr	r2, [r7, #24]
 8006102:	4313      	orrs	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2220      	movs	r2, #32
 800610a:	5c9b      	ldrb	r3, [r3, r2]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d115      	bne.n	800613c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	7e9b      	ldrb	r3, [r3, #26]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d105      	bne.n	8006124 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	2280      	movs	r2, #128	@ 0x80
 800611c:	0252      	lsls	r2, r2, #9
 800611e:	4313      	orrs	r3, r2
 8006120:	61bb      	str	r3, [r7, #24]
 8006122:	e00b      	b.n	800613c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006128:	2220      	movs	r2, #32
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006134:	2201      	movs	r2, #1
 8006136:	431a      	orrs	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006148:	23e0      	movs	r3, #224	@ 0xe0
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006152:	4313      	orrs	r3, r2
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	4313      	orrs	r3, r2
 8006158:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	4a65      	ldr	r2, [pc, #404]	@ (80062f8 <HAL_ADC_Init+0x33c>)
 8006162:	4013      	ands	r3, r2
 8006164:	0019      	movs	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	430a      	orrs	r2, r1
 800616e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	0f9b      	lsrs	r3, r3, #30
 8006176:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800617c:	4313      	orrs	r3, r2
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	223c      	movs	r2, #60	@ 0x3c
 8006188:	5c9b      	ldrb	r3, [r3, r2]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d111      	bne.n	80061b2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	0f9b      	lsrs	r3, r3, #30
 8006194:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800619a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80061a0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80061a6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	2201      	movs	r2, #1
 80061ae:	4313      	orrs	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	4a50      	ldr	r2, [pc, #320]	@ (80062fc <HAL_ADC_Init+0x340>)
 80061ba:	4013      	ands	r3, r2
 80061bc:	0019      	movs	r1, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	23c0      	movs	r3, #192	@ 0xc0
 80061ce:	061b      	lsls	r3, r3, #24
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d018      	beq.n	8006206 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80061d8:	2380      	movs	r3, #128	@ 0x80
 80061da:	05db      	lsls	r3, r3, #23
 80061dc:	429a      	cmp	r2, r3
 80061de:	d012      	beq.n	8006206 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80061e4:	2380      	movs	r3, #128	@ 0x80
 80061e6:	061b      	lsls	r3, r3, #24
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d00c      	beq.n	8006206 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80061ec:	4b44      	ldr	r3, [pc, #272]	@ (8006300 <HAL_ADC_Init+0x344>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a44      	ldr	r2, [pc, #272]	@ (8006304 <HAL_ADC_Init+0x348>)
 80061f2:	4013      	ands	r3, r2
 80061f4:	0019      	movs	r1, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	23f0      	movs	r3, #240	@ 0xf0
 80061fc:	039b      	lsls	r3, r3, #14
 80061fe:	401a      	ands	r2, r3
 8006200:	4b3f      	ldr	r3, [pc, #252]	@ (8006300 <HAL_ADC_Init+0x344>)
 8006202:	430a      	orrs	r2, r1
 8006204:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620e:	001a      	movs	r2, r3
 8006210:	2100      	movs	r1, #0
 8006212:	f7ff fdf6 	bl	8005e02 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6818      	ldr	r0, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	493a      	ldr	r1, [pc, #232]	@ (8006308 <HAL_ADC_Init+0x34c>)
 8006220:	001a      	movs	r2, r3
 8006222:	f7ff fdee 	bl	8005e02 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d109      	bne.n	8006242 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2110      	movs	r1, #16
 800623a:	4249      	negs	r1, r1
 800623c:	430a      	orrs	r2, r1
 800623e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006240:	e018      	b.n	8006274 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691a      	ldr	r2, [r3, #16]
 8006246:	2380      	movs	r3, #128	@ 0x80
 8006248:	039b      	lsls	r3, r3, #14
 800624a:	429a      	cmp	r2, r3
 800624c:	d112      	bne.n	8006274 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	3b01      	subs	r3, #1
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	221c      	movs	r2, #28
 800625e:	4013      	ands	r3, r2
 8006260:	2210      	movs	r2, #16
 8006262:	4252      	negs	r2, r2
 8006264:	409a      	lsls	r2, r3
 8006266:	0011      	movs	r1, r2
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2100      	movs	r1, #0
 800627a:	0018      	movs	r0, r3
 800627c:	f7ff fdde 	bl	8005e3c <LL_ADC_GetSamplingTimeCommonChannels>
 8006280:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006286:	429a      	cmp	r2, r3
 8006288:	d10b      	bne.n	80062a2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006294:	2203      	movs	r2, #3
 8006296:	4393      	bics	r3, r2
 8006298:	2201      	movs	r2, #1
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80062a0:	e01c      	b.n	80062dc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a6:	2212      	movs	r2, #18
 80062a8:	4393      	bics	r3, r2
 80062aa:	2210      	movs	r2, #16
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062b6:	2201      	movs	r2, #1
 80062b8:	431a      	orrs	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80062be:	231f      	movs	r3, #31
 80062c0:	18fb      	adds	r3, r7, r3
 80062c2:	2201      	movs	r2, #1
 80062c4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80062c6:	e009      	b.n	80062dc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062cc:	2210      	movs	r2, #16
 80062ce:	431a      	orrs	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80062d4:	231f      	movs	r3, #31
 80062d6:	18fb      	adds	r3, r7, r3
 80062d8:	2201      	movs	r2, #1
 80062da:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80062dc:	231f      	movs	r3, #31
 80062de:	18fb      	adds	r3, r7, r3
 80062e0:	781b      	ldrb	r3, [r3, #0]
}
 80062e2:	0018      	movs	r0, r3
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b008      	add	sp, #32
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	46c0      	nop			@ (mov r8, r8)
 80062ec:	20000004 	.word	0x20000004
 80062f0:	00030d40 	.word	0x00030d40
 80062f4:	fffffefd 	.word	0xfffffefd
 80062f8:	ffde0201 	.word	0xffde0201
 80062fc:	1ffffc02 	.word	0x1ffffc02
 8006300:	40012708 	.word	0x40012708
 8006304:	ffc3ffff 	.word	0xffc3ffff
 8006308:	7fffff04 	.word	0x7fffff04

0800630c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800630c:	b590      	push	{r4, r7, lr}
 800630e:	b08b      	sub	sp, #44	@ 0x2c
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006316:	2327      	movs	r3, #39	@ 0x27
 8006318:	18fb      	adds	r3, r7, r3
 800631a:	2200      	movs	r2, #0
 800631c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2254      	movs	r2, #84	@ 0x54
 8006326:	5c9b      	ldrb	r3, [r3, r2]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_ADC_ConfigChannel+0x24>
 800632c:	2302      	movs	r3, #2
 800632e:	e141      	b.n	80065b4 <HAL_ADC_ConfigChannel+0x2a8>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2254      	movs	r2, #84	@ 0x54
 8006334:	2101      	movs	r1, #1
 8006336:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	0018      	movs	r0, r3
 800633e:	f7ff fe2c 	bl	8005f9a <LL_ADC_REG_IsConversionOngoing>
 8006342:	1e03      	subs	r3, r0, #0
 8006344:	d000      	beq.n	8006348 <HAL_ADC_ConfigChannel+0x3c>
 8006346:	e124      	b.n	8006592 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	2b02      	cmp	r3, #2
 800634e:	d100      	bne.n	8006352 <HAL_ADC_ConfigChannel+0x46>
 8006350:	e0d8      	b.n	8006504 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	691a      	ldr	r2, [r3, #16]
 8006356:	2380      	movs	r3, #128	@ 0x80
 8006358:	061b      	lsls	r3, r3, #24
 800635a:	429a      	cmp	r2, r3
 800635c:	d004      	beq.n	8006368 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006362:	4a96      	ldr	r2, [pc, #600]	@ (80065bc <HAL_ADC_ConfigChannel+0x2b0>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d108      	bne.n	800637a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	0019      	movs	r1, r3
 8006372:	0010      	movs	r0, r2
 8006374:	f7ff fd99 	bl	8005eaa <LL_ADC_REG_SetSequencerChAdd>
 8006378:	e060      	b.n	800643c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	211f      	movs	r1, #31
 8006384:	400b      	ands	r3, r1
 8006386:	210f      	movs	r1, #15
 8006388:	4099      	lsls	r1, r3
 800638a:	000b      	movs	r3, r1
 800638c:	43db      	mvns	r3, r3
 800638e:	4013      	ands	r3, r2
 8006390:	001c      	movs	r4, r3
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	025b      	lsls	r3, r3, #9
 8006398:	0a5b      	lsrs	r3, r3, #9
 800639a:	d105      	bne.n	80063a8 <HAL_ADC_ConfigChannel+0x9c>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	0e9b      	lsrs	r3, r3, #26
 80063a2:	221f      	movs	r2, #31
 80063a4:	401a      	ands	r2, r3
 80063a6:	e02e      	b.n	8006406 <HAL_ADC_ConfigChannel+0xfa>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 80063ae:	231f      	movs	r3, #31
 80063b0:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	085b      	lsrs	r3, r3, #1
 80063ba:	61bb      	str	r3, [r7, #24]
 80063bc:	e00e      	b.n	80063dc <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	005b      	lsls	r3, r3, #1
 80063c2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2201      	movs	r2, #1
 80063c8:	4013      	ands	r3, r2
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	613b      	str	r3, [r7, #16]
    s--;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	085b      	lsrs	r3, r3, #1
 80063da:	61bb      	str	r3, [r7, #24]
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1ed      	bne.n	80063be <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	409a      	lsls	r2, r3
 80063e8:	0013      	movs	r3, r2
 80063ea:	613b      	str	r3, [r7, #16]
  return result;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 80063f6:	2320      	movs	r3, #32
 80063f8:	e004      	b.n	8006404 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 80063fa:	69f8      	ldr	r0, [r7, #28]
 80063fc:	f7fa f854 	bl	80004a8 <__clzsi2>
 8006400:	0003      	movs	r3, r0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	001a      	movs	r2, r3
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	211f      	movs	r1, #31
 800640c:	400b      	ands	r3, r1
 800640e:	409a      	lsls	r2, r3
 8006410:	0013      	movs	r3, r2
 8006412:	0022      	movs	r2, r4
 8006414:	431a      	orrs	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	089b      	lsrs	r3, r3, #2
 8006420:	1c5a      	adds	r2, r3, #1
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	429a      	cmp	r2, r3
 8006428:	d808      	bhi.n	800643c <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	6859      	ldr	r1, [r3, #4]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	001a      	movs	r2, r3
 8006438:	f7ff fd17 	bl	8005e6a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6818      	ldr	r0, [r3, #0]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	001a      	movs	r2, r3
 800644a:	f7ff fd51 	bl	8005ef0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	db00      	blt.n	8006458 <HAL_ADC_ConfigChannel+0x14c>
 8006456:	e0a6      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006458:	4b59      	ldr	r3, [pc, #356]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 800645a:	0018      	movs	r0, r3
 800645c:	f7ff fcc4 	bl	8005de8 <LL_ADC_GetCommonPathInternalCh>
 8006460:	0003      	movs	r3, r0
 8006462:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a56      	ldr	r2, [pc, #344]	@ (80065c4 <HAL_ADC_ConfigChannel+0x2b8>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d122      	bne.n	80064b4 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800646e:	6a3a      	ldr	r2, [r7, #32]
 8006470:	2380      	movs	r3, #128	@ 0x80
 8006472:	041b      	lsls	r3, r3, #16
 8006474:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006476:	d11d      	bne.n	80064b4 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	2280      	movs	r2, #128	@ 0x80
 800647c:	0412      	lsls	r2, r2, #16
 800647e:	4313      	orrs	r3, r2
 8006480:	4a4f      	ldr	r2, [pc, #316]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 8006482:	0019      	movs	r1, r3
 8006484:	0010      	movs	r0, r2
 8006486:	f7ff fc9b 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800648a:	4b4f      	ldr	r3, [pc, #316]	@ (80065c8 <HAL_ADC_ConfigChannel+0x2bc>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	494f      	ldr	r1, [pc, #316]	@ (80065cc <HAL_ADC_ConfigChannel+0x2c0>)
 8006490:	0018      	movs	r0, r3
 8006492:	f7f9 fe55 	bl	8000140 <__udivsi3>
 8006496:	0003      	movs	r3, r0
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	0013      	movs	r3, r2
 800649c:	005b      	lsls	r3, r3, #1
 800649e:	189b      	adds	r3, r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80064a4:	e002      	b.n	80064ac <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3b01      	subs	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1f9      	bne.n	80064a6 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80064b2:	e078      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a45      	ldr	r2, [pc, #276]	@ (80065d0 <HAL_ADC_ConfigChannel+0x2c4>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d10e      	bne.n	80064dc <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80064be:	6a3a      	ldr	r2, [r7, #32]
 80064c0:	2380      	movs	r3, #128	@ 0x80
 80064c2:	045b      	lsls	r3, r3, #17
 80064c4:	4013      	ands	r3, r2
 80064c6:	d109      	bne.n	80064dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	2280      	movs	r2, #128	@ 0x80
 80064cc:	0452      	lsls	r2, r2, #17
 80064ce:	4313      	orrs	r3, r2
 80064d0:	4a3b      	ldr	r2, [pc, #236]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 80064d2:	0019      	movs	r1, r3
 80064d4:	0010      	movs	r0, r2
 80064d6:	f7ff fc73 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
 80064da:	e064      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a3c      	ldr	r2, [pc, #240]	@ (80065d4 <HAL_ADC_ConfigChannel+0x2c8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d15f      	bne.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064e6:	6a3a      	ldr	r2, [r7, #32]
 80064e8:	2380      	movs	r3, #128	@ 0x80
 80064ea:	03db      	lsls	r3, r3, #15
 80064ec:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80064ee:	d15a      	bne.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	2280      	movs	r2, #128	@ 0x80
 80064f4:	03d2      	lsls	r2, r2, #15
 80064f6:	4313      	orrs	r3, r2
 80064f8:	4a31      	ldr	r2, [pc, #196]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 80064fa:	0019      	movs	r1, r3
 80064fc:	0010      	movs	r0, r2
 80064fe:	f7ff fc5f 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
 8006502:	e050      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	691a      	ldr	r2, [r3, #16]
 8006508:	2380      	movs	r3, #128	@ 0x80
 800650a:	061b      	lsls	r3, r3, #24
 800650c:	429a      	cmp	r2, r3
 800650e:	d004      	beq.n	800651a <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006514:	4a29      	ldr	r2, [pc, #164]	@ (80065bc <HAL_ADC_ConfigChannel+0x2b0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d107      	bne.n	800652a <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	0019      	movs	r1, r3
 8006524:	0010      	movs	r0, r2
 8006526:	f7ff fcd1 	bl	8005ecc <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	da39      	bge.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006532:	4b23      	ldr	r3, [pc, #140]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 8006534:	0018      	movs	r0, r3
 8006536:	f7ff fc57 	bl	8005de8 <LL_ADC_GetCommonPathInternalCh>
 800653a:	0003      	movs	r3, r0
 800653c:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a20      	ldr	r2, [pc, #128]	@ (80065c4 <HAL_ADC_ConfigChannel+0x2b8>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d108      	bne.n	800655a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006548:	6a3b      	ldr	r3, [r7, #32]
 800654a:	4a23      	ldr	r2, [pc, #140]	@ (80065d8 <HAL_ADC_ConfigChannel+0x2cc>)
 800654c:	4013      	ands	r3, r2
 800654e:	4a1c      	ldr	r2, [pc, #112]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 8006550:	0019      	movs	r1, r3
 8006552:	0010      	movs	r0, r2
 8006554:	f7ff fc34 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
 8006558:	e025      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1c      	ldr	r2, [pc, #112]	@ (80065d0 <HAL_ADC_ConfigChannel+0x2c4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d108      	bne.n	8006576 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	4a1d      	ldr	r2, [pc, #116]	@ (80065dc <HAL_ADC_ConfigChannel+0x2d0>)
 8006568:	4013      	ands	r3, r2
 800656a:	4a15      	ldr	r2, [pc, #84]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 800656c:	0019      	movs	r1, r3
 800656e:	0010      	movs	r0, r2
 8006570:	f7ff fc26 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
 8006574:	e017      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a16      	ldr	r2, [pc, #88]	@ (80065d4 <HAL_ADC_ConfigChannel+0x2c8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d112      	bne.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	4a17      	ldr	r2, [pc, #92]	@ (80065e0 <HAL_ADC_ConfigChannel+0x2d4>)
 8006584:	4013      	ands	r3, r2
 8006586:	4a0e      	ldr	r2, [pc, #56]	@ (80065c0 <HAL_ADC_ConfigChannel+0x2b4>)
 8006588:	0019      	movs	r1, r3
 800658a:	0010      	movs	r0, r2
 800658c:	f7ff fc18 	bl	8005dc0 <LL_ADC_SetCommonPathInternalCh>
 8006590:	e009      	b.n	80065a6 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	2220      	movs	r2, #32
 8006598:	431a      	orrs	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800659e:	2327      	movs	r3, #39	@ 0x27
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	2201      	movs	r2, #1
 80065a4:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2254      	movs	r2, #84	@ 0x54
 80065aa:	2100      	movs	r1, #0
 80065ac:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80065ae:	2327      	movs	r3, #39	@ 0x27
 80065b0:	18fb      	adds	r3, r7, r3
 80065b2:	781b      	ldrb	r3, [r3, #0]
}
 80065b4:	0018      	movs	r0, r3
 80065b6:	46bd      	mov	sp, r7
 80065b8:	b00b      	add	sp, #44	@ 0x2c
 80065ba:	bd90      	pop	{r4, r7, pc}
 80065bc:	80000004 	.word	0x80000004
 80065c0:	40012708 	.word	0x40012708
 80065c4:	ac000800 	.word	0xac000800
 80065c8:	20000004 	.word	0x20000004
 80065cc:	00030d40 	.word	0x00030d40
 80065d0:	b4002000 	.word	0xb4002000
 80065d4:	b0001000 	.word	0xb0001000
 80065d8:	ff7fffff 	.word	0xff7fffff
 80065dc:	feffffff 	.word	0xfeffffff
 80065e0:	ffbfffff 	.word	0xffbfffff

080065e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065e4:	b590      	push	{r4, r7, lr}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	0002      	movs	r2, r0
 80065ec:	6039      	str	r1, [r7, #0]
 80065ee:	1dfb      	adds	r3, r7, #7
 80065f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80065f2:	1dfb      	adds	r3, r7, #7
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80065f8:	d828      	bhi.n	800664c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80065fa:	4a2f      	ldr	r2, [pc, #188]	@ (80066b8 <__NVIC_SetPriority+0xd4>)
 80065fc:	1dfb      	adds	r3, r7, #7
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	b25b      	sxtb	r3, r3
 8006602:	089b      	lsrs	r3, r3, #2
 8006604:	33c0      	adds	r3, #192	@ 0xc0
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	589b      	ldr	r3, [r3, r2]
 800660a:	1dfa      	adds	r2, r7, #7
 800660c:	7812      	ldrb	r2, [r2, #0]
 800660e:	0011      	movs	r1, r2
 8006610:	2203      	movs	r2, #3
 8006612:	400a      	ands	r2, r1
 8006614:	00d2      	lsls	r2, r2, #3
 8006616:	21ff      	movs	r1, #255	@ 0xff
 8006618:	4091      	lsls	r1, r2
 800661a:	000a      	movs	r2, r1
 800661c:	43d2      	mvns	r2, r2
 800661e:	401a      	ands	r2, r3
 8006620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	019b      	lsls	r3, r3, #6
 8006626:	22ff      	movs	r2, #255	@ 0xff
 8006628:	401a      	ands	r2, r3
 800662a:	1dfb      	adds	r3, r7, #7
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	0018      	movs	r0, r3
 8006630:	2303      	movs	r3, #3
 8006632:	4003      	ands	r3, r0
 8006634:	00db      	lsls	r3, r3, #3
 8006636:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006638:	481f      	ldr	r0, [pc, #124]	@ (80066b8 <__NVIC_SetPriority+0xd4>)
 800663a:	1dfb      	adds	r3, r7, #7
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	b25b      	sxtb	r3, r3
 8006640:	089b      	lsrs	r3, r3, #2
 8006642:	430a      	orrs	r2, r1
 8006644:	33c0      	adds	r3, #192	@ 0xc0
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800664a:	e031      	b.n	80066b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800664c:	4a1b      	ldr	r2, [pc, #108]	@ (80066bc <__NVIC_SetPriority+0xd8>)
 800664e:	1dfb      	adds	r3, r7, #7
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	0019      	movs	r1, r3
 8006654:	230f      	movs	r3, #15
 8006656:	400b      	ands	r3, r1
 8006658:	3b08      	subs	r3, #8
 800665a:	089b      	lsrs	r3, r3, #2
 800665c:	3306      	adds	r3, #6
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	18d3      	adds	r3, r2, r3
 8006662:	3304      	adds	r3, #4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	1dfa      	adds	r2, r7, #7
 8006668:	7812      	ldrb	r2, [r2, #0]
 800666a:	0011      	movs	r1, r2
 800666c:	2203      	movs	r2, #3
 800666e:	400a      	ands	r2, r1
 8006670:	00d2      	lsls	r2, r2, #3
 8006672:	21ff      	movs	r1, #255	@ 0xff
 8006674:	4091      	lsls	r1, r2
 8006676:	000a      	movs	r2, r1
 8006678:	43d2      	mvns	r2, r2
 800667a:	401a      	ands	r2, r3
 800667c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	019b      	lsls	r3, r3, #6
 8006682:	22ff      	movs	r2, #255	@ 0xff
 8006684:	401a      	ands	r2, r3
 8006686:	1dfb      	adds	r3, r7, #7
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	0018      	movs	r0, r3
 800668c:	2303      	movs	r3, #3
 800668e:	4003      	ands	r3, r0
 8006690:	00db      	lsls	r3, r3, #3
 8006692:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006694:	4809      	ldr	r0, [pc, #36]	@ (80066bc <__NVIC_SetPriority+0xd8>)
 8006696:	1dfb      	adds	r3, r7, #7
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	001c      	movs	r4, r3
 800669c:	230f      	movs	r3, #15
 800669e:	4023      	ands	r3, r4
 80066a0:	3b08      	subs	r3, #8
 80066a2:	089b      	lsrs	r3, r3, #2
 80066a4:	430a      	orrs	r2, r1
 80066a6:	3306      	adds	r3, #6
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	18c3      	adds	r3, r0, r3
 80066ac:	3304      	adds	r3, #4
 80066ae:	601a      	str	r2, [r3, #0]
}
 80066b0:	46c0      	nop			@ (mov r8, r8)
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b003      	add	sp, #12
 80066b6:	bd90      	pop	{r4, r7, pc}
 80066b8:	e000e100 	.word	0xe000e100
 80066bc:	e000ed00 	.word	0xe000ed00

080066c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	1e5a      	subs	r2, r3, #1
 80066cc:	2380      	movs	r3, #128	@ 0x80
 80066ce:	045b      	lsls	r3, r3, #17
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d301      	bcc.n	80066d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80066d4:	2301      	movs	r3, #1
 80066d6:	e010      	b.n	80066fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80066d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006704 <SysTick_Config+0x44>)
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	3a01      	subs	r2, #1
 80066de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80066e0:	2301      	movs	r3, #1
 80066e2:	425b      	negs	r3, r3
 80066e4:	2103      	movs	r1, #3
 80066e6:	0018      	movs	r0, r3
 80066e8:	f7ff ff7c 	bl	80065e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80066ec:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <SysTick_Config+0x44>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80066f2:	4b04      	ldr	r3, [pc, #16]	@ (8006704 <SysTick_Config+0x44>)
 80066f4:	2207      	movs	r2, #7
 80066f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	0018      	movs	r0, r3
 80066fc:	46bd      	mov	sp, r7
 80066fe:	b002      	add	sp, #8
 8006700:	bd80      	pop	{r7, pc}
 8006702:	46c0      	nop			@ (mov r8, r8)
 8006704:	e000e010 	.word	0xe000e010

08006708 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	60b9      	str	r1, [r7, #8]
 8006710:	607a      	str	r2, [r7, #4]
 8006712:	210f      	movs	r1, #15
 8006714:	187b      	adds	r3, r7, r1
 8006716:	1c02      	adds	r2, r0, #0
 8006718:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	187b      	adds	r3, r7, r1
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	b25b      	sxtb	r3, r3
 8006722:	0011      	movs	r1, r2
 8006724:	0018      	movs	r0, r3
 8006726:	f7ff ff5d 	bl	80065e4 <__NVIC_SetPriority>
}
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	46bd      	mov	sp, r7
 800672e:	b004      	add	sp, #16
 8006730:	bd80      	pop	{r7, pc}

08006732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b082      	sub	sp, #8
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	0018      	movs	r0, r3
 800673e:	f7ff ffbf 	bl	80066c0 <SysTick_Config>
 8006742:	0003      	movs	r3, r0
}
 8006744:	0018      	movs	r0, r3
 8006746:	46bd      	mov	sp, r7
 8006748:	b002      	add	sp, #8
 800674a:	bd80      	pop	{r7, pc}

0800674c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006756:	2300      	movs	r3, #0
 8006758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800675a:	e153      	b.n	8006a04 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2101      	movs	r1, #1
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	4091      	lsls	r1, r2
 8006766:	000a      	movs	r2, r1
 8006768:	4013      	ands	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d100      	bne.n	8006774 <HAL_GPIO_Init+0x28>
 8006772:	e144      	b.n	80069fe <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2203      	movs	r2, #3
 800677a:	4013      	ands	r3, r2
 800677c:	2b01      	cmp	r3, #1
 800677e:	d005      	beq.n	800678c <HAL_GPIO_Init+0x40>
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	2203      	movs	r2, #3
 8006786:	4013      	ands	r3, r2
 8006788:	2b02      	cmp	r3, #2
 800678a:	d130      	bne.n	80067ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	2203      	movs	r2, #3
 8006798:	409a      	lsls	r2, r3
 800679a:	0013      	movs	r3, r2
 800679c:	43da      	mvns	r2, r3
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	4013      	ands	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	68da      	ldr	r2, [r3, #12]
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	409a      	lsls	r2, r3
 80067ae:	0013      	movs	r3, r2
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80067c2:	2201      	movs	r2, #1
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	409a      	lsls	r2, r3
 80067c8:	0013      	movs	r3, r2
 80067ca:	43da      	mvns	r2, r3
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	4013      	ands	r3, r2
 80067d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	091b      	lsrs	r3, r3, #4
 80067d8:	2201      	movs	r2, #1
 80067da:	401a      	ands	r2, r3
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	409a      	lsls	r2, r3
 80067e0:	0013      	movs	r3, r2
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	2203      	movs	r2, #3
 80067f4:	4013      	ands	r3, r2
 80067f6:	2b03      	cmp	r3, #3
 80067f8:	d017      	beq.n	800682a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	2203      	movs	r2, #3
 8006806:	409a      	lsls	r2, r3
 8006808:	0013      	movs	r3, r2
 800680a:	43da      	mvns	r2, r3
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	4013      	ands	r3, r2
 8006810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	005b      	lsls	r3, r3, #1
 800681a:	409a      	lsls	r2, r3
 800681c:	0013      	movs	r3, r2
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	2203      	movs	r2, #3
 8006830:	4013      	ands	r3, r2
 8006832:	2b02      	cmp	r3, #2
 8006834:	d123      	bne.n	800687e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	08da      	lsrs	r2, r3, #3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	3208      	adds	r2, #8
 800683e:	0092      	lsls	r2, r2, #2
 8006840:	58d3      	ldr	r3, [r2, r3]
 8006842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	2207      	movs	r2, #7
 8006848:	4013      	ands	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	220f      	movs	r2, #15
 800684e:	409a      	lsls	r2, r3
 8006850:	0013      	movs	r3, r2
 8006852:	43da      	mvns	r2, r3
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	4013      	ands	r3, r2
 8006858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	691a      	ldr	r2, [r3, #16]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	2107      	movs	r1, #7
 8006862:	400b      	ands	r3, r1
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	409a      	lsls	r2, r3
 8006868:	0013      	movs	r3, r2
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	08da      	lsrs	r2, r3, #3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	3208      	adds	r2, #8
 8006878:	0092      	lsls	r2, r2, #2
 800687a:	6939      	ldr	r1, [r7, #16]
 800687c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	2203      	movs	r2, #3
 800688a:	409a      	lsls	r2, r3
 800688c:	0013      	movs	r3, r2
 800688e:	43da      	mvns	r2, r3
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	4013      	ands	r3, r2
 8006894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2203      	movs	r2, #3
 800689c:	401a      	ands	r2, r3
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	005b      	lsls	r3, r3, #1
 80068a2:	409a      	lsls	r2, r3
 80068a4:	0013      	movs	r3, r2
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	23c0      	movs	r3, #192	@ 0xc0
 80068b8:	029b      	lsls	r3, r3, #10
 80068ba:	4013      	ands	r3, r2
 80068bc:	d100      	bne.n	80068c0 <HAL_GPIO_Init+0x174>
 80068be:	e09e      	b.n	80069fe <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80068c0:	4a56      	ldr	r2, [pc, #344]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	089b      	lsrs	r3, r3, #2
 80068c6:	3318      	adds	r3, #24
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	589b      	ldr	r3, [r3, r2]
 80068cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2203      	movs	r2, #3
 80068d2:	4013      	ands	r3, r2
 80068d4:	00db      	lsls	r3, r3, #3
 80068d6:	220f      	movs	r2, #15
 80068d8:	409a      	lsls	r2, r3
 80068da:	0013      	movs	r3, r2
 80068dc:	43da      	mvns	r2, r3
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	4013      	ands	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	23a0      	movs	r3, #160	@ 0xa0
 80068e8:	05db      	lsls	r3, r3, #23
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d01f      	beq.n	800692e <HAL_GPIO_Init+0x1e2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a4b      	ldr	r2, [pc, #300]	@ (8006a20 <HAL_GPIO_Init+0x2d4>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d019      	beq.n	800692a <HAL_GPIO_Init+0x1de>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a4a      	ldr	r2, [pc, #296]	@ (8006a24 <HAL_GPIO_Init+0x2d8>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d013      	beq.n	8006926 <HAL_GPIO_Init+0x1da>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a49      	ldr	r2, [pc, #292]	@ (8006a28 <HAL_GPIO_Init+0x2dc>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00d      	beq.n	8006922 <HAL_GPIO_Init+0x1d6>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a48      	ldr	r2, [pc, #288]	@ (8006a2c <HAL_GPIO_Init+0x2e0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d007      	beq.n	800691e <HAL_GPIO_Init+0x1d2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a47      	ldr	r2, [pc, #284]	@ (8006a30 <HAL_GPIO_Init+0x2e4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d101      	bne.n	800691a <HAL_GPIO_Init+0x1ce>
 8006916:	2305      	movs	r3, #5
 8006918:	e00a      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 800691a:	2306      	movs	r3, #6
 800691c:	e008      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 800691e:	2304      	movs	r3, #4
 8006920:	e006      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 8006922:	2303      	movs	r3, #3
 8006924:	e004      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 8006926:	2302      	movs	r3, #2
 8006928:	e002      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 800692a:	2301      	movs	r3, #1
 800692c:	e000      	b.n	8006930 <HAL_GPIO_Init+0x1e4>
 800692e:	2300      	movs	r3, #0
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	2103      	movs	r1, #3
 8006934:	400a      	ands	r2, r1
 8006936:	00d2      	lsls	r2, r2, #3
 8006938:	4093      	lsls	r3, r2
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	4313      	orrs	r3, r2
 800693e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006940:	4936      	ldr	r1, [pc, #216]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	3318      	adds	r3, #24
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800694e:	4b33      	ldr	r3, [pc, #204]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	43da      	mvns	r2, r3
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	4013      	ands	r3, r2
 800695c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	685a      	ldr	r2, [r3, #4]
 8006962:	2380      	movs	r3, #128	@ 0x80
 8006964:	035b      	lsls	r3, r3, #13
 8006966:	4013      	ands	r3, r2
 8006968:	d003      	beq.n	8006972 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4313      	orrs	r3, r2
 8006970:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006972:	4b2a      	ldr	r3, [pc, #168]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006978:	4b28      	ldr	r3, [pc, #160]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	43da      	mvns	r2, r3
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	4013      	ands	r3, r2
 8006986:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	2380      	movs	r3, #128	@ 0x80
 800698e:	039b      	lsls	r3, r3, #14
 8006990:	4013      	ands	r3, r2
 8006992:	d003      	beq.n	800699c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800699c:	4b1f      	ldr	r3, [pc, #124]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80069a2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 80069a4:	2384      	movs	r3, #132	@ 0x84
 80069a6:	58d3      	ldr	r3, [r2, r3]
 80069a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	43da      	mvns	r2, r3
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	4013      	ands	r3, r2
 80069b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	2380      	movs	r3, #128	@ 0x80
 80069ba:	029b      	lsls	r3, r3, #10
 80069bc:	4013      	ands	r3, r2
 80069be:	d003      	beq.n	80069c8 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80069c8:	4914      	ldr	r1, [pc, #80]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 80069ca:	2284      	movs	r2, #132	@ 0x84
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80069d0:	4a12      	ldr	r2, [pc, #72]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 80069d2:	2380      	movs	r3, #128	@ 0x80
 80069d4:	58d3      	ldr	r3, [r2, r3]
 80069d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	43da      	mvns	r2, r3
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4013      	ands	r3, r2
 80069e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	2380      	movs	r3, #128	@ 0x80
 80069e8:	025b      	lsls	r3, r3, #9
 80069ea:	4013      	ands	r3, r2
 80069ec:	d003      	beq.n	80069f6 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80069f6:	4909      	ldr	r1, [pc, #36]	@ (8006a1c <HAL_GPIO_Init+0x2d0>)
 80069f8:	2280      	movs	r2, #128	@ 0x80
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	3301      	adds	r3, #1
 8006a02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	40da      	lsrs	r2, r3
 8006a0c:	1e13      	subs	r3, r2, #0
 8006a0e:	d000      	beq.n	8006a12 <HAL_GPIO_Init+0x2c6>
 8006a10:	e6a4      	b.n	800675c <HAL_GPIO_Init+0x10>
  }
}
 8006a12:	46c0      	nop			@ (mov r8, r8)
 8006a14:	46c0      	nop			@ (mov r8, r8)
 8006a16:	46bd      	mov	sp, r7
 8006a18:	b006      	add	sp, #24
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	40021800 	.word	0x40021800
 8006a20:	50000400 	.word	0x50000400
 8006a24:	50000800 	.word	0x50000800
 8006a28:	50000c00 	.word	0x50000c00
 8006a2c:	50001000 	.word	0x50001000
 8006a30:	50001400 	.word	0x50001400

08006a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	0008      	movs	r0, r1
 8006a3e:	0011      	movs	r1, r2
 8006a40:	1cbb      	adds	r3, r7, #2
 8006a42:	1c02      	adds	r2, r0, #0
 8006a44:	801a      	strh	r2, [r3, #0]
 8006a46:	1c7b      	adds	r3, r7, #1
 8006a48:	1c0a      	adds	r2, r1, #0
 8006a4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a4c:	1c7b      	adds	r3, r7, #1
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d004      	beq.n	8006a5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a54:	1cbb      	adds	r3, r7, #2
 8006a56:	881a      	ldrh	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a5c:	e003      	b.n	8006a66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a5e:	1cbb      	adds	r3, r7, #2
 8006a60:	881a      	ldrh	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a66:	46c0      	nop			@ (mov r8, r8)
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	b002      	add	sp, #8
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e08f      	b.n	8006ba2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2241      	movs	r2, #65	@ 0x41
 8006a86:	5c9b      	ldrb	r3, [r3, r2]
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d107      	bne.n	8006a9e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2240      	movs	r2, #64	@ 0x40
 8006a92:	2100      	movs	r1, #0
 8006a94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f7fc feb3 	bl	8003804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2241      	movs	r2, #65	@ 0x41
 8006aa2:	2124      	movs	r1, #36	@ 0x24
 8006aa4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2101      	movs	r1, #1
 8006ab2:	438a      	bics	r2, r1
 8006ab4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	493b      	ldr	r1, [pc, #236]	@ (8006bac <HAL_I2C_Init+0x13c>)
 8006ac0:	400a      	ands	r2, r1
 8006ac2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689a      	ldr	r2, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4938      	ldr	r1, [pc, #224]	@ (8006bb0 <HAL_I2C_Init+0x140>)
 8006ad0:	400a      	ands	r2, r1
 8006ad2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d108      	bne.n	8006aee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2180      	movs	r1, #128	@ 0x80
 8006ae6:	0209      	lsls	r1, r1, #8
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	609a      	str	r2, [r3, #8]
 8006aec:	e007      	b.n	8006afe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2184      	movs	r1, #132	@ 0x84
 8006af8:	0209      	lsls	r1, r1, #8
 8006afa:	430a      	orrs	r2, r1
 8006afc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d109      	bne.n	8006b1a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2180      	movs	r1, #128	@ 0x80
 8006b12:	0109      	lsls	r1, r1, #4
 8006b14:	430a      	orrs	r2, r1
 8006b16:	605a      	str	r2, [r3, #4]
 8006b18:	e007      	b.n	8006b2a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4923      	ldr	r1, [pc, #140]	@ (8006bb4 <HAL_I2C_Init+0x144>)
 8006b26:	400a      	ands	r2, r1
 8006b28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4920      	ldr	r1, [pc, #128]	@ (8006bb8 <HAL_I2C_Init+0x148>)
 8006b36:	430a      	orrs	r2, r1
 8006b38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68da      	ldr	r2, [r3, #12]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	491a      	ldr	r1, [pc, #104]	@ (8006bb0 <HAL_I2C_Init+0x140>)
 8006b46:	400a      	ands	r2, r1
 8006b48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691a      	ldr	r2, [r3, #16]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	431a      	orrs	r2, r3
 8006b54:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	69d9      	ldr	r1, [r3, #28]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a1a      	ldr	r2, [r3, #32]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2101      	movs	r1, #1
 8006b80:	430a      	orrs	r2, r1
 8006b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2241      	movs	r2, #65	@ 0x41
 8006b8e:	2120      	movs	r1, #32
 8006b90:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2242      	movs	r2, #66	@ 0x42
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	0018      	movs	r0, r3
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	b002      	add	sp, #8
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	46c0      	nop			@ (mov r8, r8)
 8006bac:	f0ffffff 	.word	0xf0ffffff
 8006bb0:	ffff7fff 	.word	0xffff7fff
 8006bb4:	fffff7ff 	.word	0xfffff7ff
 8006bb8:	02008000 	.word	0x02008000

08006bbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2241      	movs	r2, #65	@ 0x41
 8006bca:	5c9b      	ldrb	r3, [r3, r2]
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b20      	cmp	r3, #32
 8006bd0:	d138      	bne.n	8006c44 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2240      	movs	r2, #64	@ 0x40
 8006bd6:	5c9b      	ldrb	r3, [r3, r2]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d101      	bne.n	8006be0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006bdc:	2302      	movs	r3, #2
 8006bde:	e032      	b.n	8006c46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2240      	movs	r2, #64	@ 0x40
 8006be4:	2101      	movs	r1, #1
 8006be6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2241      	movs	r2, #65	@ 0x41
 8006bec:	2124      	movs	r1, #36	@ 0x24
 8006bee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	438a      	bics	r2, r1
 8006bfe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4911      	ldr	r1, [pc, #68]	@ (8006c50 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006c0c:	400a      	ands	r2, r1
 8006c0e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6819      	ldr	r1, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	683a      	ldr	r2, [r7, #0]
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2241      	movs	r2, #65	@ 0x41
 8006c34:	2120      	movs	r1, #32
 8006c36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2240      	movs	r2, #64	@ 0x40
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c40:	2300      	movs	r3, #0
 8006c42:	e000      	b.n	8006c46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c44:	2302      	movs	r3, #2
  }
}
 8006c46:	0018      	movs	r0, r3
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	b002      	add	sp, #8
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	46c0      	nop			@ (mov r8, r8)
 8006c50:	ffffefff 	.word	0xffffefff

08006c54 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2241      	movs	r2, #65	@ 0x41
 8006c62:	5c9b      	ldrb	r3, [r3, r2]
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b20      	cmp	r3, #32
 8006c68:	d139      	bne.n	8006cde <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2240      	movs	r2, #64	@ 0x40
 8006c6e:	5c9b      	ldrb	r3, [r3, r2]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c74:	2302      	movs	r3, #2
 8006c76:	e033      	b.n	8006ce0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2240      	movs	r2, #64	@ 0x40
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2241      	movs	r2, #65	@ 0x41
 8006c84:	2124      	movs	r1, #36	@ 0x24
 8006c86:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2101      	movs	r1, #1
 8006c94:	438a      	bics	r2, r1
 8006c96:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	4a11      	ldr	r2, [pc, #68]	@ (8006ce8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	021b      	lsls	r3, r3, #8
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2241      	movs	r2, #65	@ 0x41
 8006cce:	2120      	movs	r1, #32
 8006cd0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2240      	movs	r2, #64	@ 0x40
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e000      	b.n	8006ce0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006cde:	2302      	movs	r3, #2
  }
}
 8006ce0:	0018      	movs	r0, r3
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	b004      	add	sp, #16
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	fffff0ff 	.word	0xfffff0ff

08006cec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	2380      	movs	r3, #128	@ 0x80
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d137      	bne.n	8006d6e <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cfe:	4b27      	ldr	r3, [pc, #156]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	23c0      	movs	r3, #192	@ 0xc0
 8006d04:	00db      	lsls	r3, r3, #3
 8006d06:	401a      	ands	r2, r3
 8006d08:	2380      	movs	r3, #128	@ 0x80
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d040      	beq.n	8006d92 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d10:	4b22      	ldr	r3, [pc, #136]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a22      	ldr	r2, [pc, #136]	@ (8006da0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006d16:	401a      	ands	r2, r3
 8006d18:	4b20      	ldr	r3, [pc, #128]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d1a:	2180      	movs	r1, #128	@ 0x80
 8006d1c:	0089      	lsls	r1, r1, #2
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006d22:	4b20      	ldr	r3, [pc, #128]	@ (8006da4 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2232      	movs	r2, #50	@ 0x32
 8006d28:	4353      	muls	r3, r2
 8006d2a:	491f      	ldr	r1, [pc, #124]	@ (8006da8 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8006d2c:	0018      	movs	r0, r3
 8006d2e:	f7f9 fa07 	bl	8000140 <__udivsi3>
 8006d32:	0003      	movs	r3, r0
 8006d34:	3301      	adds	r3, #1
 8006d36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d38:	e002      	b.n	8006d40 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d40:	4b16      	ldr	r3, [pc, #88]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d42:	695a      	ldr	r2, [r3, #20]
 8006d44:	2380      	movs	r3, #128	@ 0x80
 8006d46:	00db      	lsls	r3, r3, #3
 8006d48:	401a      	ands	r2, r3
 8006d4a:	2380      	movs	r3, #128	@ 0x80
 8006d4c:	00db      	lsls	r3, r3, #3
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d102      	bne.n	8006d58 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1f0      	bne.n	8006d3a <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d58:	4b10      	ldr	r3, [pc, #64]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d5a:	695a      	ldr	r2, [r3, #20]
 8006d5c:	2380      	movs	r3, #128	@ 0x80
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	401a      	ands	r2, r3
 8006d62:	2380      	movs	r3, #128	@ 0x80
 8006d64:	00db      	lsls	r3, r3, #3
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d113      	bne.n	8006d92 <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e012      	b.n	8006d94 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	23c0      	movs	r3, #192	@ 0xc0
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	401a      	ands	r2, r3
 8006d78:	2380      	movs	r3, #128	@ 0x80
 8006d7a:	00db      	lsls	r3, r3, #3
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d008      	beq.n	8006d92 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d80:	4b06      	ldr	r3, [pc, #24]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a06      	ldr	r2, [pc, #24]	@ (8006da0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006d86:	401a      	ands	r2, r3
 8006d88:	4b04      	ldr	r3, [pc, #16]	@ (8006d9c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d8a:	2180      	movs	r1, #128	@ 0x80
 8006d8c:	00c9      	lsls	r1, r1, #3
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	0018      	movs	r0, r3
 8006d96:	46bd      	mov	sp, r7
 8006d98:	b004      	add	sp, #16
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	40007000 	.word	0x40007000
 8006da0:	fffff9ff 	.word	0xfffff9ff
 8006da4:	20000004 	.word	0x20000004
 8006da8:	000f4240 	.word	0x000f4240

08006dac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006db0:	4b03      	ldr	r3, [pc, #12]	@ (8006dc0 <HAL_PWREx_GetVoltageRange+0x14>)
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	23c0      	movs	r3, #192	@ 0xc0
 8006db6:	00db      	lsls	r3, r3, #3
 8006db8:	4013      	ands	r3, r2
}
 8006dba:	0018      	movs	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40007000 	.word	0x40007000

08006dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006dc4:	b5b0      	push	{r4, r5, r7, lr}
 8006dc6:	b088      	sub	sp, #32
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dcc:	4bc9      	ldr	r3, [pc, #804]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	2238      	movs	r2, #56	@ 0x38
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dd6:	4bc7      	ldr	r3, [pc, #796]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	2203      	movs	r2, #3
 8006ddc:	4013      	ands	r3, r2
 8006dde:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2210      	movs	r2, #16
 8006de6:	4013      	ands	r3, r2
 8006de8:	d100      	bne.n	8006dec <HAL_RCC_OscConfig+0x28>
 8006dea:	e0ef      	b.n	8006fcc <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d007      	beq.n	8006e02 <HAL_RCC_OscConfig+0x3e>
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	2b18      	cmp	r3, #24
 8006df6:	d000      	beq.n	8006dfa <HAL_RCC_OscConfig+0x36>
 8006df8:	e093      	b.n	8006f22 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d000      	beq.n	8006e02 <HAL_RCC_OscConfig+0x3e>
 8006e00:	e08f      	b.n	8006f22 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006e02:	4bbc      	ldr	r3, [pc, #752]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2202      	movs	r2, #2
 8006e08:	4013      	ands	r3, r2
 8006e0a:	d006      	beq.n	8006e1a <HAL_RCC_OscConfig+0x56>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	69db      	ldr	r3, [r3, #28]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d102      	bne.n	8006e1a <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	f000 fbf2 	bl	80075fe <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e1e:	4bb5      	ldr	r3, [pc, #724]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2108      	movs	r1, #8
 8006e24:	400b      	ands	r3, r1
 8006e26:	d004      	beq.n	8006e32 <HAL_RCC_OscConfig+0x6e>
 8006e28:	4bb2      	ldr	r3, [pc, #712]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	21f0      	movs	r1, #240	@ 0xf0
 8006e2e:	400b      	ands	r3, r1
 8006e30:	e005      	b.n	8006e3e <HAL_RCC_OscConfig+0x7a>
 8006e32:	49b0      	ldr	r1, [pc, #704]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e34:	2394      	movs	r3, #148	@ 0x94
 8006e36:	58cb      	ldr	r3, [r1, r3]
 8006e38:	091b      	lsrs	r3, r3, #4
 8006e3a:	21f0      	movs	r1, #240	@ 0xf0
 8006e3c:	400b      	ands	r3, r1
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d225      	bcs.n	8006e8e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e46:	0018      	movs	r0, r3
 8006e48:	f000 fd90 	bl	800796c <RCC_SetFlashLatencyFromMSIRange>
 8006e4c:	1e03      	subs	r3, r0, #0
 8006e4e:	d002      	beq.n	8006e56 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	f000 fbd4 	bl	80075fe <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e56:	4ba7      	ldr	r3, [pc, #668]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	4ba6      	ldr	r3, [pc, #664]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e5c:	2108      	movs	r1, #8
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	4ba4      	ldr	r3, [pc, #656]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	22f0      	movs	r2, #240	@ 0xf0
 8006e68:	4393      	bics	r3, r2
 8006e6a:	0019      	movs	r1, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e70:	4ba0      	ldr	r3, [pc, #640]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e72:	430a      	orrs	r2, r1
 8006e74:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e76:	4b9f      	ldr	r3, [pc, #636]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	4a9f      	ldr	r2, [pc, #636]	@ (80070f8 <HAL_RCC_OscConfig+0x334>)
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	0019      	movs	r1, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	021a      	lsls	r2, r3, #8
 8006e86:	4b9b      	ldr	r3, [pc, #620]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e88:	430a      	orrs	r2, r1
 8006e8a:	605a      	str	r2, [r3, #4]
 8006e8c:	e027      	b.n	8006ede <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e8e:	4b99      	ldr	r3, [pc, #612]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	4b98      	ldr	r3, [pc, #608]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e94:	2108      	movs	r1, #8
 8006e96:	430a      	orrs	r2, r1
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	4b96      	ldr	r3, [pc, #600]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	22f0      	movs	r2, #240	@ 0xf0
 8006ea0:	4393      	bics	r3, r2
 8006ea2:	0019      	movs	r1, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ea8:	4b92      	ldr	r3, [pc, #584]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006eae:	4b91      	ldr	r3, [pc, #580]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	4a91      	ldr	r2, [pc, #580]	@ (80070f8 <HAL_RCC_OscConfig+0x334>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	0019      	movs	r1, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	021a      	lsls	r2, r3, #8
 8006ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d109      	bne.n	8006ede <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ece:	0018      	movs	r0, r3
 8006ed0:	f000 fd4c 	bl	800796c <RCC_SetFlashLatencyFromMSIRange>
 8006ed4:	1e03      	subs	r3, r0, #0
 8006ed6:	d002      	beq.n	8006ede <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	f000 fb90 	bl	80075fe <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006ede:	f000 fc87 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 8006ee2:	0001      	movs	r1, r0
 8006ee4:	4b83      	ldr	r3, [pc, #524]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ee8:	0a1b      	lsrs	r3, r3, #8
 8006eea:	220f      	movs	r2, #15
 8006eec:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006eee:	4a83      	ldr	r2, [pc, #524]	@ (80070fc <HAL_RCC_OscConfig+0x338>)
 8006ef0:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ef2:	001a      	movs	r2, r3
 8006ef4:	231f      	movs	r3, #31
 8006ef6:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006ef8:	000a      	movs	r2, r1
 8006efa:	40da      	lsrs	r2, r3
 8006efc:	4b80      	ldr	r3, [pc, #512]	@ (8007100 <HAL_RCC_OscConfig+0x33c>)
 8006efe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006f00:	4b80      	ldr	r3, [pc, #512]	@ (8007104 <HAL_RCC_OscConfig+0x340>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	250f      	movs	r5, #15
 8006f06:	197c      	adds	r4, r7, r5
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f7fe fed3 	bl	8005cb4 <HAL_InitTick>
 8006f0e:	0003      	movs	r3, r0
 8006f10:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8006f12:	197b      	adds	r3, r7, r5
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d057      	beq.n	8006fca <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8006f1a:	197b      	adds	r3, r7, r5
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	f000 fb6e 	bl	80075fe <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d035      	beq.n	8006f96 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006f2a:	4b72      	ldr	r3, [pc, #456]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	4b71      	ldr	r3, [pc, #452]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f30:	2101      	movs	r1, #1
 8006f32:	430a      	orrs	r2, r1
 8006f34:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006f36:	f7fe ff17 	bl	8005d68 <HAL_GetTick>
 8006f3a:	0003      	movs	r3, r0
 8006f3c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f3e:	e009      	b.n	8006f54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8006f40:	f7fe ff12 	bl	8005d68 <HAL_GetTick>
 8006f44:	0002      	movs	r2, r0
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d902      	bls.n	8006f54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	f000 fb55 	bl	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f54:	4b67      	ldr	r3, [pc, #412]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2202      	movs	r2, #2
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	d0f0      	beq.n	8006f40 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f5e:	4b65      	ldr	r3, [pc, #404]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	4b64      	ldr	r3, [pc, #400]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f64:	2108      	movs	r1, #8
 8006f66:	430a      	orrs	r2, r1
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	4b62      	ldr	r3, [pc, #392]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	22f0      	movs	r2, #240	@ 0xf0
 8006f70:	4393      	bics	r3, r2
 8006f72:	0019      	movs	r1, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f78:	4b5e      	ldr	r3, [pc, #376]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	4a5d      	ldr	r2, [pc, #372]	@ (80070f8 <HAL_RCC_OscConfig+0x334>)
 8006f84:	4013      	ands	r3, r2
 8006f86:	0019      	movs	r1, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	021a      	lsls	r2, r3, #8
 8006f8e:	4b59      	ldr	r3, [pc, #356]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f90:	430a      	orrs	r2, r1
 8006f92:	605a      	str	r2, [r3, #4]
 8006f94:	e01a      	b.n	8006fcc <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006f96:	4b57      	ldr	r3, [pc, #348]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	4b56      	ldr	r3, [pc, #344]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	438a      	bics	r2, r1
 8006fa0:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006fa2:	f7fe fee1 	bl	8005d68 <HAL_GetTick>
 8006fa6:	0003      	movs	r3, r0
 8006fa8:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006faa:	e008      	b.n	8006fbe <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8006fac:	f7fe fedc 	bl	8005d68 <HAL_GetTick>
 8006fb0:	0002      	movs	r2, r0
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d901      	bls.n	8006fbe <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e31f      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	d1f1      	bne.n	8006fac <HAL_RCC_OscConfig+0x1e8>
 8006fc8:	e000      	b.n	8006fcc <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006fca:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	d100      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x214>
 8006fd6:	e065      	b.n	80070a4 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	2b10      	cmp	r3, #16
 8006fdc:	d005      	beq.n	8006fea <HAL_RCC_OscConfig+0x226>
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	2b18      	cmp	r3, #24
 8006fe2:	d10e      	bne.n	8007002 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2b03      	cmp	r3, #3
 8006fe8:	d10b      	bne.n	8007002 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fea:	4b42      	ldr	r3, [pc, #264]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	2380      	movs	r3, #128	@ 0x80
 8006ff0:	029b      	lsls	r3, r3, #10
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	d055      	beq.n	80070a2 <HAL_RCC_OscConfig+0x2de>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d151      	bne.n	80070a2 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e2fd      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	2380      	movs	r3, #128	@ 0x80
 8007008:	025b      	lsls	r3, r3, #9
 800700a:	429a      	cmp	r2, r3
 800700c:	d107      	bne.n	800701e <HAL_RCC_OscConfig+0x25a>
 800700e:	4b39      	ldr	r3, [pc, #228]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	4b38      	ldr	r3, [pc, #224]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8007014:	2180      	movs	r1, #128	@ 0x80
 8007016:	0249      	lsls	r1, r1, #9
 8007018:	430a      	orrs	r2, r1
 800701a:	601a      	str	r2, [r3, #0]
 800701c:	e013      	b.n	8007046 <HAL_RCC_OscConfig+0x282>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	23a0      	movs	r3, #160	@ 0xa0
 8007024:	02db      	lsls	r3, r3, #11
 8007026:	429a      	cmp	r2, r3
 8007028:	d107      	bne.n	800703a <HAL_RCC_OscConfig+0x276>
 800702a:	4b32      	ldr	r3, [pc, #200]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	4b31      	ldr	r3, [pc, #196]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8007030:	21a0      	movs	r1, #160	@ 0xa0
 8007032:	02c9      	lsls	r1, r1, #11
 8007034:	430a      	orrs	r2, r1
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	e005      	b.n	8007046 <HAL_RCC_OscConfig+0x282>
 800703a:	4b2e      	ldr	r3, [pc, #184]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	4b2d      	ldr	r3, [pc, #180]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8007040:	4931      	ldr	r1, [pc, #196]	@ (8007108 <HAL_RCC_OscConfig+0x344>)
 8007042:	400a      	ands	r2, r1
 8007044:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d014      	beq.n	8007078 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704e:	f7fe fe8b 	bl	8005d68 <HAL_GetTick>
 8007052:	0003      	movs	r3, r0
 8007054:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007056:	e008      	b.n	800706a <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007058:	f7fe fe86 	bl	8005d68 <HAL_GetTick>
 800705c:	0002      	movs	r2, r0
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	2b64      	cmp	r3, #100	@ 0x64
 8007064:	d901      	bls.n	800706a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e2c9      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800706a:	4b22      	ldr	r3, [pc, #136]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	2380      	movs	r3, #128	@ 0x80
 8007070:	029b      	lsls	r3, r3, #10
 8007072:	4013      	ands	r3, r2
 8007074:	d0f0      	beq.n	8007058 <HAL_RCC_OscConfig+0x294>
 8007076:	e015      	b.n	80070a4 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007078:	f7fe fe76 	bl	8005d68 <HAL_GetTick>
 800707c:	0003      	movs	r3, r0
 800707e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007080:	e008      	b.n	8007094 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007082:	f7fe fe71 	bl	8005d68 <HAL_GetTick>
 8007086:	0002      	movs	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b64      	cmp	r3, #100	@ 0x64
 800708e:	d901      	bls.n	8007094 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e2b4      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007094:	4b17      	ldr	r3, [pc, #92]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	2380      	movs	r3, #128	@ 0x80
 800709a:	029b      	lsls	r3, r3, #10
 800709c:	4013      	ands	r3, r2
 800709e:	d1f0      	bne.n	8007082 <HAL_RCC_OscConfig+0x2be>
 80070a0:	e000      	b.n	80070a4 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2202      	movs	r2, #2
 80070aa:	4013      	ands	r3, r2
 80070ac:	d100      	bne.n	80070b0 <HAL_RCC_OscConfig+0x2ec>
 80070ae:	e074      	b.n	800719a <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	2b08      	cmp	r3, #8
 80070b4:	d005      	beq.n	80070c2 <HAL_RCC_OscConfig+0x2fe>
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	2b18      	cmp	r3, #24
 80070ba:	d129      	bne.n	8007110 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d126      	bne.n	8007110 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070c2:	4b0c      	ldr	r3, [pc, #48]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	2380      	movs	r3, #128	@ 0x80
 80070c8:	00db      	lsls	r3, r3, #3
 80070ca:	4013      	ands	r3, r2
 80070cc:	d005      	beq.n	80070da <HAL_RCC_OscConfig+0x316>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e291      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070da:	4b06      	ldr	r3, [pc, #24]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	4a0b      	ldr	r2, [pc, #44]	@ (800710c <HAL_RCC_OscConfig+0x348>)
 80070e0:	4013      	ands	r3, r2
 80070e2:	0019      	movs	r1, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	061a      	lsls	r2, r3, #24
 80070ea:	4b02      	ldr	r3, [pc, #8]	@ (80070f4 <HAL_RCC_OscConfig+0x330>)
 80070ec:	430a      	orrs	r2, r1
 80070ee:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070f0:	e053      	b.n	800719a <HAL_RCC_OscConfig+0x3d6>
 80070f2:	46c0      	nop			@ (mov r8, r8)
 80070f4:	40021000 	.word	0x40021000
 80070f8:	ffff00ff 	.word	0xffff00ff
 80070fc:	0800e0f0 	.word	0x0800e0f0
 8007100:	20000004 	.word	0x20000004
 8007104:	20000008 	.word	0x20000008
 8007108:	fffaffff 	.word	0xfffaffff
 800710c:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d026      	beq.n	8007166 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007118:	4bc7      	ldr	r3, [pc, #796]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	4bc6      	ldr	r3, [pc, #792]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800711e:	2180      	movs	r1, #128	@ 0x80
 8007120:	0049      	lsls	r1, r1, #1
 8007122:	430a      	orrs	r2, r1
 8007124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007126:	f7fe fe1f 	bl	8005d68 <HAL_GetTick>
 800712a:	0003      	movs	r3, r0
 800712c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800712e:	e008      	b.n	8007142 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007130:	f7fe fe1a 	bl	8005d68 <HAL_GetTick>
 8007134:	0002      	movs	r2, r0
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	2b02      	cmp	r3, #2
 800713c:	d901      	bls.n	8007142 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e25d      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007142:	4bbd      	ldr	r3, [pc, #756]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	2380      	movs	r3, #128	@ 0x80
 8007148:	00db      	lsls	r3, r3, #3
 800714a:	4013      	ands	r3, r2
 800714c:	d0f0      	beq.n	8007130 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800714e:	4bba      	ldr	r3, [pc, #744]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	4aba      	ldr	r2, [pc, #744]	@ (800743c <HAL_RCC_OscConfig+0x678>)
 8007154:	4013      	ands	r3, r2
 8007156:	0019      	movs	r1, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	061a      	lsls	r2, r3, #24
 800715e:	4bb6      	ldr	r3, [pc, #728]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007160:	430a      	orrs	r2, r1
 8007162:	605a      	str	r2, [r3, #4]
 8007164:	e019      	b.n	800719a <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007166:	4bb4      	ldr	r3, [pc, #720]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	4bb3      	ldr	r3, [pc, #716]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800716c:	49b4      	ldr	r1, [pc, #720]	@ (8007440 <HAL_RCC_OscConfig+0x67c>)
 800716e:	400a      	ands	r2, r1
 8007170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007172:	f7fe fdf9 	bl	8005d68 <HAL_GetTick>
 8007176:	0003      	movs	r3, r0
 8007178:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800717a:	e008      	b.n	800718e <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800717c:	f7fe fdf4 	bl	8005d68 <HAL_GetTick>
 8007180:	0002      	movs	r2, r0
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b02      	cmp	r3, #2
 8007188:	d901      	bls.n	800718e <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e237      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800718e:	4baa      	ldr	r3, [pc, #680]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	2380      	movs	r3, #128	@ 0x80
 8007194:	00db      	lsls	r3, r3, #3
 8007196:	4013      	ands	r3, r2
 8007198:	d1f0      	bne.n	800717c <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2208      	movs	r2, #8
 80071a0:	4013      	ands	r3, r2
 80071a2:	d051      	beq.n	8007248 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d031      	beq.n	8007210 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d108      	bne.n	80071c6 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80071b4:	4aa0      	ldr	r2, [pc, #640]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071b6:	2394      	movs	r3, #148	@ 0x94
 80071b8:	58d3      	ldr	r3, [r2, r3]
 80071ba:	499f      	ldr	r1, [pc, #636]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071bc:	2204      	movs	r2, #4
 80071be:	4393      	bics	r3, r2
 80071c0:	2294      	movs	r2, #148	@ 0x94
 80071c2:	508b      	str	r3, [r1, r2]
 80071c4:	e007      	b.n	80071d6 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80071c6:	4a9c      	ldr	r2, [pc, #624]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071c8:	2394      	movs	r3, #148	@ 0x94
 80071ca:	58d3      	ldr	r3, [r2, r3]
 80071cc:	499a      	ldr	r1, [pc, #616]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071ce:	2204      	movs	r2, #4
 80071d0:	4313      	orrs	r3, r2
 80071d2:	2294      	movs	r2, #148	@ 0x94
 80071d4:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071d6:	4a98      	ldr	r2, [pc, #608]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071d8:	2394      	movs	r3, #148	@ 0x94
 80071da:	58d3      	ldr	r3, [r2, r3]
 80071dc:	4996      	ldr	r1, [pc, #600]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80071de:	2201      	movs	r2, #1
 80071e0:	4313      	orrs	r3, r2
 80071e2:	2294      	movs	r2, #148	@ 0x94
 80071e4:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e6:	f7fe fdbf 	bl	8005d68 <HAL_GetTick>
 80071ea:	0003      	movs	r3, r0
 80071ec:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071ee:	e008      	b.n	8007202 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071f0:	f7fe fdba 	bl	8005d68 <HAL_GetTick>
 80071f4:	0002      	movs	r2, r0
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	2b11      	cmp	r3, #17
 80071fc:	d901      	bls.n	8007202 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e1fd      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007202:	4a8d      	ldr	r2, [pc, #564]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007204:	2394      	movs	r3, #148	@ 0x94
 8007206:	58d3      	ldr	r3, [r2, r3]
 8007208:	2202      	movs	r2, #2
 800720a:	4013      	ands	r3, r2
 800720c:	d0f0      	beq.n	80071f0 <HAL_RCC_OscConfig+0x42c>
 800720e:	e01b      	b.n	8007248 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007210:	4a89      	ldr	r2, [pc, #548]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007212:	2394      	movs	r3, #148	@ 0x94
 8007214:	58d3      	ldr	r3, [r2, r3]
 8007216:	4988      	ldr	r1, [pc, #544]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007218:	2201      	movs	r2, #1
 800721a:	4393      	bics	r3, r2
 800721c:	2294      	movs	r2, #148	@ 0x94
 800721e:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007220:	f7fe fda2 	bl	8005d68 <HAL_GetTick>
 8007224:	0003      	movs	r3, r0
 8007226:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007228:	e008      	b.n	800723c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800722a:	f7fe fd9d 	bl	8005d68 <HAL_GetTick>
 800722e:	0002      	movs	r2, r0
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	2b11      	cmp	r3, #17
 8007236:	d901      	bls.n	800723c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8007238:	2303      	movs	r3, #3
 800723a:	e1e0      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800723c:	4a7e      	ldr	r2, [pc, #504]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800723e:	2394      	movs	r3, #148	@ 0x94
 8007240:	58d3      	ldr	r3, [r2, r3]
 8007242:	2202      	movs	r2, #2
 8007244:	4013      	ands	r3, r2
 8007246:	d1f0      	bne.n	800722a <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2204      	movs	r2, #4
 800724e:	4013      	ands	r3, r2
 8007250:	d100      	bne.n	8007254 <HAL_RCC_OscConfig+0x490>
 8007252:	e10d      	b.n	8007470 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007254:	201f      	movs	r0, #31
 8007256:	183b      	adds	r3, r7, r0
 8007258:	2200      	movs	r2, #0
 800725a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 800725c:	4b76      	ldr	r3, [pc, #472]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800725e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007260:	2380      	movs	r3, #128	@ 0x80
 8007262:	055b      	lsls	r3, r3, #21
 8007264:	4013      	ands	r3, r2
 8007266:	d110      	bne.n	800728a <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007268:	4b73      	ldr	r3, [pc, #460]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800726a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800726c:	4b72      	ldr	r3, [pc, #456]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800726e:	2180      	movs	r1, #128	@ 0x80
 8007270:	0549      	lsls	r1, r1, #21
 8007272:	430a      	orrs	r2, r1
 8007274:	659a      	str	r2, [r3, #88]	@ 0x58
 8007276:	4b70      	ldr	r3, [pc, #448]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007278:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800727a:	2380      	movs	r3, #128	@ 0x80
 800727c:	055b      	lsls	r3, r3, #21
 800727e:	4013      	ands	r3, r2
 8007280:	60bb      	str	r3, [r7, #8]
 8007282:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007284:	183b      	adds	r3, r7, r0
 8007286:	2201      	movs	r2, #1
 8007288:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800728a:	4b6e      	ldr	r3, [pc, #440]	@ (8007444 <HAL_RCC_OscConfig+0x680>)
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	2380      	movs	r3, #128	@ 0x80
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	4013      	ands	r3, r2
 8007294:	d11a      	bne.n	80072cc <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007296:	4b6b      	ldr	r3, [pc, #428]	@ (8007444 <HAL_RCC_OscConfig+0x680>)
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	4b6a      	ldr	r3, [pc, #424]	@ (8007444 <HAL_RCC_OscConfig+0x680>)
 800729c:	2180      	movs	r1, #128	@ 0x80
 800729e:	0049      	lsls	r1, r1, #1
 80072a0:	430a      	orrs	r2, r1
 80072a2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072a4:	f7fe fd60 	bl	8005d68 <HAL_GetTick>
 80072a8:	0003      	movs	r3, r0
 80072aa:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072ac:	e008      	b.n	80072c0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ae:	f7fe fd5b 	bl	8005d68 <HAL_GetTick>
 80072b2:	0002      	movs	r2, r0
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e19e      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072c0:	4b60      	ldr	r3, [pc, #384]	@ (8007444 <HAL_RCC_OscConfig+0x680>)
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	2380      	movs	r3, #128	@ 0x80
 80072c6:	005b      	lsls	r3, r3, #1
 80072c8:	4013      	ands	r3, r2
 80072ca:	d0f0      	beq.n	80072ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2201      	movs	r2, #1
 80072d2:	4013      	ands	r3, r2
 80072d4:	d01e      	beq.n	8007314 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	2204      	movs	r2, #4
 80072dc:	4013      	ands	r3, r2
 80072de:	d010      	beq.n	8007302 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80072e0:	4a55      	ldr	r2, [pc, #340]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80072e2:	2390      	movs	r3, #144	@ 0x90
 80072e4:	58d3      	ldr	r3, [r2, r3]
 80072e6:	4954      	ldr	r1, [pc, #336]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80072e8:	2204      	movs	r2, #4
 80072ea:	4313      	orrs	r3, r2
 80072ec:	2290      	movs	r2, #144	@ 0x90
 80072ee:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80072f0:	4a51      	ldr	r2, [pc, #324]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80072f2:	2390      	movs	r3, #144	@ 0x90
 80072f4:	58d3      	ldr	r3, [r2, r3]
 80072f6:	4950      	ldr	r1, [pc, #320]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80072f8:	2201      	movs	r2, #1
 80072fa:	4313      	orrs	r3, r2
 80072fc:	2290      	movs	r2, #144	@ 0x90
 80072fe:	508b      	str	r3, [r1, r2]
 8007300:	e018      	b.n	8007334 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007302:	4a4d      	ldr	r2, [pc, #308]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007304:	2390      	movs	r3, #144	@ 0x90
 8007306:	58d3      	ldr	r3, [r2, r3]
 8007308:	494b      	ldr	r1, [pc, #300]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800730a:	2201      	movs	r2, #1
 800730c:	4313      	orrs	r3, r2
 800730e:	2290      	movs	r2, #144	@ 0x90
 8007310:	508b      	str	r3, [r1, r2]
 8007312:	e00f      	b.n	8007334 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007314:	4a48      	ldr	r2, [pc, #288]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007316:	2390      	movs	r3, #144	@ 0x90
 8007318:	58d3      	ldr	r3, [r2, r3]
 800731a:	4947      	ldr	r1, [pc, #284]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800731c:	2201      	movs	r2, #1
 800731e:	4393      	bics	r3, r2
 8007320:	2290      	movs	r2, #144	@ 0x90
 8007322:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007324:	4a44      	ldr	r2, [pc, #272]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007326:	2390      	movs	r3, #144	@ 0x90
 8007328:	58d3      	ldr	r3, [r2, r3]
 800732a:	4943      	ldr	r1, [pc, #268]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800732c:	2204      	movs	r2, #4
 800732e:	4393      	bics	r3, r2
 8007330:	2290      	movs	r2, #144	@ 0x90
 8007332:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d04f      	beq.n	80073dc <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800733c:	f7fe fd14 	bl	8005d68 <HAL_GetTick>
 8007340:	0003      	movs	r3, r0
 8007342:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007344:	e009      	b.n	800735a <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007346:	f7fe fd0f 	bl	8005d68 <HAL_GetTick>
 800734a:	0002      	movs	r2, r0
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	4a3d      	ldr	r2, [pc, #244]	@ (8007448 <HAL_RCC_OscConfig+0x684>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d901      	bls.n	800735a <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8007356:	2303      	movs	r3, #3
 8007358:	e151      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800735a:	4a37      	ldr	r2, [pc, #220]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800735c:	2390      	movs	r3, #144	@ 0x90
 800735e:	58d3      	ldr	r3, [r2, r3]
 8007360:	2202      	movs	r2, #2
 8007362:	4013      	ands	r3, r2
 8007364:	d0ef      	beq.n	8007346 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	2280      	movs	r2, #128	@ 0x80
 800736c:	4013      	ands	r3, r2
 800736e:	d01a      	beq.n	80073a6 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007370:	4a31      	ldr	r2, [pc, #196]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007372:	2390      	movs	r3, #144	@ 0x90
 8007374:	58d3      	ldr	r3, [r2, r3]
 8007376:	4930      	ldr	r1, [pc, #192]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007378:	2280      	movs	r2, #128	@ 0x80
 800737a:	4313      	orrs	r3, r2
 800737c:	2290      	movs	r2, #144	@ 0x90
 800737e:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007380:	e009      	b.n	8007396 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007382:	f7fe fcf1 	bl	8005d68 <HAL_GetTick>
 8007386:	0002      	movs	r2, r0
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	4a2e      	ldr	r2, [pc, #184]	@ (8007448 <HAL_RCC_OscConfig+0x684>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d901      	bls.n	8007396 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e133      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007396:	4a28      	ldr	r2, [pc, #160]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007398:	2390      	movs	r3, #144	@ 0x90
 800739a:	58d2      	ldr	r2, [r2, r3]
 800739c:	2380      	movs	r3, #128	@ 0x80
 800739e:	011b      	lsls	r3, r3, #4
 80073a0:	4013      	ands	r3, r2
 80073a2:	d0ee      	beq.n	8007382 <HAL_RCC_OscConfig+0x5be>
 80073a4:	e059      	b.n	800745a <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80073a6:	4a24      	ldr	r2, [pc, #144]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80073a8:	2390      	movs	r3, #144	@ 0x90
 80073aa:	58d3      	ldr	r3, [r2, r3]
 80073ac:	4922      	ldr	r1, [pc, #136]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80073ae:	2280      	movs	r2, #128	@ 0x80
 80073b0:	4393      	bics	r3, r2
 80073b2:	2290      	movs	r2, #144	@ 0x90
 80073b4:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80073b6:	e009      	b.n	80073cc <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073b8:	f7fe fcd6 	bl	8005d68 <HAL_GetTick>
 80073bc:	0002      	movs	r2, r0
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	4a21      	ldr	r2, [pc, #132]	@ (8007448 <HAL_RCC_OscConfig+0x684>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d901      	bls.n	80073cc <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e118      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80073cc:	4a1a      	ldr	r2, [pc, #104]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80073ce:	2390      	movs	r3, #144	@ 0x90
 80073d0:	58d2      	ldr	r2, [r2, r3]
 80073d2:	2380      	movs	r3, #128	@ 0x80
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	4013      	ands	r3, r2
 80073d8:	d1ee      	bne.n	80073b8 <HAL_RCC_OscConfig+0x5f4>
 80073da:	e03e      	b.n	800745a <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073dc:	f7fe fcc4 	bl	8005d68 <HAL_GetTick>
 80073e0:	0003      	movs	r3, r0
 80073e2:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80073e4:	e009      	b.n	80073fa <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073e6:	f7fe fcbf 	bl	8005d68 <HAL_GetTick>
 80073ea:	0002      	movs	r2, r0
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	4a15      	ldr	r2, [pc, #84]	@ (8007448 <HAL_RCC_OscConfig+0x684>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e101      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80073fa:	4a0f      	ldr	r2, [pc, #60]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 80073fc:	2390      	movs	r3, #144	@ 0x90
 80073fe:	58d3      	ldr	r3, [r2, r3]
 8007400:	2202      	movs	r2, #2
 8007402:	4013      	ands	r3, r2
 8007404:	d1ef      	bne.n	80073e6 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8007406:	4a0c      	ldr	r2, [pc, #48]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007408:	2390      	movs	r3, #144	@ 0x90
 800740a:	58d3      	ldr	r3, [r2, r3]
 800740c:	2280      	movs	r2, #128	@ 0x80
 800740e:	4013      	ands	r3, r2
 8007410:	d023      	beq.n	800745a <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007412:	4a09      	ldr	r2, [pc, #36]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 8007414:	2390      	movs	r3, #144	@ 0x90
 8007416:	58d3      	ldr	r3, [r2, r3]
 8007418:	4907      	ldr	r1, [pc, #28]	@ (8007438 <HAL_RCC_OscConfig+0x674>)
 800741a:	2280      	movs	r2, #128	@ 0x80
 800741c:	4393      	bics	r3, r2
 800741e:	2290      	movs	r2, #144	@ 0x90
 8007420:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007422:	e013      	b.n	800744c <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007424:	f7fe fca0 	bl	8005d68 <HAL_GetTick>
 8007428:	0002      	movs	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	4a06      	ldr	r2, [pc, #24]	@ (8007448 <HAL_RCC_OscConfig+0x684>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d90b      	bls.n	800744c <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8007434:	2303      	movs	r3, #3
 8007436:	e0e2      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
 8007438:	40021000 	.word	0x40021000
 800743c:	80ffffff 	.word	0x80ffffff
 8007440:	fffffeff 	.word	0xfffffeff
 8007444:	40007000 	.word	0x40007000
 8007448:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800744c:	4a6e      	ldr	r2, [pc, #440]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800744e:	2390      	movs	r3, #144	@ 0x90
 8007450:	58d2      	ldr	r2, [r2, r3]
 8007452:	2380      	movs	r3, #128	@ 0x80
 8007454:	011b      	lsls	r3, r3, #4
 8007456:	4013      	ands	r3, r2
 8007458:	d1e4      	bne.n	8007424 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800745a:	231f      	movs	r3, #31
 800745c:	18fb      	adds	r3, r7, r3
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d105      	bne.n	8007470 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007464:	4b68      	ldr	r3, [pc, #416]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007466:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007468:	4b67      	ldr	r3, [pc, #412]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800746a:	4968      	ldr	r1, [pc, #416]	@ (800760c <HAL_RCC_OscConfig+0x848>)
 800746c:	400a      	ands	r2, r1
 800746e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2220      	movs	r2, #32
 8007476:	4013      	ands	r3, r2
 8007478:	d03c      	beq.n	80074f4 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747e:	2b00      	cmp	r3, #0
 8007480:	d01c      	beq.n	80074bc <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007482:	4a61      	ldr	r2, [pc, #388]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007484:	2398      	movs	r3, #152	@ 0x98
 8007486:	58d3      	ldr	r3, [r2, r3]
 8007488:	495f      	ldr	r1, [pc, #380]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800748a:	2201      	movs	r2, #1
 800748c:	4313      	orrs	r3, r2
 800748e:	2298      	movs	r2, #152	@ 0x98
 8007490:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007492:	f7fe fc69 	bl	8005d68 <HAL_GetTick>
 8007496:	0003      	movs	r3, r0
 8007498:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800749a:	e008      	b.n	80074ae <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800749c:	f7fe fc64 	bl	8005d68 <HAL_GetTick>
 80074a0:	0002      	movs	r2, r0
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d901      	bls.n	80074ae <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e0a7      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80074ae:	4a56      	ldr	r2, [pc, #344]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80074b0:	2398      	movs	r3, #152	@ 0x98
 80074b2:	58d3      	ldr	r3, [r2, r3]
 80074b4:	2202      	movs	r2, #2
 80074b6:	4013      	ands	r3, r2
 80074b8:	d0f0      	beq.n	800749c <HAL_RCC_OscConfig+0x6d8>
 80074ba:	e01b      	b.n	80074f4 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80074bc:	4a52      	ldr	r2, [pc, #328]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80074be:	2398      	movs	r3, #152	@ 0x98
 80074c0:	58d3      	ldr	r3, [r2, r3]
 80074c2:	4951      	ldr	r1, [pc, #324]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80074c4:	2201      	movs	r2, #1
 80074c6:	4393      	bics	r3, r2
 80074c8:	2298      	movs	r2, #152	@ 0x98
 80074ca:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074cc:	f7fe fc4c 	bl	8005d68 <HAL_GetTick>
 80074d0:	0003      	movs	r3, r0
 80074d2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80074d4:	e008      	b.n	80074e8 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80074d6:	f7fe fc47 	bl	8005d68 <HAL_GetTick>
 80074da:	0002      	movs	r2, r0
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d901      	bls.n	80074e8 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e08a      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80074e8:	4a47      	ldr	r2, [pc, #284]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80074ea:	2398      	movs	r3, #152	@ 0x98
 80074ec:	58d3      	ldr	r3, [r2, r3]
 80074ee:	2202      	movs	r2, #2
 80074f0:	4013      	ands	r3, r2
 80074f2:	d1f0      	bne.n	80074d6 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d100      	bne.n	80074fe <HAL_RCC_OscConfig+0x73a>
 80074fc:	e07e      	b.n	80075fc <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80074fe:	4b42      	ldr	r3, [pc, #264]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	2238      	movs	r2, #56	@ 0x38
 8007504:	4013      	ands	r3, r2
 8007506:	2b18      	cmp	r3, #24
 8007508:	d100      	bne.n	800750c <HAL_RCC_OscConfig+0x748>
 800750a:	e075      	b.n	80075f8 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007510:	2b02      	cmp	r3, #2
 8007512:	d156      	bne.n	80075c2 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007514:	4b3c      	ldr	r3, [pc, #240]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	4b3b      	ldr	r3, [pc, #236]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800751a:	493d      	ldr	r1, [pc, #244]	@ (8007610 <HAL_RCC_OscConfig+0x84c>)
 800751c:	400a      	ands	r2, r1
 800751e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007520:	f7fe fc22 	bl	8005d68 <HAL_GetTick>
 8007524:	0003      	movs	r3, r0
 8007526:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007528:	e008      	b.n	800753c <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800752a:	f7fe fc1d 	bl	8005d68 <HAL_GetTick>
 800752e:	0002      	movs	r2, r0
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	2b02      	cmp	r3, #2
 8007536:	d901      	bls.n	800753c <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e060      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800753c:	4b32      	ldr	r3, [pc, #200]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	2380      	movs	r3, #128	@ 0x80
 8007542:	049b      	lsls	r3, r3, #18
 8007544:	4013      	ands	r3, r2
 8007546:	d1f0      	bne.n	800752a <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007548:	4b2f      	ldr	r3, [pc, #188]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	4a31      	ldr	r2, [pc, #196]	@ (8007614 <HAL_RCC_OscConfig+0x850>)
 800754e:	4013      	ands	r3, r2
 8007550:	0019      	movs	r1, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007560:	021b      	lsls	r3, r3, #8
 8007562:	431a      	orrs	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007568:	431a      	orrs	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800756e:	431a      	orrs	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	431a      	orrs	r2, r3
 8007576:	4b24      	ldr	r3, [pc, #144]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007578:	430a      	orrs	r2, r1
 800757a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 800757c:	4b22      	ldr	r3, [pc, #136]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800757e:	68da      	ldr	r2, [r3, #12]
 8007580:	4b21      	ldr	r3, [pc, #132]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007582:	2180      	movs	r1, #128	@ 0x80
 8007584:	0549      	lsls	r1, r1, #21
 8007586:	430a      	orrs	r2, r1
 8007588:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800758a:	4b1f      	ldr	r3, [pc, #124]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	4b1e      	ldr	r3, [pc, #120]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 8007590:	2180      	movs	r1, #128	@ 0x80
 8007592:	0449      	lsls	r1, r1, #17
 8007594:	430a      	orrs	r2, r1
 8007596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007598:	f7fe fbe6 	bl	8005d68 <HAL_GetTick>
 800759c:	0003      	movs	r3, r0
 800759e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075a0:	e008      	b.n	80075b4 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075a2:	f7fe fbe1 	bl	8005d68 <HAL_GetTick>
 80075a6:	0002      	movs	r2, r0
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d901      	bls.n	80075b4 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e024      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075b4:	4b14      	ldr	r3, [pc, #80]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	2380      	movs	r3, #128	@ 0x80
 80075ba:	049b      	lsls	r3, r3, #18
 80075bc:	4013      	ands	r3, r2
 80075be:	d0f0      	beq.n	80075a2 <HAL_RCC_OscConfig+0x7de>
 80075c0:	e01c      	b.n	80075fc <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075c2:	4b11      	ldr	r3, [pc, #68]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	4b10      	ldr	r3, [pc, #64]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80075c8:	4911      	ldr	r1, [pc, #68]	@ (8007610 <HAL_RCC_OscConfig+0x84c>)
 80075ca:	400a      	ands	r2, r1
 80075cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ce:	f7fe fbcb 	bl	8005d68 <HAL_GetTick>
 80075d2:	0003      	movs	r3, r0
 80075d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075d6:	e008      	b.n	80075ea <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075d8:	f7fe fbc6 	bl	8005d68 <HAL_GetTick>
 80075dc:	0002      	movs	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d901      	bls.n	80075ea <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e009      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075ea:	4b07      	ldr	r3, [pc, #28]	@ (8007608 <HAL_RCC_OscConfig+0x844>)
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	2380      	movs	r3, #128	@ 0x80
 80075f0:	049b      	lsls	r3, r3, #18
 80075f2:	4013      	ands	r3, r2
 80075f4:	d1f0      	bne.n	80075d8 <HAL_RCC_OscConfig+0x814>
 80075f6:	e001      	b.n	80075fc <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e000      	b.n	80075fe <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	0018      	movs	r0, r3
 8007600:	46bd      	mov	sp, r7
 8007602:	b008      	add	sp, #32
 8007604:	bdb0      	pop	{r4, r5, r7, pc}
 8007606:	46c0      	nop			@ (mov r8, r8)
 8007608:	40021000 	.word	0x40021000
 800760c:	efffffff 	.word	0xefffffff
 8007610:	feffffff 	.word	0xfeffffff
 8007614:	11c1808c 	.word	0x11c1808c

08007618 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8007618:	b5b0      	push	{r4, r5, r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007622:	4b6c      	ldr	r3, [pc, #432]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2207      	movs	r2, #7
 8007628:	4013      	ands	r3, r2
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	429a      	cmp	r2, r3
 800762e:	d911      	bls.n	8007654 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007630:	4b68      	ldr	r3, [pc, #416]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2207      	movs	r2, #7
 8007636:	4393      	bics	r3, r2
 8007638:	0019      	movs	r1, r3
 800763a:	4b66      	ldr	r3, [pc, #408]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007642:	4b64      	ldr	r3, [pc, #400]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2207      	movs	r2, #7
 8007648:	4013      	ands	r3, r2
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	429a      	cmp	r2, r3
 800764e:	d001      	beq.n	8007654 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e0bb      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2201      	movs	r2, #1
 800765a:	4013      	ands	r3, r2
 800765c:	d100      	bne.n	8007660 <HAL_RCC_ClockConfig+0x48>
 800765e:	e064      	b.n	800772a <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	2b03      	cmp	r3, #3
 8007666:	d107      	bne.n	8007678 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007668:	4b5b      	ldr	r3, [pc, #364]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	2380      	movs	r3, #128	@ 0x80
 800766e:	049b      	lsls	r3, r3, #18
 8007670:	4013      	ands	r3, r2
 8007672:	d138      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e0a9      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	2b02      	cmp	r3, #2
 800767e:	d107      	bne.n	8007690 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007680:	4b55      	ldr	r3, [pc, #340]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	2380      	movs	r3, #128	@ 0x80
 8007686:	029b      	lsls	r3, r3, #10
 8007688:	4013      	ands	r3, r2
 800768a:	d12c      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e09d      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d106      	bne.n	80076a6 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007698:	4b4f      	ldr	r3, [pc, #316]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2202      	movs	r2, #2
 800769e:	4013      	ands	r3, r2
 80076a0:	d121      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e092      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d107      	bne.n	80076be <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076ae:	4b4a      	ldr	r3, [pc, #296]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	2380      	movs	r3, #128	@ 0x80
 80076b4:	00db      	lsls	r3, r3, #3
 80076b6:	4013      	ands	r3, r2
 80076b8:	d115      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e086      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2b04      	cmp	r3, #4
 80076c4:	d107      	bne.n	80076d6 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076c6:	4a44      	ldr	r2, [pc, #272]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80076c8:	2394      	movs	r3, #148	@ 0x94
 80076ca:	58d3      	ldr	r3, [r2, r3]
 80076cc:	2202      	movs	r2, #2
 80076ce:	4013      	ands	r3, r2
 80076d0:	d109      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e07a      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076d6:	4a40      	ldr	r2, [pc, #256]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80076d8:	2390      	movs	r3, #144	@ 0x90
 80076da:	58d3      	ldr	r3, [r2, r3]
 80076dc:	2202      	movs	r2, #2
 80076de:	4013      	ands	r3, r2
 80076e0:	d101      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e072      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80076e6:	4b3c      	ldr	r3, [pc, #240]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	2207      	movs	r2, #7
 80076ec:	4393      	bics	r3, r2
 80076ee:	0019      	movs	r1, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	4b38      	ldr	r3, [pc, #224]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80076f6:	430a      	orrs	r2, r1
 80076f8:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076fa:	f7fe fb35 	bl	8005d68 <HAL_GetTick>
 80076fe:	0003      	movs	r3, r0
 8007700:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007702:	e009      	b.n	8007718 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007704:	f7fe fb30 	bl	8005d68 <HAL_GetTick>
 8007708:	0002      	movs	r2, r0
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	4a33      	ldr	r2, [pc, #204]	@ (80077dc <HAL_RCC_ClockConfig+0x1c4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d901      	bls.n	8007718 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e059      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007718:	4b2f      	ldr	r3, [pc, #188]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	2238      	movs	r2, #56	@ 0x38
 800771e:	401a      	ands	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	00db      	lsls	r3, r3, #3
 8007726:	429a      	cmp	r2, r3
 8007728:	d1ec      	bne.n	8007704 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2202      	movs	r2, #2
 8007730:	4013      	ands	r3, r2
 8007732:	d009      	beq.n	8007748 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007734:	4b28      	ldr	r3, [pc, #160]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	4a29      	ldr	r2, [pc, #164]	@ (80077e0 <HAL_RCC_ClockConfig+0x1c8>)
 800773a:	4013      	ands	r3, r2
 800773c:	0019      	movs	r1, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	4b25      	ldr	r3, [pc, #148]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007744:	430a      	orrs	r2, r1
 8007746:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007748:	4b22      	ldr	r3, [pc, #136]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2207      	movs	r2, #7
 800774e:	4013      	ands	r3, r2
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	429a      	cmp	r2, r3
 8007754:	d211      	bcs.n	800777a <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007756:	4b1f      	ldr	r3, [pc, #124]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2207      	movs	r2, #7
 800775c:	4393      	bics	r3, r2
 800775e:	0019      	movs	r1, r3
 8007760:	4b1c      	ldr	r3, [pc, #112]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007768:	4b1a      	ldr	r3, [pc, #104]	@ (80077d4 <HAL_RCC_ClockConfig+0x1bc>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2207      	movs	r2, #7
 800776e:	4013      	ands	r3, r2
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	429a      	cmp	r2, r3
 8007774:	d001      	beq.n	800777a <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e028      	b.n	80077cc <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2204      	movs	r2, #4
 8007780:	4013      	ands	r3, r2
 8007782:	d009      	beq.n	8007798 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007784:	4b14      	ldr	r3, [pc, #80]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	4a16      	ldr	r2, [pc, #88]	@ (80077e4 <HAL_RCC_ClockConfig+0x1cc>)
 800778a:	4013      	ands	r3, r2
 800778c:	0019      	movs	r1, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68da      	ldr	r2, [r3, #12]
 8007792:	4b11      	ldr	r3, [pc, #68]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007794:	430a      	orrs	r2, r1
 8007796:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007798:	f000 f82a 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 800779c:	0001      	movs	r1, r0
 800779e:	4b0e      	ldr	r3, [pc, #56]	@ (80077d8 <HAL_RCC_ClockConfig+0x1c0>)
 80077a0:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80077a2:	0a1b      	lsrs	r3, r3, #8
 80077a4:	220f      	movs	r2, #15
 80077a6:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80077a8:	4a0f      	ldr	r2, [pc, #60]	@ (80077e8 <HAL_RCC_ClockConfig+0x1d0>)
 80077aa:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80077ac:	001a      	movs	r2, r3
 80077ae:	231f      	movs	r3, #31
 80077b0:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80077b2:	000a      	movs	r2, r1
 80077b4:	40da      	lsrs	r2, r3
 80077b6:	4b0d      	ldr	r3, [pc, #52]	@ (80077ec <HAL_RCC_ClockConfig+0x1d4>)
 80077b8:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 80077ba:	250b      	movs	r5, #11
 80077bc:	197c      	adds	r4, r7, r5
 80077be:	2003      	movs	r0, #3
 80077c0:	f7fe fa78 	bl	8005cb4 <HAL_InitTick>
 80077c4:	0003      	movs	r3, r0
 80077c6:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80077c8:	197b      	adds	r3, r7, r5
 80077ca:	781b      	ldrb	r3, [r3, #0]
}
 80077cc:	0018      	movs	r0, r3
 80077ce:	46bd      	mov	sp, r7
 80077d0:	b004      	add	sp, #16
 80077d2:	bdb0      	pop	{r4, r5, r7, pc}
 80077d4:	40022000 	.word	0x40022000
 80077d8:	40021000 	.word	0x40021000
 80077dc:	00001388 	.word	0x00001388
 80077e0:	fffff0ff 	.word	0xfffff0ff
 80077e4:	ffff8fff 	.word	0xffff8fff
 80077e8:	0800e0f0 	.word	0x0800e0f0
 80077ec:	20000004 	.word	0x20000004

080077f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b08a      	sub	sp, #40	@ 0x28
 80077f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077fe:	4b46      	ldr	r3, [pc, #280]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2238      	movs	r2, #56	@ 0x38
 8007804:	4013      	ands	r3, r2
 8007806:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007808:	4b43      	ldr	r3, [pc, #268]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	2203      	movs	r2, #3
 800780e:	4013      	ands	r3, r2
 8007810:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d005      	beq.n	8007824 <HAL_RCC_GetSysClockFreq+0x34>
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	2b18      	cmp	r3, #24
 800781c:	d125      	bne.n	800786a <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d122      	bne.n	800786a <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007824:	4b3c      	ldr	r3, [pc, #240]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2208      	movs	r2, #8
 800782a:	4013      	ands	r3, r2
 800782c:	d107      	bne.n	800783e <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 800782e:	4a3a      	ldr	r2, [pc, #232]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 8007830:	2394      	movs	r3, #148	@ 0x94
 8007832:	58d3      	ldr	r3, [r2, r3]
 8007834:	0a1b      	lsrs	r3, r3, #8
 8007836:	220f      	movs	r2, #15
 8007838:	4013      	ands	r3, r2
 800783a:	627b      	str	r3, [r7, #36]	@ 0x24
 800783c:	e005      	b.n	800784a <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800783e:	4b36      	ldr	r3, [pc, #216]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	091b      	lsrs	r3, r3, #4
 8007844:	220f      	movs	r2, #15
 8007846:	4013      	ands	r3, r2
 8007848:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 800784a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800784c:	2b0b      	cmp	r3, #11
 800784e:	d901      	bls.n	8007854 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8007850:	2300      	movs	r3, #0
 8007852:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8007854:	4b31      	ldr	r3, [pc, #196]	@ (800791c <HAL_RCC_GetSysClockFreq+0x12c>)
 8007856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007858:	0092      	lsls	r2, r2, #2
 800785a:	58d3      	ldr	r3, [r2, r3]
 800785c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d11b      	bne.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007866:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007868:	e018      	b.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	2b08      	cmp	r3, #8
 800786e:	d102      	bne.n	8007876 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007870:	4b2b      	ldr	r3, [pc, #172]	@ (8007920 <HAL_RCC_GetSysClockFreq+0x130>)
 8007872:	623b      	str	r3, [r7, #32]
 8007874:	e012      	b.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	2b10      	cmp	r3, #16
 800787a:	d102      	bne.n	8007882 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800787c:	4b29      	ldr	r3, [pc, #164]	@ (8007924 <HAL_RCC_GetSysClockFreq+0x134>)
 800787e:	623b      	str	r3, [r7, #32]
 8007880:	e00c      	b.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	2b20      	cmp	r3, #32
 8007886:	d103      	bne.n	8007890 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007888:	23fa      	movs	r3, #250	@ 0xfa
 800788a:	01db      	lsls	r3, r3, #7
 800788c:	623b      	str	r3, [r7, #32]
 800788e:	e005      	b.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	2b28      	cmp	r3, #40	@ 0x28
 8007894:	d102      	bne.n	800789c <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007896:	2380      	movs	r3, #128	@ 0x80
 8007898:	021b      	lsls	r3, r3, #8
 800789a:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	2b18      	cmp	r3, #24
 80078a0:	d135      	bne.n	800790e <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80078a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	2203      	movs	r2, #3
 80078a8:	4013      	ands	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80078ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	091b      	lsrs	r3, r3, #4
 80078b2:	2207      	movs	r2, #7
 80078b4:	4013      	ands	r3, r2
 80078b6:	3301      	adds	r3, #1
 80078b8:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d003      	beq.n	80078c8 <HAL_RCC_GetSysClockFreq+0xd8>
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d003      	beq.n	80078ce <HAL_RCC_GetSysClockFreq+0xde>
 80078c6:	e005      	b.n	80078d4 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80078c8:	4b15      	ldr	r3, [pc, #84]	@ (8007920 <HAL_RCC_GetSysClockFreq+0x130>)
 80078ca:	61fb      	str	r3, [r7, #28]
        break;
 80078cc:	e005      	b.n	80078da <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80078ce:	4b15      	ldr	r3, [pc, #84]	@ (8007924 <HAL_RCC_GetSysClockFreq+0x134>)
 80078d0:	61fb      	str	r3, [r7, #28]
        break;
 80078d2:	e002      	b.n	80078da <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80078d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d6:	61fb      	str	r3, [r7, #28]
        break;
 80078d8:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80078da:	4b0f      	ldr	r3, [pc, #60]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	0a1b      	lsrs	r3, r3, #8
 80078e0:	227f      	movs	r2, #127	@ 0x7f
 80078e2:	4013      	ands	r3, r2
 80078e4:	69fa      	ldr	r2, [r7, #28]
 80078e6:	4353      	muls	r3, r2
 80078e8:	68f9      	ldr	r1, [r7, #12]
 80078ea:	0018      	movs	r0, r3
 80078ec:	f7f8 fc28 	bl	8000140 <__udivsi3>
 80078f0:	0003      	movs	r3, r0
 80078f2:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80078f4:	4b08      	ldr	r3, [pc, #32]	@ (8007918 <HAL_RCC_GetSysClockFreq+0x128>)
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	0f5b      	lsrs	r3, r3, #29
 80078fa:	2207      	movs	r2, #7
 80078fc:	4013      	ands	r3, r2
 80078fe:	3301      	adds	r3, #1
 8007900:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007902:	6879      	ldr	r1, [r7, #4]
 8007904:	68b8      	ldr	r0, [r7, #8]
 8007906:	f7f8 fc1b 	bl	8000140 <__udivsi3>
 800790a:	0003      	movs	r3, r0
 800790c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800790e:	6a3b      	ldr	r3, [r7, #32]
}
 8007910:	0018      	movs	r0, r3
 8007912:	46bd      	mov	sp, r7
 8007914:	b00a      	add	sp, #40	@ 0x28
 8007916:	bd80      	pop	{r7, pc}
 8007918:	40021000 	.word	0x40021000
 800791c:	0800e108 	.word	0x0800e108
 8007920:	00f42400 	.word	0x00f42400
 8007924:	003d0900 	.word	0x003d0900

08007928 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800792c:	4b02      	ldr	r3, [pc, #8]	@ (8007938 <HAL_RCC_GetHCLKFreq+0x10>)
 800792e:	681b      	ldr	r3, [r3, #0]
}
 8007930:	0018      	movs	r0, r3
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	46c0      	nop			@ (mov r8, r8)
 8007938:	20000004 	.word	0x20000004

0800793c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8007940:	f7ff fff2 	bl	8007928 <HAL_RCC_GetHCLKFreq>
 8007944:	0001      	movs	r1, r0
 8007946:	4b07      	ldr	r3, [pc, #28]	@ (8007964 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	0b1b      	lsrs	r3, r3, #12
 800794c:	2207      	movs	r2, #7
 800794e:	4013      	ands	r3, r2
 8007950:	4a05      	ldr	r2, [pc, #20]	@ (8007968 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8007952:	5cd3      	ldrb	r3, [r2, r3]
 8007954:	001a      	movs	r2, r3
 8007956:	231f      	movs	r3, #31
 8007958:	4013      	ands	r3, r2
 800795a:	40d9      	lsrs	r1, r3
 800795c:	000b      	movs	r3, r1
}
 800795e:	0018      	movs	r0, r3
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	40021000 	.word	0x40021000
 8007968:	0800e100 	.word	0x0800e100

0800796c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007974:	2300      	movs	r3, #0
 8007976:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007978:	4b2f      	ldr	r3, [pc, #188]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800797a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800797c:	2380      	movs	r3, #128	@ 0x80
 800797e:	055b      	lsls	r3, r3, #21
 8007980:	4013      	ands	r3, r2
 8007982:	d004      	beq.n	800798e <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007984:	f7ff fa12 	bl	8006dac <HAL_PWREx_GetVoltageRange>
 8007988:	0003      	movs	r3, r0
 800798a:	617b      	str	r3, [r7, #20]
 800798c:	e017      	b.n	80079be <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800798e:	4b2a      	ldr	r3, [pc, #168]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007990:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007992:	4b29      	ldr	r3, [pc, #164]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007994:	2180      	movs	r1, #128	@ 0x80
 8007996:	0549      	lsls	r1, r1, #21
 8007998:	430a      	orrs	r2, r1
 800799a:	659a      	str	r2, [r3, #88]	@ 0x58
 800799c:	4b26      	ldr	r3, [pc, #152]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800799e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80079a0:	2380      	movs	r3, #128	@ 0x80
 80079a2:	055b      	lsls	r3, r3, #21
 80079a4:	4013      	ands	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]
 80079a8:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80079aa:	f7ff f9ff 	bl	8006dac <HAL_PWREx_GetVoltageRange>
 80079ae:	0003      	movs	r3, r0
 80079b0:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80079b2:	4b21      	ldr	r3, [pc, #132]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80079b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80079b6:	4b20      	ldr	r3, [pc, #128]	@ (8007a38 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80079b8:	4920      	ldr	r1, [pc, #128]	@ (8007a3c <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 80079ba:	400a      	ands	r2, r1
 80079bc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	2380      	movs	r3, #128	@ 0x80
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d111      	bne.n	80079ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2b80      	cmp	r3, #128	@ 0x80
 80079cc:	d91c      	bls.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2bb0      	cmp	r3, #176	@ 0xb0
 80079d2:	d902      	bls.n	80079da <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80079d4:	2302      	movs	r3, #2
 80079d6:	613b      	str	r3, [r7, #16]
 80079d8:	e016      	b.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2b90      	cmp	r3, #144	@ 0x90
 80079de:	d902      	bls.n	80079e6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80079e0:	2301      	movs	r3, #1
 80079e2:	613b      	str	r3, [r7, #16]
 80079e4:	e010      	b.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80079e6:	2300      	movs	r3, #0
 80079e8:	613b      	str	r3, [r7, #16]
 80079ea:	e00d      	b.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80079f0:	d902      	bls.n	80079f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 80079f2:	2302      	movs	r3, #2
 80079f4:	613b      	str	r3, [r7, #16]
 80079f6:	e007      	b.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b70      	cmp	r3, #112	@ 0x70
 80079fc:	d102      	bne.n	8007a04 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80079fe:	2301      	movs	r3, #1
 8007a00:	613b      	str	r3, [r7, #16]
 8007a02:	e001      	b.n	8007a08 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007a04:	2300      	movs	r3, #0
 8007a06:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007a08:	4b0d      	ldr	r3, [pc, #52]	@ (8007a40 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2207      	movs	r2, #7
 8007a0e:	4393      	bics	r3, r2
 8007a10:	0019      	movs	r1, r3
 8007a12:	4b0b      	ldr	r3, [pc, #44]	@ (8007a40 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007a1a:	4b09      	ldr	r3, [pc, #36]	@ (8007a40 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	2207      	movs	r2, #7
 8007a20:	4013      	ands	r3, r2
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d001      	beq.n	8007a2c <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e000      	b.n	8007a2e <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	0018      	movs	r0, r3
 8007a30:	46bd      	mov	sp, r7
 8007a32:	b006      	add	sp, #24
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	46c0      	nop			@ (mov r8, r8)
 8007a38:	40021000 	.word	0x40021000
 8007a3c:	efffffff 	.word	0xefffffff
 8007a40:	40022000 	.word	0x40022000

08007a44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a4c:	2313      	movs	r3, #19
 8007a4e:	18fb      	adds	r3, r7, r3
 8007a50:	2200      	movs	r2, #0
 8007a52:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a54:	2312      	movs	r3, #18
 8007a56:	18fb      	adds	r3, r7, r3
 8007a58:	2200      	movs	r2, #0
 8007a5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	2380      	movs	r3, #128	@ 0x80
 8007a62:	021b      	lsls	r3, r3, #8
 8007a64:	4013      	ands	r3, r2
 8007a66:	d100      	bne.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007a68:	e0b7      	b.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a6a:	2011      	movs	r0, #17
 8007a6c:	183b      	adds	r3, r7, r0
 8007a6e:	2200      	movs	r2, #0
 8007a70:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a72:	4b4c      	ldr	r3, [pc, #304]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a76:	2380      	movs	r3, #128	@ 0x80
 8007a78:	055b      	lsls	r3, r3, #21
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	d110      	bne.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a7e:	4b49      	ldr	r3, [pc, #292]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a82:	4b48      	ldr	r3, [pc, #288]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a84:	2180      	movs	r1, #128	@ 0x80
 8007a86:	0549      	lsls	r1, r1, #21
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a8c:	4b45      	ldr	r3, [pc, #276]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a90:	2380      	movs	r3, #128	@ 0x80
 8007a92:	055b      	lsls	r3, r3, #21
 8007a94:	4013      	ands	r3, r2
 8007a96:	60bb      	str	r3, [r7, #8]
 8007a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a9a:	183b      	adds	r3, r7, r0
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007aa0:	4b41      	ldr	r3, [pc, #260]	@ (8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	4b40      	ldr	r3, [pc, #256]	@ (8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007aa6:	2180      	movs	r1, #128	@ 0x80
 8007aa8:	0049      	lsls	r1, r1, #1
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007aae:	f7fe f95b 	bl	8005d68 <HAL_GetTick>
 8007ab2:	0003      	movs	r3, r0
 8007ab4:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007ab6:	e00b      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ab8:	f7fe f956 	bl	8005d68 <HAL_GetTick>
 8007abc:	0002      	movs	r2, r0
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d904      	bls.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007ac6:	2313      	movs	r3, #19
 8007ac8:	18fb      	adds	r3, r7, r3
 8007aca:	2203      	movs	r2, #3
 8007acc:	701a      	strb	r2, [r3, #0]
        break;
 8007ace:	e005      	b.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007ad0:	4b35      	ldr	r3, [pc, #212]	@ (8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	2380      	movs	r3, #128	@ 0x80
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	4013      	ands	r3, r2
 8007ada:	d0ed      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007adc:	2313      	movs	r3, #19
 8007ade:	18fb      	adds	r3, r7, r3
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d168      	bne.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007ae6:	4a2f      	ldr	r2, [pc, #188]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ae8:	2390      	movs	r3, #144	@ 0x90
 8007aea:	58d2      	ldr	r2, [r2, r3]
 8007aec:	23c0      	movs	r3, #192	@ 0xc0
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	4013      	ands	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d01f      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d01a      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b04:	4a27      	ldr	r2, [pc, #156]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b06:	2390      	movs	r3, #144	@ 0x90
 8007b08:	58d3      	ldr	r3, [r2, r3]
 8007b0a:	4a28      	ldr	r2, [pc, #160]	@ (8007bac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007b10:	4a24      	ldr	r2, [pc, #144]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b12:	2390      	movs	r3, #144	@ 0x90
 8007b14:	58d3      	ldr	r3, [r2, r3]
 8007b16:	4923      	ldr	r1, [pc, #140]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b18:	2280      	movs	r2, #128	@ 0x80
 8007b1a:	0252      	lsls	r2, r2, #9
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	2290      	movs	r2, #144	@ 0x90
 8007b20:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b22:	4a20      	ldr	r2, [pc, #128]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b24:	2390      	movs	r3, #144	@ 0x90
 8007b26:	58d3      	ldr	r3, [r2, r3]
 8007b28:	491e      	ldr	r1, [pc, #120]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b2a:	4a21      	ldr	r2, [pc, #132]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	2290      	movs	r2, #144	@ 0x90
 8007b30:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b32:	491c      	ldr	r1, [pc, #112]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b34:	2290      	movs	r2, #144	@ 0x90
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	4013      	ands	r3, r2
 8007b40:	d017      	beq.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b42:	f7fe f911 	bl	8005d68 <HAL_GetTick>
 8007b46:	0003      	movs	r3, r0
 8007b48:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b4a:	e00c      	b.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b4c:	f7fe f90c 	bl	8005d68 <HAL_GetTick>
 8007b50:	0002      	movs	r2, r0
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	4a17      	ldr	r2, [pc, #92]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d904      	bls.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8007b5c:	2313      	movs	r3, #19
 8007b5e:	18fb      	adds	r3, r7, r3
 8007b60:	2203      	movs	r2, #3
 8007b62:	701a      	strb	r2, [r3, #0]
            break;
 8007b64:	e005      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b66:	4a0f      	ldr	r2, [pc, #60]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b68:	2390      	movs	r3, #144	@ 0x90
 8007b6a:	58d3      	ldr	r3, [r2, r3]
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	4013      	ands	r3, r2
 8007b70:	d0ec      	beq.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8007b72:	2313      	movs	r3, #19
 8007b74:	18fb      	adds	r3, r7, r3
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10b      	bne.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b7c:	4a09      	ldr	r2, [pc, #36]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b7e:	2390      	movs	r3, #144	@ 0x90
 8007b80:	58d3      	ldr	r3, [r2, r3]
 8007b82:	4a0a      	ldr	r2, [pc, #40]	@ (8007bac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b84:	401a      	ands	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	4906      	ldr	r1, [pc, #24]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	2290      	movs	r2, #144	@ 0x90
 8007b90:	508b      	str	r3, [r1, r2]
 8007b92:	e017      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b94:	2312      	movs	r3, #18
 8007b96:	18fb      	adds	r3, r7, r3
 8007b98:	2213      	movs	r2, #19
 8007b9a:	18ba      	adds	r2, r7, r2
 8007b9c:	7812      	ldrb	r2, [r2, #0]
 8007b9e:	701a      	strb	r2, [r3, #0]
 8007ba0:	e010      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007ba2:	46c0      	nop			@ (mov r8, r8)
 8007ba4:	40021000 	.word	0x40021000
 8007ba8:	40007000 	.word	0x40007000
 8007bac:	fffffcff 	.word	0xfffffcff
 8007bb0:	fffeffff 	.word	0xfffeffff
 8007bb4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb8:	2312      	movs	r3, #18
 8007bba:	18fb      	adds	r3, r7, r3
 8007bbc:	2213      	movs	r2, #19
 8007bbe:	18ba      	adds	r2, r7, r2
 8007bc0:	7812      	ldrb	r2, [r2, #0]
 8007bc2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007bc4:	2311      	movs	r3, #17
 8007bc6:	18fb      	adds	r3, r7, r3
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d105      	bne.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bce:	4ba4      	ldr	r3, [pc, #656]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bd0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007bd2:	4ba3      	ldr	r3, [pc, #652]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bd4:	49a3      	ldr	r1, [pc, #652]	@ (8007e64 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8007bd6:	400a      	ands	r2, r1
 8007bd8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2201      	movs	r2, #1
 8007be0:	4013      	ands	r3, r2
 8007be2:	d00b      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007be4:	4a9e      	ldr	r2, [pc, #632]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007be6:	2388      	movs	r3, #136	@ 0x88
 8007be8:	58d3      	ldr	r3, [r2, r3]
 8007bea:	2203      	movs	r2, #3
 8007bec:	4393      	bics	r3, r2
 8007bee:	001a      	movs	r2, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	499a      	ldr	r1, [pc, #616]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	2288      	movs	r2, #136	@ 0x88
 8007bfa:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2202      	movs	r2, #2
 8007c02:	4013      	ands	r3, r2
 8007c04:	d00b      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c06:	4a96      	ldr	r2, [pc, #600]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c08:	2388      	movs	r3, #136	@ 0x88
 8007c0a:	58d3      	ldr	r3, [r2, r3]
 8007c0c:	220c      	movs	r2, #12
 8007c0e:	4393      	bics	r3, r2
 8007c10:	001a      	movs	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	4992      	ldr	r1, [pc, #584]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	2288      	movs	r2, #136	@ 0x88
 8007c1c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2210      	movs	r2, #16
 8007c24:	4013      	ands	r3, r2
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c28:	4a8d      	ldr	r2, [pc, #564]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c2a:	2388      	movs	r3, #136	@ 0x88
 8007c2c:	58d3      	ldr	r3, [r2, r3]
 8007c2e:	4a8e      	ldr	r2, [pc, #568]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8007c30:	401a      	ands	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	498a      	ldr	r1, [pc, #552]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	2288      	movs	r2, #136	@ 0x88
 8007c3c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2208      	movs	r2, #8
 8007c44:	4013      	ands	r3, r2
 8007c46:	d00a      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8007c48:	4a85      	ldr	r2, [pc, #532]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c4a:	2388      	movs	r3, #136	@ 0x88
 8007c4c:	58d3      	ldr	r3, [r2, r3]
 8007c4e:	4a87      	ldr	r2, [pc, #540]	@ (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8007c50:	401a      	ands	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	4982      	ldr	r1, [pc, #520]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	2288      	movs	r2, #136	@ 0x88
 8007c5c:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2204      	movs	r2, #4
 8007c64:	4013      	ands	r3, r2
 8007c66:	d00b      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8007c68:	4a7d      	ldr	r2, [pc, #500]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c6a:	2388      	movs	r3, #136	@ 0x88
 8007c6c:	58d3      	ldr	r3, [r2, r3]
 8007c6e:	22c0      	movs	r2, #192	@ 0xc0
 8007c70:	4393      	bics	r3, r2
 8007c72:	001a      	movs	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	4979      	ldr	r1, [pc, #484]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	2288      	movs	r2, #136	@ 0x88
 8007c7e:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2220      	movs	r2, #32
 8007c86:	4013      	ands	r3, r2
 8007c88:	d00a      	beq.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c8a:	4a75      	ldr	r2, [pc, #468]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c8c:	2388      	movs	r3, #136	@ 0x88
 8007c8e:	58d3      	ldr	r3, [r2, r3]
 8007c90:	4a77      	ldr	r2, [pc, #476]	@ (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007c92:	401a      	ands	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	4971      	ldr	r1, [pc, #452]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	2288      	movs	r2, #136	@ 0x88
 8007c9e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2240      	movs	r2, #64	@ 0x40
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	d00a      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007caa:	4a6d      	ldr	r2, [pc, #436]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cac:	2388      	movs	r3, #136	@ 0x88
 8007cae:	58d3      	ldr	r3, [r2, r3]
 8007cb0:	4a70      	ldr	r2, [pc, #448]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8007cb2:	401a      	ands	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	69db      	ldr	r3, [r3, #28]
 8007cb8:	4969      	ldr	r1, [pc, #420]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	2288      	movs	r2, #136	@ 0x88
 8007cbe:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2280      	movs	r2, #128	@ 0x80
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	d00a      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cca:	4a65      	ldr	r2, [pc, #404]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ccc:	2388      	movs	r3, #136	@ 0x88
 8007cce:	58d3      	ldr	r3, [r2, r3]
 8007cd0:	4a69      	ldr	r2, [pc, #420]	@ (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8007cd2:	401a      	ands	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	4961      	ldr	r1, [pc, #388]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	2288      	movs	r2, #136	@ 0x88
 8007cde:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	2380      	movs	r3, #128	@ 0x80
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	4013      	ands	r3, r2
 8007cea:	d00a      	beq.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007cec:	4a5c      	ldr	r2, [pc, #368]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cee:	2388      	movs	r3, #136	@ 0x88
 8007cf0:	58d3      	ldr	r3, [r2, r3]
 8007cf2:	4a62      	ldr	r2, [pc, #392]	@ (8007e7c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007cf4:	401a      	ands	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfa:	4959      	ldr	r1, [pc, #356]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	2288      	movs	r2, #136	@ 0x88
 8007d00:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	2380      	movs	r3, #128	@ 0x80
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	d00a      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007d0e:	4a54      	ldr	r2, [pc, #336]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d10:	2388      	movs	r3, #136	@ 0x88
 8007d12:	58d3      	ldr	r3, [r2, r3]
 8007d14:	4a5a      	ldr	r2, [pc, #360]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8007d16:	401a      	ands	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d1c:	4950      	ldr	r1, [pc, #320]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	2288      	movs	r2, #136	@ 0x88
 8007d22:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	2380      	movs	r3, #128	@ 0x80
 8007d2a:	01db      	lsls	r3, r3, #7
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	d017      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d34:	2380      	movs	r3, #128	@ 0x80
 8007d36:	055b      	lsls	r3, r3, #21
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d106      	bne.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8007d3c:	4b48      	ldr	r3, [pc, #288]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	4b47      	ldr	r3, [pc, #284]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d42:	2180      	movs	r1, #128	@ 0x80
 8007d44:	0249      	lsls	r1, r1, #9
 8007d46:	430a      	orrs	r2, r1
 8007d48:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d4a:	4a45      	ldr	r2, [pc, #276]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d4c:	2388      	movs	r3, #136	@ 0x88
 8007d4e:	58d3      	ldr	r3, [r2, r3]
 8007d50:	4a4c      	ldr	r2, [pc, #304]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8007d52:	401a      	ands	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d58:	4941      	ldr	r1, [pc, #260]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	2288      	movs	r2, #136	@ 0x88
 8007d5e:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	2380      	movs	r3, #128	@ 0x80
 8007d66:	015b      	lsls	r3, r3, #5
 8007d68:	4013      	ands	r3, r2
 8007d6a:	d017      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d70:	2380      	movs	r3, #128	@ 0x80
 8007d72:	051b      	lsls	r3, r3, #20
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d106      	bne.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007d78:	4b39      	ldr	r3, [pc, #228]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	4b38      	ldr	r3, [pc, #224]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d7e:	2180      	movs	r1, #128	@ 0x80
 8007d80:	0449      	lsls	r1, r1, #17
 8007d82:	430a      	orrs	r2, r1
 8007d84:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007d86:	4a36      	ldr	r2, [pc, #216]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d88:	2388      	movs	r3, #136	@ 0x88
 8007d8a:	58d3      	ldr	r3, [r2, r3]
 8007d8c:	4a3e      	ldr	r2, [pc, #248]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007d8e:	401a      	ands	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d94:	4932      	ldr	r1, [pc, #200]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	2288      	movs	r2, #136	@ 0x88
 8007d9a:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	2380      	movs	r3, #128	@ 0x80
 8007da2:	019b      	lsls	r3, r3, #6
 8007da4:	4013      	ands	r3, r2
 8007da6:	d017      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dac:	2380      	movs	r3, #128	@ 0x80
 8007dae:	051b      	lsls	r3, r3, #20
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d106      	bne.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007db4:	4b2a      	ldr	r3, [pc, #168]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007db6:	68da      	ldr	r2, [r3, #12]
 8007db8:	4b29      	ldr	r3, [pc, #164]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dba:	2180      	movs	r1, #128	@ 0x80
 8007dbc:	0449      	lsls	r1, r1, #17
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007dc2:	4a27      	ldr	r2, [pc, #156]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dc4:	2388      	movs	r3, #136	@ 0x88
 8007dc6:	58d3      	ldr	r3, [r2, r3]
 8007dc8:	4a2f      	ldr	r2, [pc, #188]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007dca:	401a      	ands	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	4923      	ldr	r1, [pc, #140]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	2288      	movs	r2, #136	@ 0x88
 8007dd6:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	2380      	movs	r3, #128	@ 0x80
 8007dde:	00db      	lsls	r3, r3, #3
 8007de0:	4013      	ands	r3, r2
 8007de2:	d017      	beq.n	8007e14 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de8:	2380      	movs	r3, #128	@ 0x80
 8007dea:	045b      	lsls	r3, r3, #17
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d106      	bne.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007df0:	4b1b      	ldr	r3, [pc, #108]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	4b1a      	ldr	r3, [pc, #104]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007df6:	2180      	movs	r1, #128	@ 0x80
 8007df8:	0449      	lsls	r1, r1, #17
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007dfe:	4a18      	ldr	r2, [pc, #96]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e00:	2388      	movs	r3, #136	@ 0x88
 8007e02:	58d3      	ldr	r3, [r2, r3]
 8007e04:	4a21      	ldr	r2, [pc, #132]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007e06:	401a      	ands	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e0c:	4914      	ldr	r1, [pc, #80]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	2288      	movs	r2, #136	@ 0x88
 8007e12:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	2380      	movs	r3, #128	@ 0x80
 8007e1a:	011b      	lsls	r3, r3, #4
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	d017      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e24:	2380      	movs	r3, #128	@ 0x80
 8007e26:	049b      	lsls	r3, r3, #18
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d106      	bne.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	4b0b      	ldr	r3, [pc, #44]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e32:	2180      	movs	r1, #128	@ 0x80
 8007e34:	0449      	lsls	r1, r1, #17
 8007e36:	430a      	orrs	r2, r1
 8007e38:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007e3a:	4a09      	ldr	r2, [pc, #36]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e3c:	2388      	movs	r3, #136	@ 0x88
 8007e3e:	58d3      	ldr	r3, [r2, r3]
 8007e40:	4a12      	ldr	r2, [pc, #72]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007e42:	401a      	ands	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e48:	4905      	ldr	r1, [pc, #20]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	2288      	movs	r2, #136	@ 0x88
 8007e4e:	508b      	str	r3, [r1, r2]

  }

  return status;
 8007e50:	2312      	movs	r3, #18
 8007e52:	18fb      	adds	r3, r7, r3
 8007e54:	781b      	ldrb	r3, [r3, #0]
}
 8007e56:	0018      	movs	r0, r3
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	b006      	add	sp, #24
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	46c0      	nop			@ (mov r8, r8)
 8007e60:	40021000 	.word	0x40021000
 8007e64:	efffffff 	.word	0xefffffff
 8007e68:	fffff3ff 	.word	0xfffff3ff
 8007e6c:	fffffcff 	.word	0xfffffcff
 8007e70:	ffffcfff 	.word	0xffffcfff
 8007e74:	fffcffff 	.word	0xfffcffff
 8007e78:	fff3ffff 	.word	0xfff3ffff
 8007e7c:	ffcfffff 	.word	0xffcfffff
 8007e80:	ff3fffff 	.word	0xff3fffff
 8007e84:	cfffffff 	.word	0xcfffffff
 8007e88:	f3ffffff 	.word	0xf3ffffff
 8007e8c:	feffffff 	.word	0xfeffffff

08007e90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007e90:	b590      	push	{r4, r7, lr}
 8007e92:	b089      	sub	sp, #36	@ 0x24
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	2380      	movs	r3, #128	@ 0x80
 8007ea0:	021b      	lsls	r3, r3, #8
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d154      	bne.n	8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007ea6:	4ad5      	ldr	r2, [pc, #852]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007ea8:	2390      	movs	r3, #144	@ 0x90
 8007eaa:	58d2      	ldr	r2, [r2, r3]
 8007eac:	23c0      	movs	r3, #192	@ 0xc0
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8007eb4:	697a      	ldr	r2, [r7, #20]
 8007eb6:	23c0      	movs	r3, #192	@ 0xc0
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d039      	beq.n	8007f32 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	23c0      	movs	r3, #192	@ 0xc0
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d901      	bls.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007ec8:	f000 fd1a 	bl	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	2380      	movs	r3, #128	@ 0x80
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d006      	beq.n	8007ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	2380      	movs	r3, #128	@ 0x80
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d00f      	beq.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 8007ee0:	f000 fd0e 	bl	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ee4:	4ac5      	ldr	r2, [pc, #788]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007ee6:	2390      	movs	r3, #144	@ 0x90
 8007ee8:	58d3      	ldr	r3, [r2, r3]
 8007eea:	2202      	movs	r2, #2
 8007eec:	4013      	ands	r3, r2
 8007eee:	2b02      	cmp	r3, #2
 8007ef0:	d001      	beq.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8007ef2:	f000 fd07 	bl	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 8007ef6:	2380      	movs	r3, #128	@ 0x80
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	61fb      	str	r3, [r7, #28]
        break;
 8007efc:	f000 fd02 	bl	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007f00:	4abe      	ldr	r2, [pc, #760]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007f02:	2394      	movs	r3, #148	@ 0x94
 8007f04:	58d3      	ldr	r3, [r2, r3]
 8007f06:	2202      	movs	r2, #2
 8007f08:	4013      	ands	r3, r2
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d001      	beq.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8007f0e:	f000 fcfb 	bl	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8007f12:	4aba      	ldr	r2, [pc, #744]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007f14:	2394      	movs	r3, #148	@ 0x94
 8007f16:	58d3      	ldr	r3, [r2, r3]
 8007f18:	2204      	movs	r2, #4
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	2b04      	cmp	r3, #4
 8007f1e:	d103      	bne.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 8007f20:	23fa      	movs	r3, #250	@ 0xfa
 8007f22:	61fb      	str	r3, [r7, #28]
        break;
 8007f24:	f000 fcf0 	bl	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8007f28:	23fa      	movs	r3, #250	@ 0xfa
 8007f2a:	01db      	lsls	r3, r3, #7
 8007f2c:	61fb      	str	r3, [r7, #28]
        break;
 8007f2e:	f000 fceb 	bl	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007f32:	4bb2      	ldr	r3, [pc, #712]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	2380      	movs	r3, #128	@ 0x80
 8007f38:	029b      	lsls	r3, r3, #10
 8007f3a:	401a      	ands	r2, r3
 8007f3c:	2380      	movs	r3, #128	@ 0x80
 8007f3e:	029b      	lsls	r3, r3, #10
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d001      	beq.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8007f44:	f000 fce2 	bl	800890c <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8007f48:	4bad      	ldr	r3, [pc, #692]	@ (8008200 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8007f4a:	61fb      	str	r3, [r7, #28]
        break;
 8007f4c:	f000 fcde 	bl	800890c <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	2380      	movs	r3, #128	@ 0x80
 8007f54:	029b      	lsls	r3, r3, #10
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d100      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8007f5a:	e11a      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	2380      	movs	r3, #128	@ 0x80
 8007f60:	029b      	lsls	r3, r3, #10
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d901      	bls.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8007f66:	f000 fcd3 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	2380      	movs	r3, #128	@ 0x80
 8007f6e:	025b      	lsls	r3, r3, #9
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d100      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8007f74:	e10d      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	2380      	movs	r3, #128	@ 0x80
 8007f7a:	025b      	lsls	r3, r3, #9
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d901      	bls.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007f80:	f000 fcc6 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	2380      	movs	r3, #128	@ 0x80
 8007f88:	01db      	lsls	r3, r3, #7
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d100      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007f8e:	e1eb      	b.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	2380      	movs	r3, #128	@ 0x80
 8007f94:	01db      	lsls	r3, r3, #7
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d901      	bls.n	8007f9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8007f9a:	f000 fcb9 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	2380      	movs	r3, #128	@ 0x80
 8007fa2:	019b      	lsls	r3, r3, #6
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d101      	bne.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8007fa8:	f000 fc50 	bl	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	2380      	movs	r3, #128	@ 0x80
 8007fb0:	019b      	lsls	r3, r3, #6
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d901      	bls.n	8007fba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007fb6:	f000 fcab 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	2380      	movs	r3, #128	@ 0x80
 8007fbe:	015b      	lsls	r3, r3, #5
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d101      	bne.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007fc4:	f000 fbe2 	bl	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	2380      	movs	r3, #128	@ 0x80
 8007fcc:	015b      	lsls	r3, r3, #5
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007fd2:	f000 fc9d 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	2380      	movs	r3, #128	@ 0x80
 8007fda:	011b      	lsls	r3, r3, #4
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d101      	bne.n	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8007fe0:	f000 fba9 	bl	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	2380      	movs	r3, #128	@ 0x80
 8007fe8:	011b      	lsls	r3, r3, #4
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d901      	bls.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8007fee:	f000 fc8f 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	2380      	movs	r3, #128	@ 0x80
 8007ff6:	00db      	lsls	r3, r3, #3
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d101      	bne.n	8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8007ffc:	f000 fb70 	bl	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	2380      	movs	r3, #128	@ 0x80
 8008004:	00db      	lsls	r3, r3, #3
 8008006:	429a      	cmp	r2, r3
 8008008:	d901      	bls.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800800a:	f000 fc81 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	2380      	movs	r3, #128	@ 0x80
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	429a      	cmp	r2, r3
 8008016:	d100      	bne.n	800801a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8008018:	e305      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	2380      	movs	r3, #128	@ 0x80
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	429a      	cmp	r2, r3
 8008022:	d901      	bls.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8008024:	f000 fc74 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	2380      	movs	r3, #128	@ 0x80
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	429a      	cmp	r2, r3
 8008030:	d100      	bne.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008032:	e29b      	b.n	800856c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	2380      	movs	r3, #128	@ 0x80
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	429a      	cmp	r2, r3
 800803c:	d901      	bls.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 800803e:	f000 fc67 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b80      	cmp	r3, #128	@ 0x80
 8008046:	d100      	bne.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8008048:	e22f      	b.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2b80      	cmp	r3, #128	@ 0x80
 800804e:	d901      	bls.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8008050:	f000 fc5e 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2b20      	cmp	r3, #32
 8008058:	d80f      	bhi.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8008060:	f000 fc56 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b20      	cmp	r3, #32
 8008068:	d901      	bls.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 800806a:	f000 fc51 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	009a      	lsls	r2, r3, #2
 8008072:	4b64      	ldr	r3, [pc, #400]	@ (8008204 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8008074:	18d3      	adds	r3, r2, r3
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	469f      	mov	pc, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b40      	cmp	r3, #64	@ 0x40
 800807e:	d100      	bne.n	8008082 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8008080:	e1df      	b.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 8008082:	f000 fc45 	bl	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008086:	4a5d      	ldr	r2, [pc, #372]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008088:	2388      	movs	r3, #136	@ 0x88
 800808a:	58d3      	ldr	r3, [r2, r3]
 800808c:	2203      	movs	r2, #3
 800808e:	4013      	ands	r3, r2
 8008090:	617b      	str	r3, [r7, #20]
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	2b03      	cmp	r3, #3
 8008096:	d025      	beq.n	80080e4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2b03      	cmp	r3, #3
 800809c:	d82d      	bhi.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d013      	beq.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d827      	bhi.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d003      	beq.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d005      	beq.n	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 80080b6:	e020      	b.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 80080b8:	f7ff fc40 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 80080bc:	0003      	movs	r3, r0
 80080be:	61fb      	str	r3, [r7, #28]
            break;
 80080c0:	e022      	b.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 80080c2:	f7ff fb95 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 80080c6:	0003      	movs	r3, r0
 80080c8:	61fb      	str	r3, [r7, #28]
            break;
 80080ca:	e01d      	b.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80080cc:	4b4b      	ldr	r3, [pc, #300]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	2380      	movs	r3, #128	@ 0x80
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	401a      	ands	r2, r3
 80080d6:	2380      	movs	r3, #128	@ 0x80
 80080d8:	00db      	lsls	r3, r3, #3
 80080da:	429a      	cmp	r2, r3
 80080dc:	d110      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 80080de:	4b4a      	ldr	r3, [pc, #296]	@ (8008208 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80080e0:	61fb      	str	r3, [r7, #28]
            break;
 80080e2:	e00d      	b.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80080e4:	4a45      	ldr	r2, [pc, #276]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80080e6:	2390      	movs	r3, #144	@ 0x90
 80080e8:	58d3      	ldr	r3, [r2, r3]
 80080ea:	2202      	movs	r2, #2
 80080ec:	4013      	ands	r3, r2
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d109      	bne.n	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 80080f2:	2380      	movs	r3, #128	@ 0x80
 80080f4:	021b      	lsls	r3, r3, #8
 80080f6:	61fb      	str	r3, [r7, #28]
            break;
 80080f8:	e005      	b.n	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 80080fa:	46c0      	nop			@ (mov r8, r8)
 80080fc:	f000 fc09 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008100:	46c0      	nop			@ (mov r8, r8)
 8008102:	f000 fc06 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008106:	46c0      	nop			@ (mov r8, r8)
        break;
 8008108:	f000 fc03 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800810c:	4a3b      	ldr	r2, [pc, #236]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800810e:	2388      	movs	r3, #136	@ 0x88
 8008110:	58d3      	ldr	r3, [r2, r3]
 8008112:	220c      	movs	r2, #12
 8008114:	4013      	ands	r3, r2
 8008116:	617b      	str	r3, [r7, #20]
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b0c      	cmp	r3, #12
 800811c:	d025      	beq.n	800816a <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b0c      	cmp	r3, #12
 8008122:	d82d      	bhi.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	2b08      	cmp	r3, #8
 8008128:	d013      	beq.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	2b08      	cmp	r3, #8
 800812e:	d827      	bhi.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d003      	beq.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	2b04      	cmp	r3, #4
 800813a:	d005      	beq.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 800813c:	e020      	b.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 800813e:	f7ff fbfd 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008142:	0003      	movs	r3, r0
 8008144:	61fb      	str	r3, [r7, #28]
            break;
 8008146:	e022      	b.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 8008148:	f7ff fb52 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 800814c:	0003      	movs	r3, r0
 800814e:	61fb      	str	r3, [r7, #28]
            break;
 8008150:	e01d      	b.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008152:	4b2a      	ldr	r3, [pc, #168]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	2380      	movs	r3, #128	@ 0x80
 8008158:	00db      	lsls	r3, r3, #3
 800815a:	401a      	ands	r2, r3
 800815c:	2380      	movs	r3, #128	@ 0x80
 800815e:	00db      	lsls	r3, r3, #3
 8008160:	429a      	cmp	r2, r3
 8008162:	d110      	bne.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 8008164:	4b28      	ldr	r3, [pc, #160]	@ (8008208 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8008166:	61fb      	str	r3, [r7, #28]
            break;
 8008168:	e00d      	b.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800816a:	4a24      	ldr	r2, [pc, #144]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800816c:	2390      	movs	r3, #144	@ 0x90
 800816e:	58d3      	ldr	r3, [r2, r3]
 8008170:	2202      	movs	r2, #2
 8008172:	4013      	ands	r3, r2
 8008174:	2b02      	cmp	r3, #2
 8008176:	d109      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8008178:	2380      	movs	r3, #128	@ 0x80
 800817a:	021b      	lsls	r3, r3, #8
 800817c:	61fb      	str	r3, [r7, #28]
            break;
 800817e:	e005      	b.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 8008180:	46c0      	nop			@ (mov r8, r8)
 8008182:	f000 fbc6 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008186:	46c0      	nop			@ (mov r8, r8)
 8008188:	f000 fbc3 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800818c:	46c0      	nop			@ (mov r8, r8)
        break;
 800818e:	f000 fbc0 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 8008192:	f7ff fbd3 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008196:	0003      	movs	r3, r0
 8008198:	61fb      	str	r3, [r7, #28]
        break;
 800819a:	f000 fbba 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800819e:	4a17      	ldr	r2, [pc, #92]	@ (80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80081a0:	2388      	movs	r3, #136	@ 0x88
 80081a2:	58d2      	ldr	r2, [r2, r3]
 80081a4:	23c0      	movs	r3, #192	@ 0xc0
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	4013      	ands	r3, r2
 80081aa:	617b      	str	r3, [r7, #20]
 80081ac:	697a      	ldr	r2, [r7, #20]
 80081ae:	23c0      	movs	r3, #192	@ 0xc0
 80081b0:	011b      	lsls	r3, r3, #4
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d036      	beq.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	23c0      	movs	r3, #192	@ 0xc0
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	429a      	cmp	r2, r3
 80081be:	d83c      	bhi.n	800823a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80081c0:	697a      	ldr	r2, [r7, #20]
 80081c2:	2380      	movs	r3, #128	@ 0x80
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d020      	beq.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80081ca:	697a      	ldr	r2, [r7, #20]
 80081cc:	2380      	movs	r3, #128	@ 0x80
 80081ce:	011b      	lsls	r3, r3, #4
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d832      	bhi.n	800823a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d005      	beq.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 80081da:	697a      	ldr	r2, [r7, #20]
 80081dc:	2380      	movs	r3, #128	@ 0x80
 80081de:	00db      	lsls	r3, r3, #3
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d005      	beq.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 80081e4:	e029      	b.n	800823a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 80081e6:	f7ff fba9 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 80081ea:	0003      	movs	r3, r0
 80081ec:	61fb      	str	r3, [r7, #28]
            break;
 80081ee:	e02b      	b.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 80081f0:	f7ff fafe 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 80081f4:	0003      	movs	r3, r0
 80081f6:	61fb      	str	r3, [r7, #28]
            break;
 80081f8:	e026      	b.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80081fa:	46c0      	nop			@ (mov r8, r8)
 80081fc:	40021000 	.word	0x40021000
 8008200:	0001e848 	.word	0x0001e848
 8008204:	0800e138 	.word	0x0800e138
 8008208:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800820c:	4bbb      	ldr	r3, [pc, #748]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	2380      	movs	r3, #128	@ 0x80
 8008212:	00db      	lsls	r3, r3, #3
 8008214:	401a      	ands	r2, r3
 8008216:	2380      	movs	r3, #128	@ 0x80
 8008218:	00db      	lsls	r3, r3, #3
 800821a:	429a      	cmp	r2, r3
 800821c:	d110      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 800821e:	4bb8      	ldr	r3, [pc, #736]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008220:	61fb      	str	r3, [r7, #28]
            break;
 8008222:	e00d      	b.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008224:	4ab5      	ldr	r2, [pc, #724]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008226:	2390      	movs	r3, #144	@ 0x90
 8008228:	58d3      	ldr	r3, [r2, r3]
 800822a:	2202      	movs	r2, #2
 800822c:	4013      	ands	r3, r2
 800822e:	2b02      	cmp	r3, #2
 8008230:	d109      	bne.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 8008232:	2380      	movs	r3, #128	@ 0x80
 8008234:	021b      	lsls	r3, r3, #8
 8008236:	61fb      	str	r3, [r7, #28]
            break;
 8008238:	e005      	b.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 800823a:	46c0      	nop			@ (mov r8, r8)
 800823c:	f000 fb69 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008240:	46c0      	nop			@ (mov r8, r8)
 8008242:	f000 fb66 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008246:	46c0      	nop			@ (mov r8, r8)
        break;
 8008248:	f000 fb63 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 800824c:	4aab      	ldr	r2, [pc, #684]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800824e:	2388      	movs	r3, #136	@ 0x88
 8008250:	58d2      	ldr	r2, [r2, r3]
 8008252:	23c0      	movs	r3, #192	@ 0xc0
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4013      	ands	r3, r2
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	23c0      	movs	r3, #192	@ 0xc0
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	429a      	cmp	r2, r3
 8008262:	d02d      	beq.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	23c0      	movs	r3, #192	@ 0xc0
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	429a      	cmp	r2, r3
 800826c:	d833      	bhi.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800826e:	697a      	ldr	r2, [r7, #20]
 8008270:	2380      	movs	r3, #128	@ 0x80
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	429a      	cmp	r2, r3
 8008276:	d017      	beq.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	2380      	movs	r3, #128	@ 0x80
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	429a      	cmp	r2, r3
 8008280:	d829      	bhi.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d005      	beq.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8008288:	697a      	ldr	r2, [r7, #20]
 800828a:	2380      	movs	r3, #128	@ 0x80
 800828c:	005b      	lsls	r3, r3, #1
 800828e:	429a      	cmp	r2, r3
 8008290:	d005      	beq.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 8008292:	e020      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008294:	f7ff fb52 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008298:	0003      	movs	r3, r0
 800829a:	61fb      	str	r3, [r7, #28]
            break;
 800829c:	e022      	b.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 800829e:	f7ff faa7 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 80082a2:	0003      	movs	r3, r0
 80082a4:	61fb      	str	r3, [r7, #28]
            break;
 80082a6:	e01d      	b.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80082a8:	4b94      	ldr	r3, [pc, #592]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	2380      	movs	r3, #128	@ 0x80
 80082ae:	00db      	lsls	r3, r3, #3
 80082b0:	401a      	ands	r2, r3
 80082b2:	2380      	movs	r3, #128	@ 0x80
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d110      	bne.n	80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 80082ba:	4b91      	ldr	r3, [pc, #580]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80082bc:	61fb      	str	r3, [r7, #28]
            break;
 80082be:	e00d      	b.n	80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082c0:	4a8e      	ldr	r2, [pc, #568]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80082c2:	2390      	movs	r3, #144	@ 0x90
 80082c4:	58d3      	ldr	r3, [r2, r3]
 80082c6:	2202      	movs	r2, #2
 80082c8:	4013      	ands	r3, r2
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d109      	bne.n	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 80082ce:	2380      	movs	r3, #128	@ 0x80
 80082d0:	021b      	lsls	r3, r3, #8
 80082d2:	61fb      	str	r3, [r7, #28]
            break;
 80082d4:	e005      	b.n	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 80082d6:	46c0      	nop			@ (mov r8, r8)
 80082d8:	f000 fb1b 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80082dc:	46c0      	nop			@ (mov r8, r8)
 80082de:	f000 fb18 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80082e2:	46c0      	nop			@ (mov r8, r8)
        break;
 80082e4:	f000 fb15 	bl	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 80082e8:	4a84      	ldr	r2, [pc, #528]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80082ea:	2388      	movs	r3, #136	@ 0x88
 80082ec:	58d3      	ldr	r3, [r2, r3]
 80082ee:	22c0      	movs	r2, #192	@ 0xc0
 80082f0:	4013      	ands	r3, r2
 80082f2:	617b      	str	r3, [r7, #20]
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80082f8:	d025      	beq.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80082fe:	d82d      	bhi.n	800835c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2b80      	cmp	r3, #128	@ 0x80
 8008304:	d013      	beq.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	2b80      	cmp	r3, #128	@ 0x80
 800830a:	d827      	bhi.n	800835c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	2b40      	cmp	r3, #64	@ 0x40
 8008316:	d005      	beq.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8008318:	e020      	b.n	800835c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 800831a:	f7ff fb0f 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 800831e:	0003      	movs	r3, r0
 8008320:	61fb      	str	r3, [r7, #28]
            break;
 8008322:	e020      	b.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 8008324:	f7ff fa64 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 8008328:	0003      	movs	r3, r0
 800832a:	61fb      	str	r3, [r7, #28]
            break;
 800832c:	e01b      	b.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800832e:	4b73      	ldr	r3, [pc, #460]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	2380      	movs	r3, #128	@ 0x80
 8008334:	00db      	lsls	r3, r3, #3
 8008336:	401a      	ands	r2, r3
 8008338:	2380      	movs	r3, #128	@ 0x80
 800833a:	00db      	lsls	r3, r3, #3
 800833c:	429a      	cmp	r2, r3
 800833e:	d10f      	bne.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 8008340:	4b6f      	ldr	r3, [pc, #444]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008342:	61fb      	str	r3, [r7, #28]
            break;
 8008344:	e00c      	b.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008346:	4a6d      	ldr	r2, [pc, #436]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008348:	2390      	movs	r3, #144	@ 0x90
 800834a:	58d3      	ldr	r3, [r2, r3]
 800834c:	2202      	movs	r2, #2
 800834e:	4013      	ands	r3, r2
 8008350:	2b02      	cmp	r3, #2
 8008352:	d107      	bne.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 8008354:	2380      	movs	r3, #128	@ 0x80
 8008356:	021b      	lsls	r3, r3, #8
 8008358:	61fb      	str	r3, [r7, #28]
            break;
 800835a:	e003      	b.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 800835c:	46c0      	nop			@ (mov r8, r8)
 800835e:	e2d8      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008360:	46c0      	nop			@ (mov r8, r8)
 8008362:	e2d6      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008364:	46c0      	nop			@ (mov r8, r8)
        break;
 8008366:	e2d4      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008368:	4a64      	ldr	r2, [pc, #400]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800836a:	2388      	movs	r3, #136	@ 0x88
 800836c:	58d2      	ldr	r2, [r2, r3]
 800836e:	23c0      	movs	r3, #192	@ 0xc0
 8008370:	059b      	lsls	r3, r3, #22
 8008372:	4013      	ands	r3, r2
 8008374:	617b      	str	r3, [r7, #20]
 8008376:	697a      	ldr	r2, [r7, #20]
 8008378:	2380      	movs	r3, #128	@ 0x80
 800837a:	059b      	lsls	r3, r3, #22
 800837c:	429a      	cmp	r2, r3
 800837e:	d012      	beq.n	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	2380      	movs	r3, #128	@ 0x80
 8008384:	059b      	lsls	r3, r3, #22
 8008386:	429a      	cmp	r2, r3
 8008388:	d825      	bhi.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d005      	beq.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 8008390:	697a      	ldr	r2, [r7, #20]
 8008392:	2380      	movs	r3, #128	@ 0x80
 8008394:	055b      	lsls	r3, r3, #21
 8008396:	429a      	cmp	r2, r3
 8008398:	d014      	beq.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 800839a:	e01c      	b.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 800839c:	f7ff fa28 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 80083a0:	0003      	movs	r3, r0
 80083a2:	61fb      	str	r3, [r7, #28]
            break;
 80083a4:	e018      	b.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80083a6:	4b55      	ldr	r3, [pc, #340]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	2380      	movs	r3, #128	@ 0x80
 80083ac:	00db      	lsls	r3, r3, #3
 80083ae:	401a      	ands	r2, r3
 80083b0:	2380      	movs	r3, #128	@ 0x80
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d102      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 80083b8:	4b51      	ldr	r3, [pc, #324]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80083ba:	61fb      	str	r3, [r7, #28]
            break;
 80083bc:	e00c      	b.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 80083be:	2300      	movs	r3, #0
 80083c0:	61fb      	str	r3, [r7, #28]
            break;
 80083c2:	e009      	b.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80083c4:	2408      	movs	r4, #8
 80083c6:	193b      	adds	r3, r7, r4
 80083c8:	0018      	movs	r0, r3
 80083ca:	f000 faad 	bl	8008928 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 80083ce:	193b      	adds	r3, r7, r4
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	61fb      	str	r3, [r7, #28]
            break;
 80083d4:	e000      	b.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 80083d6:	46c0      	nop			@ (mov r8, r8)
        break;
 80083d8:	e29b      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80083da:	4a48      	ldr	r2, [pc, #288]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80083dc:	2388      	movs	r3, #136	@ 0x88
 80083de:	58d2      	ldr	r2, [r2, r3]
 80083e0:	23c0      	movs	r3, #192	@ 0xc0
 80083e2:	019b      	lsls	r3, r3, #6
 80083e4:	4013      	ands	r3, r2
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	2380      	movs	r3, #128	@ 0x80
 80083ec:	019b      	lsls	r3, r3, #6
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d017      	beq.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	2380      	movs	r3, #128	@ 0x80
 80083f6:	019b      	lsls	r3, r3, #6
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d81e      	bhi.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d005      	beq.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	2380      	movs	r3, #128	@ 0x80
 8008406:	015b      	lsls	r3, r3, #5
 8008408:	429a      	cmp	r2, r3
 800840a:	d005      	beq.n	8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 800840c:	e015      	b.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 800840e:	f7ff fa95 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008412:	0003      	movs	r3, r0
 8008414:	61fb      	str	r3, [r7, #28]
            break;
 8008416:	e013      	b.n	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8008418:	f7ff f9ea 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 800841c:	0003      	movs	r3, r0
 800841e:	61fb      	str	r3, [r7, #28]
            break;
 8008420:	e00e      	b.n	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008422:	4b36      	ldr	r3, [pc, #216]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	2380      	movs	r3, #128	@ 0x80
 8008428:	00db      	lsls	r3, r3, #3
 800842a:	401a      	ands	r2, r3
 800842c:	2380      	movs	r3, #128	@ 0x80
 800842e:	00db      	lsls	r3, r3, #3
 8008430:	429a      	cmp	r2, r3
 8008432:	d104      	bne.n	800843e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 8008434:	4b32      	ldr	r3, [pc, #200]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008436:	61fb      	str	r3, [r7, #28]
            break;
 8008438:	e001      	b.n	800843e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 800843a:	46c0      	nop			@ (mov r8, r8)
 800843c:	e269      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800843e:	46c0      	nop			@ (mov r8, r8)
        break;
 8008440:	e267      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008442:	4a2e      	ldr	r2, [pc, #184]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008444:	2388      	movs	r3, #136	@ 0x88
 8008446:	58d2      	ldr	r2, [r2, r3]
 8008448:	23c0      	movs	r3, #192	@ 0xc0
 800844a:	029b      	lsls	r3, r3, #10
 800844c:	4013      	ands	r3, r2
 800844e:	617b      	str	r3, [r7, #20]
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	2380      	movs	r3, #128	@ 0x80
 8008454:	029b      	lsls	r3, r3, #10
 8008456:	429a      	cmp	r2, r3
 8008458:	d017      	beq.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	2380      	movs	r3, #128	@ 0x80
 800845e:	029b      	lsls	r3, r3, #10
 8008460:	429a      	cmp	r2, r3
 8008462:	d81e      	bhi.n	80084a2 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d005      	beq.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	2380      	movs	r3, #128	@ 0x80
 800846e:	025b      	lsls	r3, r3, #9
 8008470:	429a      	cmp	r2, r3
 8008472:	d005      	beq.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 8008474:	e015      	b.n	80084a2 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008476:	f7ff fa61 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 800847a:	0003      	movs	r3, r0
 800847c:	61fb      	str	r3, [r7, #28]
            break;
 800847e:	e013      	b.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 8008480:	f7ff f9b6 	bl	80077f0 <HAL_RCC_GetSysClockFreq>
 8008484:	0003      	movs	r3, r0
 8008486:	61fb      	str	r3, [r7, #28]
            break;
 8008488:	e00e      	b.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800848a:	4b1c      	ldr	r3, [pc, #112]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	2380      	movs	r3, #128	@ 0x80
 8008490:	00db      	lsls	r3, r3, #3
 8008492:	401a      	ands	r2, r3
 8008494:	2380      	movs	r3, #128	@ 0x80
 8008496:	00db      	lsls	r3, r3, #3
 8008498:	429a      	cmp	r2, r3
 800849a:	d104      	bne.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 800849c:	4b18      	ldr	r3, [pc, #96]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800849e:	61fb      	str	r3, [r7, #28]
            break;
 80084a0:	e001      	b.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 80084a2:	46c0      	nop			@ (mov r8, r8)
 80084a4:	e235      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80084a6:	46c0      	nop			@ (mov r8, r8)
        break;
 80084a8:	e233      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80084aa:	4a14      	ldr	r2, [pc, #80]	@ (80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80084ac:	2388      	movs	r3, #136	@ 0x88
 80084ae:	58d2      	ldr	r2, [r2, r3]
 80084b0:	23c0      	movs	r3, #192	@ 0xc0
 80084b2:	031b      	lsls	r3, r3, #12
 80084b4:	4013      	ands	r3, r2
 80084b6:	617b      	str	r3, [r7, #20]
 80084b8:	697a      	ldr	r2, [r7, #20]
 80084ba:	23c0      	movs	r3, #192	@ 0xc0
 80084bc:	031b      	lsls	r3, r3, #12
 80084be:	429a      	cmp	r2, r3
 80084c0:	d041      	beq.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	23c0      	movs	r3, #192	@ 0xc0
 80084c6:	031b      	lsls	r3, r3, #12
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d847      	bhi.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	2380      	movs	r3, #128	@ 0x80
 80084d0:	031b      	lsls	r3, r3, #12
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d02b      	beq.n	800852e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	2380      	movs	r3, #128	@ 0x80
 80084da:	031b      	lsls	r3, r3, #12
 80084dc:	429a      	cmp	r2, r3
 80084de:	d83d      	bhi.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d005      	beq.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	2380      	movs	r3, #128	@ 0x80
 80084ea:	02db      	lsls	r3, r3, #11
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d009      	beq.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 80084f0:	e034      	b.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 80084f2:	f7ff fa23 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 80084f6:	0003      	movs	r3, r0
 80084f8:	61fb      	str	r3, [r7, #28]
            break;
 80084fa:	e036      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80084fc:	40021000 	.word	0x40021000
 8008500:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008504:	4abd      	ldr	r2, [pc, #756]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008506:	2394      	movs	r3, #148	@ 0x94
 8008508:	58d3      	ldr	r3, [r2, r3]
 800850a:	2202      	movs	r2, #2
 800850c:	4013      	ands	r3, r2
 800850e:	2b02      	cmp	r3, #2
 8008510:	d126      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8008512:	4aba      	ldr	r2, [pc, #744]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008514:	2394      	movs	r3, #148	@ 0x94
 8008516:	58d3      	ldr	r3, [r2, r3]
 8008518:	2204      	movs	r2, #4
 800851a:	4013      	ands	r3, r2
 800851c:	2b04      	cmp	r3, #4
 800851e:	d102      	bne.n	8008526 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 8008520:	23fa      	movs	r3, #250	@ 0xfa
 8008522:	61fb      	str	r3, [r7, #28]
            break;
 8008524:	e01c      	b.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 8008526:	23fa      	movs	r3, #250	@ 0xfa
 8008528:	01db      	lsls	r3, r3, #7
 800852a:	61fb      	str	r3, [r7, #28]
            break;
 800852c:	e018      	b.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800852e:	4bb3      	ldr	r3, [pc, #716]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	2380      	movs	r3, #128	@ 0x80
 8008534:	00db      	lsls	r3, r3, #3
 8008536:	401a      	ands	r2, r3
 8008538:	2380      	movs	r3, #128	@ 0x80
 800853a:	00db      	lsls	r3, r3, #3
 800853c:	429a      	cmp	r2, r3
 800853e:	d111      	bne.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 8008540:	4baf      	ldr	r3, [pc, #700]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8008542:	61fb      	str	r3, [r7, #28]
            break;
 8008544:	e00e      	b.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008546:	4aad      	ldr	r2, [pc, #692]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008548:	2390      	movs	r3, #144	@ 0x90
 800854a:	58d3      	ldr	r3, [r2, r3]
 800854c:	2202      	movs	r2, #2
 800854e:	4013      	ands	r3, r2
 8008550:	2b02      	cmp	r3, #2
 8008552:	d109      	bne.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 8008554:	2380      	movs	r3, #128	@ 0x80
 8008556:	021b      	lsls	r3, r3, #8
 8008558:	61fb      	str	r3, [r7, #28]
            break;
 800855a:	e005      	b.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 800855c:	46c0      	nop			@ (mov r8, r8)
 800855e:	e1d8      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008560:	46c0      	nop			@ (mov r8, r8)
 8008562:	e1d6      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008564:	46c0      	nop			@ (mov r8, r8)
 8008566:	e1d4      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008568:	46c0      	nop			@ (mov r8, r8)
        break;
 800856a:	e1d2      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800856c:	4aa3      	ldr	r2, [pc, #652]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800856e:	2388      	movs	r3, #136	@ 0x88
 8008570:	58d2      	ldr	r2, [r2, r3]
 8008572:	23c0      	movs	r3, #192	@ 0xc0
 8008574:	039b      	lsls	r3, r3, #14
 8008576:	4013      	ands	r3, r2
 8008578:	617b      	str	r3, [r7, #20]
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	23c0      	movs	r3, #192	@ 0xc0
 800857e:	039b      	lsls	r3, r3, #14
 8008580:	429a      	cmp	r2, r3
 8008582:	d03d      	beq.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	23c0      	movs	r3, #192	@ 0xc0
 8008588:	039b      	lsls	r3, r3, #14
 800858a:	429a      	cmp	r2, r3
 800858c:	d843      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	2380      	movs	r3, #128	@ 0x80
 8008592:	039b      	lsls	r3, r3, #14
 8008594:	429a      	cmp	r2, r3
 8008596:	d027      	beq.n	80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	2380      	movs	r3, #128	@ 0x80
 800859c:	039b      	lsls	r3, r3, #14
 800859e:	429a      	cmp	r2, r3
 80085a0:	d839      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d005      	beq.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	2380      	movs	r3, #128	@ 0x80
 80085ac:	035b      	lsls	r3, r3, #13
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d005      	beq.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 80085b2:	e030      	b.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 80085b4:	f7ff f9c2 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 80085b8:	0003      	movs	r3, r0
 80085ba:	61fb      	str	r3, [r7, #28]
            break;
 80085bc:	e032      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80085be:	4a8f      	ldr	r2, [pc, #572]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085c0:	2394      	movs	r3, #148	@ 0x94
 80085c2:	58d3      	ldr	r3, [r2, r3]
 80085c4:	2202      	movs	r2, #2
 80085c6:	4013      	ands	r3, r2
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d126      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80085cc:	4a8b      	ldr	r2, [pc, #556]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085ce:	2394      	movs	r3, #148	@ 0x94
 80085d0:	58d3      	ldr	r3, [r2, r3]
 80085d2:	2204      	movs	r2, #4
 80085d4:	4013      	ands	r3, r2
 80085d6:	2b04      	cmp	r3, #4
 80085d8:	d102      	bne.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 80085da:	23fa      	movs	r3, #250	@ 0xfa
 80085dc:	61fb      	str	r3, [r7, #28]
            break;
 80085de:	e01c      	b.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 80085e0:	23fa      	movs	r3, #250	@ 0xfa
 80085e2:	01db      	lsls	r3, r3, #7
 80085e4:	61fb      	str	r3, [r7, #28]
            break;
 80085e6:	e018      	b.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085e8:	4b84      	ldr	r3, [pc, #528]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	2380      	movs	r3, #128	@ 0x80
 80085ee:	00db      	lsls	r3, r3, #3
 80085f0:	401a      	ands	r2, r3
 80085f2:	2380      	movs	r3, #128	@ 0x80
 80085f4:	00db      	lsls	r3, r3, #3
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d111      	bne.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 80085fa:	4b81      	ldr	r3, [pc, #516]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80085fc:	61fb      	str	r3, [r7, #28]
            break;
 80085fe:	e00e      	b.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008600:	4a7e      	ldr	r2, [pc, #504]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008602:	2390      	movs	r3, #144	@ 0x90
 8008604:	58d3      	ldr	r3, [r2, r3]
 8008606:	2202      	movs	r2, #2
 8008608:	4013      	ands	r3, r2
 800860a:	2b02      	cmp	r3, #2
 800860c:	d109      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 800860e:	2380      	movs	r3, #128	@ 0x80
 8008610:	021b      	lsls	r3, r3, #8
 8008612:	61fb      	str	r3, [r7, #28]
            break;
 8008614:	e005      	b.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8008616:	46c0      	nop			@ (mov r8, r8)
 8008618:	e17b      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800861a:	46c0      	nop			@ (mov r8, r8)
 800861c:	e179      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800861e:	46c0      	nop			@ (mov r8, r8)
 8008620:	e177      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008622:	46c0      	nop			@ (mov r8, r8)
        break;
 8008624:	e175      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008626:	4a75      	ldr	r2, [pc, #468]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008628:	2388      	movs	r3, #136	@ 0x88
 800862a:	58d2      	ldr	r2, [r2, r3]
 800862c:	23c0      	movs	r3, #192	@ 0xc0
 800862e:	041b      	lsls	r3, r3, #16
 8008630:	4013      	ands	r3, r2
 8008632:	617b      	str	r3, [r7, #20]
 8008634:	697a      	ldr	r2, [r7, #20]
 8008636:	23c0      	movs	r3, #192	@ 0xc0
 8008638:	041b      	lsls	r3, r3, #16
 800863a:	429a      	cmp	r2, r3
 800863c:	d03d      	beq.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	23c0      	movs	r3, #192	@ 0xc0
 8008642:	041b      	lsls	r3, r3, #16
 8008644:	429a      	cmp	r2, r3
 8008646:	d843      	bhi.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	2380      	movs	r3, #128	@ 0x80
 800864c:	041b      	lsls	r3, r3, #16
 800864e:	429a      	cmp	r2, r3
 8008650:	d027      	beq.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	2380      	movs	r3, #128	@ 0x80
 8008656:	041b      	lsls	r3, r3, #16
 8008658:	429a      	cmp	r2, r3
 800865a:	d839      	bhi.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d005      	beq.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8008662:	697a      	ldr	r2, [r7, #20]
 8008664:	2380      	movs	r3, #128	@ 0x80
 8008666:	03db      	lsls	r3, r3, #15
 8008668:	429a      	cmp	r2, r3
 800866a:	d005      	beq.n	8008678 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 800866c:	e030      	b.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 800866e:	f7ff f965 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008672:	0003      	movs	r3, r0
 8008674:	61fb      	str	r3, [r7, #28]
            break;
 8008676:	e032      	b.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008678:	4a60      	ldr	r2, [pc, #384]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800867a:	2394      	movs	r3, #148	@ 0x94
 800867c:	58d3      	ldr	r3, [r2, r3]
 800867e:	2202      	movs	r2, #2
 8008680:	4013      	ands	r3, r2
 8008682:	2b02      	cmp	r3, #2
 8008684:	d126      	bne.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8008686:	4a5d      	ldr	r2, [pc, #372]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008688:	2394      	movs	r3, #148	@ 0x94
 800868a:	58d3      	ldr	r3, [r2, r3]
 800868c:	2204      	movs	r2, #4
 800868e:	4013      	ands	r3, r2
 8008690:	2b04      	cmp	r3, #4
 8008692:	d102      	bne.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 8008694:	23fa      	movs	r3, #250	@ 0xfa
 8008696:	61fb      	str	r3, [r7, #28]
            break;
 8008698:	e01c      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 800869a:	23fa      	movs	r3, #250	@ 0xfa
 800869c:	01db      	lsls	r3, r3, #7
 800869e:	61fb      	str	r3, [r7, #28]
            break;
 80086a0:	e018      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086a2:	4b56      	ldr	r3, [pc, #344]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	2380      	movs	r3, #128	@ 0x80
 80086a8:	00db      	lsls	r3, r3, #3
 80086aa:	401a      	ands	r2, r3
 80086ac:	2380      	movs	r3, #128	@ 0x80
 80086ae:	00db      	lsls	r3, r3, #3
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d111      	bne.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 80086b4:	4b52      	ldr	r3, [pc, #328]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80086b6:	61fb      	str	r3, [r7, #28]
            break;
 80086b8:	e00e      	b.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086ba:	4a50      	ldr	r2, [pc, #320]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086bc:	2390      	movs	r3, #144	@ 0x90
 80086be:	58d3      	ldr	r3, [r2, r3]
 80086c0:	2202      	movs	r2, #2
 80086c2:	4013      	ands	r3, r2
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d109      	bne.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 80086c8:	2380      	movs	r3, #128	@ 0x80
 80086ca:	021b      	lsls	r3, r3, #8
 80086cc:	61fb      	str	r3, [r7, #28]
            break;
 80086ce:	e005      	b.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 80086d0:	46c0      	nop			@ (mov r8, r8)
 80086d2:	e11e      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086d4:	46c0      	nop			@ (mov r8, r8)
 80086d6:	e11c      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086d8:	46c0      	nop			@ (mov r8, r8)
 80086da:	e11a      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086dc:	46c0      	nop			@ (mov r8, r8)
        break;
 80086de:	e118      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 80086e0:	4a46      	ldr	r2, [pc, #280]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086e2:	2388      	movs	r3, #136	@ 0x88
 80086e4:	58d2      	ldr	r2, [r2, r3]
 80086e6:	2380      	movs	r3, #128	@ 0x80
 80086e8:	045b      	lsls	r3, r3, #17
 80086ea:	4013      	ands	r3, r2
 80086ec:	617b      	str	r3, [r7, #20]
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d005      	beq.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	2380      	movs	r3, #128	@ 0x80
 80086f8:	045b      	lsls	r3, r3, #17
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d011      	beq.n	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 80086fe:	e019      	b.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8008700:	4b3e      	ldr	r3, [pc, #248]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	23e0      	movs	r3, #224	@ 0xe0
 8008706:	01db      	lsls	r3, r3, #7
 8008708:	4013      	ands	r3, r2
 800870a:	d104      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 800870c:	f7ff f916 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008710:	0003      	movs	r3, r0
 8008712:	61fb      	str	r3, [r7, #28]
            break;
 8008714:	e00e      	b.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8008716:	f7ff f911 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 800871a:	0003      	movs	r3, r0
 800871c:	005b      	lsls	r3, r3, #1
 800871e:	61fb      	str	r3, [r7, #28]
            break;
 8008720:	e008      	b.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008722:	2408      	movs	r4, #8
 8008724:	193b      	adds	r3, r7, r4
 8008726:	0018      	movs	r0, r3
 8008728:	f000 f8fe 	bl	8008928 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 800872c:	193b      	adds	r3, r7, r4
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	61fb      	str	r3, [r7, #28]
            break;
 8008732:	46c0      	nop			@ (mov r8, r8)
        break;
 8008734:	e0ed      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8008736:	4a31      	ldr	r2, [pc, #196]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008738:	2388      	movs	r3, #136	@ 0x88
 800873a:	58d2      	ldr	r2, [r2, r3]
 800873c:	2380      	movs	r3, #128	@ 0x80
 800873e:	049b      	lsls	r3, r3, #18
 8008740:	4013      	ands	r3, r2
 8008742:	617b      	str	r3, [r7, #20]
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d005      	beq.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800874a:	697a      	ldr	r2, [r7, #20]
 800874c:	2380      	movs	r3, #128	@ 0x80
 800874e:	049b      	lsls	r3, r3, #18
 8008750:	429a      	cmp	r2, r3
 8008752:	d011      	beq.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 8008754:	e019      	b.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8008756:	4b29      	ldr	r3, [pc, #164]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	23e0      	movs	r3, #224	@ 0xe0
 800875c:	01db      	lsls	r3, r3, #7
 800875e:	4013      	ands	r3, r2
 8008760:	d104      	bne.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 8008762:	f7ff f8eb 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008766:	0003      	movs	r3, r0
 8008768:	61fb      	str	r3, [r7, #28]
            break;
 800876a:	e00e      	b.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 800876c:	f7ff f8e6 	bl	800793c <HAL_RCC_GetPCLK1Freq>
 8008770:	0003      	movs	r3, r0
 8008772:	005b      	lsls	r3, r3, #1
 8008774:	61fb      	str	r3, [r7, #28]
            break;
 8008776:	e008      	b.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008778:	2408      	movs	r4, #8
 800877a:	193b      	adds	r3, r7, r4
 800877c:	0018      	movs	r0, r3
 800877e:	f000 f8d3 	bl	8008928 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008782:	193b      	adds	r3, r7, r4
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	61fb      	str	r3, [r7, #28]
            break;
 8008788:	46c0      	nop			@ (mov r8, r8)
        break;
 800878a:	e0c2      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800878c:	4a1b      	ldr	r2, [pc, #108]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800878e:	2388      	movs	r3, #136	@ 0x88
 8008790:	58d2      	ldr	r2, [r2, r3]
 8008792:	23c0      	movs	r3, #192	@ 0xc0
 8008794:	051b      	lsls	r3, r3, #20
 8008796:	4013      	ands	r3, r2
 8008798:	617b      	str	r3, [r7, #20]
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	23c0      	movs	r3, #192	@ 0xc0
 800879e:	051b      	lsls	r3, r3, #20
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d017      	beq.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 80087a4:	697a      	ldr	r2, [r7, #20]
 80087a6:	23c0      	movs	r3, #192	@ 0xc0
 80087a8:	051b      	lsls	r3, r3, #20
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d84a      	bhi.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80087ae:	697a      	ldr	r2, [r7, #20]
 80087b0:	2380      	movs	r3, #128	@ 0x80
 80087b2:	051b      	lsls	r3, r3, #20
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d039      	beq.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 80087b8:	697a      	ldr	r2, [r7, #20]
 80087ba:	2380      	movs	r3, #128	@ 0x80
 80087bc:	051b      	lsls	r3, r3, #20
 80087be:	429a      	cmp	r2, r3
 80087c0:	d840      	bhi.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d03a      	beq.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 80087c8:	697a      	ldr	r2, [r7, #20]
 80087ca:	2380      	movs	r3, #128	@ 0x80
 80087cc:	04db      	lsls	r3, r3, #19
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d003      	beq.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 80087d2:	e037      	b.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 80087d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 80087d6:	61fb      	str	r3, [r7, #28]
            break;
 80087d8:	e037      	b.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80087da:	4b08      	ldr	r3, [pc, #32]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2202      	movs	r2, #2
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d130      	bne.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80087e6:	4b05      	ldr	r3, [pc, #20]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2208      	movs	r2, #8
 80087ec:	4013      	ands	r3, r2
 80087ee:	d00b      	beq.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 80087f0:	4b02      	ldr	r3, [pc, #8]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	091b      	lsrs	r3, r3, #4
 80087f6:	220f      	movs	r2, #15
 80087f8:	4013      	ands	r3, r2
 80087fa:	e00b      	b.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 80087fc:	40021000 	.word	0x40021000
 8008800:	00f42400 	.word	0x00f42400
 8008804:	02dc6c00 	.word	0x02dc6c00
 8008808:	4a44      	ldr	r2, [pc, #272]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800880a:	2394      	movs	r3, #148	@ 0x94
 800880c:	58d3      	ldr	r3, [r2, r3]
 800880e:	0a1b      	lsrs	r3, r3, #8
 8008810:	220f      	movs	r2, #15
 8008812:	4013      	ands	r3, r2
 8008814:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	2b0b      	cmp	r3, #11
 800881a:	d901      	bls.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 800881c:	230b      	movs	r3, #11
 800881e:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 8008820:	4b3f      	ldr	r3, [pc, #252]	@ (8008920 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 8008822:	69ba      	ldr	r2, [r7, #24]
 8008824:	0092      	lsls	r2, r2, #2
 8008826:	58d3      	ldr	r3, [r2, r3]
 8008828:	61fb      	str	r3, [r7, #28]
            break;
 800882a:	e00d      	b.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 800882c:	2408      	movs	r4, #8
 800882e:	193b      	adds	r3, r7, r4
 8008830:	0018      	movs	r0, r3
 8008832:	f000 f879 	bl	8008928 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008836:	193b      	adds	r3, r7, r4
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	61fb      	str	r3, [r7, #28]
            break;
 800883c:	e005      	b.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 800883e:	2300      	movs	r3, #0
 8008840:	61fb      	str	r3, [r7, #28]
            break;
 8008842:	e002      	b.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 8008844:	46c0      	nop			@ (mov r8, r8)
 8008846:	e064      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008848:	46c0      	nop			@ (mov r8, r8)
        break;
 800884a:	e062      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800884c:	4a33      	ldr	r2, [pc, #204]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800884e:	2388      	movs	r3, #136	@ 0x88
 8008850:	58d2      	ldr	r2, [r2, r3]
 8008852:	23c0      	movs	r3, #192	@ 0xc0
 8008854:	051b      	lsls	r3, r3, #20
 8008856:	4013      	ands	r3, r2
 8008858:	617b      	str	r3, [r7, #20]
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	23c0      	movs	r3, #192	@ 0xc0
 800885e:	051b      	lsls	r3, r3, #20
 8008860:	429a      	cmp	r2, r3
 8008862:	d017      	beq.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 8008864:	697a      	ldr	r2, [r7, #20]
 8008866:	23c0      	movs	r3, #192	@ 0xc0
 8008868:	051b      	lsls	r3, r3, #20
 800886a:	429a      	cmp	r2, r3
 800886c:	d844      	bhi.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	2380      	movs	r3, #128	@ 0x80
 8008872:	051b      	lsls	r3, r3, #20
 8008874:	429a      	cmp	r2, r3
 8008876:	d033      	beq.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	2380      	movs	r3, #128	@ 0x80
 800887c:	051b      	lsls	r3, r3, #20
 800887e:	429a      	cmp	r2, r3
 8008880:	d83a      	bhi.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d034      	beq.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8008888:	697a      	ldr	r2, [r7, #20]
 800888a:	2380      	movs	r3, #128	@ 0x80
 800888c:	04db      	lsls	r3, r3, #19
 800888e:	429a      	cmp	r2, r3
 8008890:	d003      	beq.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 8008892:	e031      	b.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 8008894:	4b23      	ldr	r3, [pc, #140]	@ (8008924 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 8008896:	61fb      	str	r3, [r7, #28]
            break;
 8008898:	e031      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800889a:	4b20      	ldr	r3, [pc, #128]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2202      	movs	r2, #2
 80088a0:	4013      	ands	r3, r2
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d12a      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80088a6:	4b1d      	ldr	r3, [pc, #116]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2208      	movs	r2, #8
 80088ac:	4013      	ands	r3, r2
 80088ae:	d005      	beq.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 80088b0:	4b1a      	ldr	r3, [pc, #104]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	091b      	lsrs	r3, r3, #4
 80088b6:	220f      	movs	r2, #15
 80088b8:	4013      	ands	r3, r2
 80088ba:	e005      	b.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80088bc:	4a17      	ldr	r2, [pc, #92]	@ (800891c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80088be:	2394      	movs	r3, #148	@ 0x94
 80088c0:	58d3      	ldr	r3, [r2, r3]
 80088c2:	0a1b      	lsrs	r3, r3, #8
 80088c4:	220f      	movs	r2, #15
 80088c6:	4013      	ands	r3, r2
 80088c8:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	2b0b      	cmp	r3, #11
 80088ce:	d901      	bls.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 80088d0:	230b      	movs	r3, #11
 80088d2:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80088d4:	4b12      	ldr	r3, [pc, #72]	@ (8008920 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80088d6:	69ba      	ldr	r2, [r7, #24]
 80088d8:	0092      	lsls	r2, r2, #2
 80088da:	58d3      	ldr	r3, [r2, r3]
 80088dc:	61fb      	str	r3, [r7, #28]
            break;
 80088de:	e00d      	b.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80088e0:	2408      	movs	r4, #8
 80088e2:	193b      	adds	r3, r7, r4
 80088e4:	0018      	movs	r0, r3
 80088e6:	f000 f81f 	bl	8008928 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80088ea:	193b      	adds	r3, r7, r4
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	61fb      	str	r3, [r7, #28]
            break;
 80088f0:	e005      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 80088f2:	2300      	movs	r3, #0
 80088f4:	61fb      	str	r3, [r7, #28]
            break;
 80088f6:	e002      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 80088f8:	46c0      	nop			@ (mov r8, r8)
 80088fa:	e00a      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80088fc:	46c0      	nop			@ (mov r8, r8)
        break;
 80088fe:	e008      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008900:	46c0      	nop			@ (mov r8, r8)
 8008902:	e006      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008904:	46c0      	nop			@ (mov r8, r8)
 8008906:	e004      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008908:	46c0      	nop			@ (mov r8, r8)
 800890a:	e002      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 800890c:	46c0      	nop			@ (mov r8, r8)
 800890e:	e000      	b.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008910:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 8008912:	69fb      	ldr	r3, [r7, #28]
}
 8008914:	0018      	movs	r0, r3
 8008916:	46bd      	mov	sp, r7
 8008918:	b009      	add	sp, #36	@ 0x24
 800891a:	bd90      	pop	{r4, r7, pc}
 800891c:	40021000 	.word	0x40021000
 8008920:	0800e108 	.word	0x0800e108
 8008924:	02dc6c00 	.word	0x02dc6c00

08008928 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b088      	sub	sp, #32
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008930:	4b58      	ldr	r3, [pc, #352]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	0a1b      	lsrs	r3, r3, #8
 8008936:	227f      	movs	r2, #127	@ 0x7f
 8008938:	4013      	ands	r3, r2
 800893a:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800893c:	4b55      	ldr	r3, [pc, #340]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	2203      	movs	r2, #3
 8008942:	4013      	ands	r3, r2
 8008944:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008946:	4b53      	ldr	r3, [pc, #332]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	091b      	lsrs	r3, r3, #4
 800894c:	2207      	movs	r2, #7
 800894e:	4013      	ands	r3, r2
 8008950:	3301      	adds	r3, #1
 8008952:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008954:	4b4f      	ldr	r3, [pc, #316]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2208      	movs	r2, #8
 800895a:	4013      	ands	r3, r2
 800895c:	d005      	beq.n	800896a <HAL_RCCEx_GetPLLClockFreq+0x42>
 800895e:	4b4d      	ldr	r3, [pc, #308]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	091b      	lsrs	r3, r3, #4
 8008964:	220f      	movs	r2, #15
 8008966:	4013      	ands	r3, r2
 8008968:	e005      	b.n	8008976 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 800896a:	4a4a      	ldr	r2, [pc, #296]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800896c:	2394      	movs	r3, #148	@ 0x94
 800896e:	58d3      	ldr	r3, [r2, r3]
 8008970:	0a1b      	lsrs	r3, r3, #8
 8008972:	220f      	movs	r2, #15
 8008974:	4013      	ands	r3, r2
 8008976:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	2b0b      	cmp	r3, #11
 800897c:	d901      	bls.n	8008982 <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 800897e:	230b      	movs	r3, #11
 8008980:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	2b03      	cmp	r3, #3
 8008986:	d020      	beq.n	80089ca <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	2b03      	cmp	r3, #3
 800898c:	d827      	bhi.n	80089de <HAL_RCCEx_GetPLLClockFreq+0xb6>
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d00c      	beq.n	80089ae <HAL_RCCEx_GetPLLClockFreq+0x86>
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	2b02      	cmp	r3, #2
 8008998:	d121      	bne.n	80089de <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 800899a:	68f9      	ldr	r1, [r7, #12]
 800899c:	483e      	ldr	r0, [pc, #248]	@ (8008a98 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 800899e:	f7f7 fbcf 	bl	8000140 <__udivsi3>
 80089a2:	0003      	movs	r3, r0
 80089a4:	001a      	movs	r2, r3
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	4353      	muls	r3, r2
 80089aa:	61fb      	str	r3, [r7, #28]
      break;
 80089ac:	e025      	b.n	80089fa <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 80089ae:	4b3b      	ldr	r3, [pc, #236]	@ (8008a9c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 80089b0:	69ba      	ldr	r2, [r7, #24]
 80089b2:	0092      	lsls	r2, r2, #2
 80089b4:	58d3      	ldr	r3, [r2, r3]
 80089b6:	68f9      	ldr	r1, [r7, #12]
 80089b8:	0018      	movs	r0, r3
 80089ba:	f7f7 fbc1 	bl	8000140 <__udivsi3>
 80089be:	0003      	movs	r3, r0
 80089c0:	001a      	movs	r2, r3
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	4353      	muls	r3, r2
 80089c6:	61fb      	str	r3, [r7, #28]
      break;
 80089c8:	e017      	b.n	80089fa <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 80089ca:	68f9      	ldr	r1, [r7, #12]
 80089cc:	4834      	ldr	r0, [pc, #208]	@ (8008aa0 <HAL_RCCEx_GetPLLClockFreq+0x178>)
 80089ce:	f7f7 fbb7 	bl	8000140 <__udivsi3>
 80089d2:	0003      	movs	r3, r0
 80089d4:	001a      	movs	r2, r3
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	4353      	muls	r3, r2
 80089da:	61fb      	str	r3, [r7, #28]
      break;
 80089dc:	e00d      	b.n	80089fa <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 80089de:	4b2f      	ldr	r3, [pc, #188]	@ (8008a9c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	0092      	lsls	r2, r2, #2
 80089e4:	58d3      	ldr	r3, [r2, r3]
 80089e6:	68f9      	ldr	r1, [r7, #12]
 80089e8:	0018      	movs	r0, r3
 80089ea:	f7f7 fba9 	bl	8000140 <__udivsi3>
 80089ee:	0003      	movs	r3, r0
 80089f0:	001a      	movs	r2, r3
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	4353      	muls	r3, r2
 80089f6:	61fb      	str	r3, [r7, #28]
      break;
 80089f8:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80089fa:	4b26      	ldr	r3, [pc, #152]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80089fc:	68da      	ldr	r2, [r3, #12]
 80089fe:	2380      	movs	r3, #128	@ 0x80
 8008a00:	025b      	lsls	r3, r3, #9
 8008a02:	4013      	ands	r3, r2
 8008a04:	d00e      	beq.n	8008a24 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008a06:	4b23      	ldr	r3, [pc, #140]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a08:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 8008a0a:	0c5b      	lsrs	r3, r3, #17
 8008a0c:	221f      	movs	r2, #31
 8008a0e:	4013      	ands	r3, r2
 8008a10:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008a12:	0019      	movs	r1, r3
 8008a14:	69f8      	ldr	r0, [r7, #28]
 8008a16:	f7f7 fb93 	bl	8000140 <__udivsi3>
 8008a1a:	0003      	movs	r3, r0
 8008a1c:	001a      	movs	r2, r3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	601a      	str	r2, [r3, #0]
 8008a22:	e002      	b.n	8008a2a <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 8008a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	2380      	movs	r3, #128	@ 0x80
 8008a30:	045b      	lsls	r3, r3, #17
 8008a32:	4013      	ands	r3, r2
 8008a34:	d00e      	beq.n	8008a54 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008a36:	4b17      	ldr	r3, [pc, #92]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a38:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 8008a3a:	0e5b      	lsrs	r3, r3, #25
 8008a3c:	2207      	movs	r2, #7
 8008a3e:	4013      	ands	r3, r2
 8008a40:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008a42:	0019      	movs	r1, r3
 8008a44:	69f8      	ldr	r0, [r7, #28]
 8008a46:	f7f7 fb7b 	bl	8000140 <__udivsi3>
 8008a4a:	0003      	movs	r3, r0
 8008a4c:	001a      	movs	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	605a      	str	r2, [r3, #4]
 8008a52:	e002      	b.n	8008a5a <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8008a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a5c:	68da      	ldr	r2, [r3, #12]
 8008a5e:	2380      	movs	r3, #128	@ 0x80
 8008a60:	055b      	lsls	r3, r3, #21
 8008a62:	4013      	ands	r3, r2
 8008a64:	d00e      	beq.n	8008a84 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008a66:	4b0b      	ldr	r3, [pc, #44]	@ (8008a94 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a68:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8008a6a:	0f5b      	lsrs	r3, r3, #29
 8008a6c:	2207      	movs	r2, #7
 8008a6e:	4013      	ands	r3, r2
 8008a70:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008a72:	0019      	movs	r1, r3
 8008a74:	69f8      	ldr	r0, [r7, #28]
 8008a76:	f7f7 fb63 	bl	8000140 <__udivsi3>
 8008a7a:	0003      	movs	r3, r0
 8008a7c:	001a      	movs	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8008a82:	e002      	b.n	8008a8a <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	609a      	str	r2, [r3, #8]
}
 8008a8a:	46c0      	nop			@ (mov r8, r8)
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	b008      	add	sp, #32
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	46c0      	nop			@ (mov r8, r8)
 8008a94:	40021000 	.word	0x40021000
 8008a98:	00f42400 	.word	0x00f42400
 8008a9c:	0800e108 	.word	0x0800e108
 8008aa0:	003d0900 	.word	0x003d0900

08008aa4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008aac:	210f      	movs	r1, #15
 8008aae:	187b      	adds	r3, r7, r1
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d100      	bne.n	8008abc <HAL_RTC_Init+0x18>
 8008aba:	e08b      	b.n	8008bd4 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8008abc:	187b      	adds	r3, r7, r1
 8008abe:	2200      	movs	r2, #0
 8008ac0:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	222d      	movs	r2, #45	@ 0x2d
 8008ac6:	5c9b      	ldrb	r3, [r3, r2]
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d107      	bne.n	8008ade <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	222c      	movs	r2, #44	@ 0x2c
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	0018      	movs	r0, r3
 8008ada:	f7fc fe0f 	bl	80056fc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	222d      	movs	r2, #45	@ 0x2d
 8008ae2:	2102      	movs	r1, #2
 8008ae4:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ae6:	4b3f      	ldr	r3, [pc, #252]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008ae8:	22ca      	movs	r2, #202	@ 0xca
 8008aea:	625a      	str	r2, [r3, #36]	@ 0x24
 8008aec:	4b3d      	ldr	r3, [pc, #244]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008aee:	2253      	movs	r2, #83	@ 0x53
 8008af0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	0018      	movs	r0, r3
 8008af6:	f000 f8a1 	bl	8008c3c <RTC_EnterInitMode>
 8008afa:	1e03      	subs	r3, r0, #0
 8008afc:	d00b      	beq.n	8008b16 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008afe:	4b39      	ldr	r3, [pc, #228]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b00:	22ff      	movs	r2, #255	@ 0xff
 8008b02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	222d      	movs	r2, #45	@ 0x2d
 8008b08:	2104      	movs	r1, #4
 8008b0a:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8008b0c:	230f      	movs	r3, #15
 8008b0e:	18fb      	adds	r3, r7, r3
 8008b10:	2201      	movs	r2, #1
 8008b12:	701a      	strb	r2, [r3, #0]
 8008b14:	e05e      	b.n	8008bd4 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008b16:	4b33      	ldr	r3, [pc, #204]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b18:	699a      	ldr	r2, [r3, #24]
 8008b1a:	4b32      	ldr	r3, [pc, #200]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b1c:	4932      	ldr	r1, [pc, #200]	@ (8008be8 <HAL_RTC_Init+0x144>)
 8008b1e:	400a      	ands	r2, r1
 8008b20:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008b22:	4b30      	ldr	r3, [pc, #192]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b24:	6999      	ldr	r1, [r3, #24]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	685a      	ldr	r2, [r3, #4]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	431a      	orrs	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	699b      	ldr	r3, [r3, #24]
 8008b34:	431a      	orrs	r2, r3
 8008b36:	4b2b      	ldr	r3, [pc, #172]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b38:	430a      	orrs	r2, r1
 8008b3a:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68d9      	ldr	r1, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	041a      	lsls	r2, r3, #16
 8008b46:	4b27      	ldr	r3, [pc, #156]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b48:	430a      	orrs	r2, r1
 8008b4a:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8008b4c:	4b25      	ldr	r3, [pc, #148]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	4a26      	ldr	r2, [pc, #152]	@ (8008bec <HAL_RTC_Init+0x148>)
 8008b52:	4013      	ands	r3, r2
 8008b54:	0019      	movs	r1, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	4b20      	ldr	r3, [pc, #128]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b62:	430a      	orrs	r2, r1
 8008b64:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008b66:	4b1f      	ldr	r3, [pc, #124]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b68:	68da      	ldr	r2, [r3, #12]
 8008b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b6c:	2180      	movs	r1, #128	@ 0x80
 8008b6e:	438a      	bics	r2, r1
 8008b70:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008b72:	4b1c      	ldr	r3, [pc, #112]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	2220      	movs	r2, #32
 8008b78:	4013      	ands	r3, r2
 8008b7a:	d110      	bne.n	8008b9e <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	0018      	movs	r0, r3
 8008b80:	f000 f836 	bl	8008bf0 <HAL_RTC_WaitForSynchro>
 8008b84:	1e03      	subs	r3, r0, #0
 8008b86:	d00a      	beq.n	8008b9e <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b88:	4b16      	ldr	r3, [pc, #88]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008b8a:	22ff      	movs	r2, #255	@ 0xff
 8008b8c:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	222d      	movs	r2, #45	@ 0x2d
 8008b92:	2104      	movs	r1, #4
 8008b94:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8008b96:	230f      	movs	r3, #15
 8008b98:	18fb      	adds	r3, r7, r3
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8008b9e:	230f      	movs	r3, #15
 8008ba0:	18fb      	adds	r3, r7, r3
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d115      	bne.n	8008bd4 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8008ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	00db      	lsls	r3, r3, #3
 8008bae:	08d9      	lsrs	r1, r3, #3
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6a1a      	ldr	r2, [r3, #32]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	69db      	ldr	r3, [r3, #28]
 8008bb8:	431a      	orrs	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	695b      	ldr	r3, [r3, #20]
 8008bbe:	431a      	orrs	r2, r3
 8008bc0:	4b08      	ldr	r3, [pc, #32]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008bc2:	430a      	orrs	r2, r1
 8008bc4:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bc6:	4b07      	ldr	r3, [pc, #28]	@ (8008be4 <HAL_RTC_Init+0x140>)
 8008bc8:	22ff      	movs	r2, #255	@ 0xff
 8008bca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	222d      	movs	r2, #45	@ 0x2d
 8008bd0:	2101      	movs	r1, #1
 8008bd2:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8008bd4:	230f      	movs	r3, #15
 8008bd6:	18fb      	adds	r3, r7, r3
 8008bd8:	781b      	ldrb	r3, [r3, #0]
}
 8008bda:	0018      	movs	r0, r3
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	b004      	add	sp, #16
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	46c0      	nop			@ (mov r8, r8)
 8008be4:	40002800 	.word	0x40002800
 8008be8:	fb8fffbf 	.word	0xfb8fffbf
 8008bec:	ffffe0ff 	.word	0xffffe0ff

08008bf0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8008bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8008c38 <HAL_RTC_WaitForSynchro+0x48>)
 8008bfa:	68da      	ldr	r2, [r3, #12]
 8008bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8008c38 <HAL_RTC_WaitForSynchro+0x48>)
 8008bfe:	2120      	movs	r1, #32
 8008c00:	438a      	bics	r2, r1
 8008c02:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008c04:	f7fd f8b0 	bl	8005d68 <HAL_GetTick>
 8008c08:	0003      	movs	r3, r0
 8008c0a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c0c:	e00a      	b.n	8008c24 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c0e:	f7fd f8ab 	bl	8005d68 <HAL_GetTick>
 8008c12:	0002      	movs	r2, r0
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	1ad2      	subs	r2, r2, r3
 8008c18:	23fa      	movs	r3, #250	@ 0xfa
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d901      	bls.n	8008c24 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e005      	b.n	8008c30 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c24:	4b04      	ldr	r3, [pc, #16]	@ (8008c38 <HAL_RTC_WaitForSynchro+0x48>)
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	2220      	movs	r2, #32
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	d0ef      	beq.n	8008c0e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	0018      	movs	r0, r3
 8008c32:	46bd      	mov	sp, r7
 8008c34:	b004      	add	sp, #16
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	40002800 	.word	0x40002800

08008c3c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c44:	4b12      	ldr	r3, [pc, #72]	@ (8008c90 <RTC_EnterInitMode+0x54>)
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	2240      	movs	r2, #64	@ 0x40
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	d11a      	bne.n	8008c84 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008c4e:	4b10      	ldr	r3, [pc, #64]	@ (8008c90 <RTC_EnterInitMode+0x54>)
 8008c50:	68da      	ldr	r2, [r3, #12]
 8008c52:	4b0f      	ldr	r3, [pc, #60]	@ (8008c90 <RTC_EnterInitMode+0x54>)
 8008c54:	2180      	movs	r1, #128	@ 0x80
 8008c56:	430a      	orrs	r2, r1
 8008c58:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008c5a:	f7fd f885 	bl	8005d68 <HAL_GetTick>
 8008c5e:	0003      	movs	r3, r0
 8008c60:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c62:	e00a      	b.n	8008c7a <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c64:	f7fd f880 	bl	8005d68 <HAL_GetTick>
 8008c68:	0002      	movs	r2, r0
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	1ad2      	subs	r2, r2, r3
 8008c6e:	23fa      	movs	r3, #250	@ 0xfa
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d901      	bls.n	8008c7a <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e005      	b.n	8008c86 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c7a:	4b05      	ldr	r3, [pc, #20]	@ (8008c90 <RTC_EnterInitMode+0x54>)
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	2240      	movs	r2, #64	@ 0x40
 8008c80:	4013      	ands	r3, r2
 8008c82:	d0ef      	beq.n	8008c64 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8008c84:	2300      	movs	r3, #0
}
 8008c86:	0018      	movs	r0, r3
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	b004      	add	sp, #16
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	46c0      	nop			@ (mov r8, r8)
 8008c90:	40002800 	.word	0x40002800

08008c94 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b086      	sub	sp, #24
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	222c      	movs	r2, #44	@ 0x2c
 8008ca4:	5c9b      	ldrb	r3, [r3, r2]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d101      	bne.n	8008cae <HAL_RTCEx_SetWakeUpTimer+0x1a>
 8008caa:	2302      	movs	r3, #2
 8008cac:	e06c      	b.n	8008d88 <HAL_RTCEx_SetWakeUpTimer+0xf4>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	222c      	movs	r2, #44	@ 0x2c
 8008cb2:	2101      	movs	r1, #1
 8008cb4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	222d      	movs	r2, #45	@ 0x2d
 8008cba:	2102      	movs	r1, #2
 8008cbc:	5499      	strb	r1, [r3, r2]

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8008cbe:	4b34      	ldr	r3, [pc, #208]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008cc0:	699a      	ldr	r2, [r3, #24]
 8008cc2:	2380      	movs	r3, #128	@ 0x80
 8008cc4:	00db      	lsls	r3, r3, #3
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	d01c      	beq.n	8008d04 <HAL_RTCEx_SetWakeUpTimer+0x70>
  {
    tickstart = HAL_GetTick();
 8008cca:	f7fd f84d 	bl	8005d68 <HAL_GetTick>
 8008cce:	0003      	movs	r3, r0
 8008cd0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008cd2:	e012      	b.n	8008cfa <HAL_RTCEx_SetWakeUpTimer+0x66>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008cd4:	f7fd f848 	bl	8005d68 <HAL_GetTick>
 8008cd8:	0002      	movs	r2, r0
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	1ad2      	subs	r2, r2, r3
 8008cde:	23fa      	movs	r3, #250	@ 0xfa
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d909      	bls.n	8008cfa <HAL_RTCEx_SetWakeUpTimer+0x66>
      {
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	222d      	movs	r2, #45	@ 0x2d
 8008cea:	2103      	movs	r1, #3
 8008cec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	222c      	movs	r2, #44	@ 0x2c
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e046      	b.n	8008d88 <HAL_RTCEx_SetWakeUpTimer+0xf4>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008cfa:	4b25      	ldr	r3, [pc, #148]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	2204      	movs	r2, #4
 8008d00:	4013      	ands	r3, r2
 8008d02:	d1e7      	bne.n	8008cd4 <HAL_RTCEx_SetWakeUpTimer+0x40>
      }
    }
  }

  /* Disable Wake Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8008d04:	4b22      	ldr	r3, [pc, #136]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d06:	699a      	ldr	r2, [r3, #24]
 8008d08:	4b21      	ldr	r3, [pc, #132]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d0a:	4922      	ldr	r1, [pc, #136]	@ (8008d94 <HAL_RTCEx_SetWakeUpTimer+0x100>)
 8008d0c:	400a      	ands	r2, r1
 8008d0e:	619a      	str	r2, [r3, #24]

  tickstart = HAL_GetTick();
 8008d10:	f7fd f82a 	bl	8005d68 <HAL_GetTick>
 8008d14:	0003      	movs	r3, r0
 8008d16:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d18:	e012      	b.n	8008d40 <HAL_RTCEx_SetWakeUpTimer+0xac>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d1a:	f7fd f825 	bl	8005d68 <HAL_GetTick>
 8008d1e:	0002      	movs	r2, r0
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	1ad2      	subs	r2, r2, r3
 8008d24:	23fa      	movs	r3, #250	@ 0xfa
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d909      	bls.n	8008d40 <HAL_RTCEx_SetWakeUpTimer+0xac>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	222d      	movs	r2, #45	@ 0x2d
 8008d30:	2103      	movs	r1, #3
 8008d32:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	222c      	movs	r2, #44	@ 0x2c
 8008d38:	2100      	movs	r1, #0
 8008d3a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8008d3c:	2303      	movs	r3, #3
 8008d3e:	e023      	b.n	8008d88 <HAL_RTCEx_SetWakeUpTimer+0xf4>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d40:	4b13      	ldr	r3, [pc, #76]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	2204      	movs	r2, #4
 8008d46:	4013      	ands	r3, r2
 8008d48:	d0e7      	beq.n	8008d1a <HAL_RTCEx_SetWakeUpTimer+0x86>
    }
  }

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8008d4a:	4b11      	ldr	r3, [pc, #68]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d4c:	699b      	ldr	r3, [r3, #24]
 8008d4e:	2207      	movs	r2, #7
 8008d50:	4393      	bics	r3, r2
 8008d52:	0019      	movs	r1, r3
 8008d54:	4b0e      	ldr	r3, [pc, #56]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	430a      	orrs	r2, r1
 8008d5a:	619a      	str	r2, [r3, #24]

  /* Configure the Wakeup Timer counter */
  WRITE_REG(RTC->WUTR, (uint32_t)WakeUpCounter);
 8008d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  SET_BIT(RTC->CR, RTC_CR_WUTE);
 8008d62:	4b0b      	ldr	r3, [pc, #44]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d64:	699a      	ldr	r2, [r3, #24]
 8008d66:	4b0a      	ldr	r3, [pc, #40]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d68:	2180      	movs	r1, #128	@ 0x80
 8008d6a:	00c9      	lsls	r1, r1, #3
 8008d6c:	430a      	orrs	r2, r1
 8008d6e:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d70:	4b07      	ldr	r3, [pc, #28]	@ (8008d90 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008d72:	22ff      	movs	r2, #255	@ 0xff
 8008d74:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	222d      	movs	r2, #45	@ 0x2d
 8008d7a:	2101      	movs	r1, #1
 8008d7c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	222c      	movs	r2, #44	@ 0x2c
 8008d82:	2100      	movs	r1, #0
 8008d84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	0018      	movs	r0, r3
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	b006      	add	sp, #24
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	40002800 	.word	0x40002800
 8008d94:	fffffbff 	.word	0xfffffbff

08008d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b084      	sub	sp, #16
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e0a0      	b.n	8008eec <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d109      	bne.n	8008dc6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	2382      	movs	r3, #130	@ 0x82
 8008db8:	005b      	lsls	r3, r3, #1
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d009      	beq.n	8008dd2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	61da      	str	r2, [r3, #28]
 8008dc4:	e005      	b.n	8008dd2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	225d      	movs	r2, #93	@ 0x5d
 8008ddc:	5c9b      	ldrb	r3, [r3, r2]
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d107      	bne.n	8008df4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	225c      	movs	r2, #92	@ 0x5c
 8008de8:	2100      	movs	r1, #0
 8008dea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	0018      	movs	r0, r3
 8008df0:	f7fc fd02 	bl	80057f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	225d      	movs	r2, #93	@ 0x5d
 8008df8:	2102      	movs	r1, #2
 8008dfa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2140      	movs	r1, #64	@ 0x40
 8008e08:	438a      	bics	r2, r1
 8008e0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	68da      	ldr	r2, [r3, #12]
 8008e10:	23e0      	movs	r3, #224	@ 0xe0
 8008e12:	00db      	lsls	r3, r3, #3
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d902      	bls.n	8008e1e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	60fb      	str	r3, [r7, #12]
 8008e1c:	e002      	b.n	8008e24 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e1e:	2380      	movs	r3, #128	@ 0x80
 8008e20:	015b      	lsls	r3, r3, #5
 8008e22:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	68da      	ldr	r2, [r3, #12]
 8008e28:	23f0      	movs	r3, #240	@ 0xf0
 8008e2a:	011b      	lsls	r3, r3, #4
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d008      	beq.n	8008e42 <HAL_SPI_Init+0xaa>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	68da      	ldr	r2, [r3, #12]
 8008e34:	23e0      	movs	r3, #224	@ 0xe0
 8008e36:	00db      	lsls	r3, r3, #3
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d002      	beq.n	8008e42 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685a      	ldr	r2, [r3, #4]
 8008e46:	2382      	movs	r3, #130	@ 0x82
 8008e48:	005b      	lsls	r3, r3, #1
 8008e4a:	401a      	ands	r2, r3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6899      	ldr	r1, [r3, #8]
 8008e50:	2384      	movs	r3, #132	@ 0x84
 8008e52:	021b      	lsls	r3, r3, #8
 8008e54:	400b      	ands	r3, r1
 8008e56:	431a      	orrs	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	2102      	movs	r1, #2
 8008e5e:	400b      	ands	r3, r1
 8008e60:	431a      	orrs	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	695b      	ldr	r3, [r3, #20]
 8008e66:	2101      	movs	r1, #1
 8008e68:	400b      	ands	r3, r1
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6999      	ldr	r1, [r3, #24]
 8008e70:	2380      	movs	r3, #128	@ 0x80
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	400b      	ands	r3, r1
 8008e76:	431a      	orrs	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	2138      	movs	r1, #56	@ 0x38
 8008e7e:	400b      	ands	r3, r1
 8008e80:	431a      	orrs	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	2180      	movs	r1, #128	@ 0x80
 8008e88:	400b      	ands	r3, r1
 8008e8a:	431a      	orrs	r2, r3
 8008e8c:	0011      	movs	r1, r2
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e92:	2380      	movs	r3, #128	@ 0x80
 8008e94:	019b      	lsls	r3, r3, #6
 8008e96:	401a      	ands	r2, r3
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	699b      	ldr	r3, [r3, #24]
 8008ea4:	0c1b      	lsrs	r3, r3, #16
 8008ea6:	2204      	movs	r2, #4
 8008ea8:	401a      	ands	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eae:	2110      	movs	r1, #16
 8008eb0:	400b      	ands	r3, r1
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008eb8:	2108      	movs	r1, #8
 8008eba:	400b      	ands	r3, r1
 8008ebc:	431a      	orrs	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	68d9      	ldr	r1, [r3, #12]
 8008ec2:	23f0      	movs	r3, #240	@ 0xf0
 8008ec4:	011b      	lsls	r3, r3, #4
 8008ec6:	400b      	ands	r3, r1
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	0011      	movs	r1, r2
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	2380      	movs	r3, #128	@ 0x80
 8008ed0:	015b      	lsls	r3, r3, #5
 8008ed2:	401a      	ands	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	430a      	orrs	r2, r1
 8008eda:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	225d      	movs	r2, #93	@ 0x5d
 8008ee6:	2101      	movs	r1, #1
 8008ee8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	0018      	movs	r0, r3
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	b004      	add	sp, #16
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d101      	bne.n	8008f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e046      	b.n	8008f94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2288      	movs	r2, #136	@ 0x88
 8008f0a:	589b      	ldr	r3, [r3, r2]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d107      	bne.n	8008f20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2284      	movs	r2, #132	@ 0x84
 8008f14:	2100      	movs	r1, #0
 8008f16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	0018      	movs	r0, r3
 8008f1c:	f7fc fe2a 	bl	8005b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2288      	movs	r2, #136	@ 0x88
 8008f24:	2124      	movs	r1, #36	@ 0x24
 8008f26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2101      	movs	r1, #1
 8008f34:	438a      	bics	r2, r1
 8008f36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d003      	beq.n	8008f48 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	0018      	movs	r0, r3
 8008f44:	f000 f9fe 	bl	8009344 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	0018      	movs	r0, r3
 8008f4c:	f000 f828 	bl	8008fa0 <UART_SetConfig>
 8008f50:	0003      	movs	r3, r0
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d101      	bne.n	8008f5a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e01c      	b.n	8008f94 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	685a      	ldr	r2, [r3, #4]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	490d      	ldr	r1, [pc, #52]	@ (8008f9c <HAL_UART_Init+0xa8>)
 8008f66:	400a      	ands	r2, r1
 8008f68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689a      	ldr	r2, [r3, #8]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	212a      	movs	r1, #42	@ 0x2a
 8008f76:	438a      	bics	r2, r1
 8008f78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	2101      	movs	r1, #1
 8008f86:	430a      	orrs	r2, r1
 8008f88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	0018      	movs	r0, r3
 8008f8e:	f000 fa8d 	bl	80094ac <UART_CheckIdleState>
 8008f92:	0003      	movs	r3, r0
}
 8008f94:	0018      	movs	r0, r3
 8008f96:	46bd      	mov	sp, r7
 8008f98:	b002      	add	sp, #8
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	ffffb7ff 	.word	0xffffb7ff

08008fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fa0:	b5b0      	push	{r4, r5, r7, lr}
 8008fa2:	b092      	sub	sp, #72	@ 0x48
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fa8:	231f      	movs	r3, #31
 8008faa:	2220      	movs	r2, #32
 8008fac:	189b      	adds	r3, r3, r2
 8008fae:	19db      	adds	r3, r3, r7
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4ac8      	ldr	r2, [pc, #800]	@ (80092dc <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fbc:	689a      	ldr	r2, [r3, #8]
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	431a      	orrs	r2, r3
 8008fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fcc:	69db      	ldr	r3, [r3, #28]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4ac1      	ldr	r2, [pc, #772]	@ (80092e0 <UART_SetConfig+0x340>)
 8008fda:	4013      	ands	r3, r2
 8008fdc:	0019      	movs	r1, r3
 8008fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fe4:	430b      	orrs	r3, r1
 8008fe6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	4abd      	ldr	r2, [pc, #756]	@ (80092e4 <UART_SetConfig+0x344>)
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff6:	68d9      	ldr	r1, [r3, #12]
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	0003      	movs	r3, r0
 8008ffe:	430b      	orrs	r3, r1
 8009000:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4ab3      	ldr	r2, [pc, #716]	@ (80092dc <UART_SetConfig+0x33c>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d00e      	beq.n	8009030 <UART_SetConfig+0x90>
 8009012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4ab4      	ldr	r2, [pc, #720]	@ (80092e8 <UART_SetConfig+0x348>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d009      	beq.n	8009030 <UART_SetConfig+0x90>
 800901c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4ab2      	ldr	r2, [pc, #712]	@ (80092ec <UART_SetConfig+0x34c>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d004      	beq.n	8009030 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800902c:	4313      	orrs	r3, r2
 800902e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	4aae      	ldr	r2, [pc, #696]	@ (80092f0 <UART_SetConfig+0x350>)
 8009038:	4013      	ands	r3, r2
 800903a:	0019      	movs	r1, r3
 800903c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009042:	430b      	orrs	r3, r1
 8009044:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904c:	220f      	movs	r2, #15
 800904e:	4393      	bics	r3, r2
 8009050:	0018      	movs	r0, r3
 8009052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009054:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	0003      	movs	r3, r0
 800905c:	430b      	orrs	r3, r1
 800905e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4aa3      	ldr	r2, [pc, #652]	@ (80092f4 <UART_SetConfig+0x354>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d102      	bne.n	8009070 <UART_SetConfig+0xd0>
 800906a:	2301      	movs	r3, #1
 800906c:	643b      	str	r3, [r7, #64]	@ 0x40
 800906e:	e033      	b.n	80090d8 <UART_SetConfig+0x138>
 8009070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4aa0      	ldr	r2, [pc, #640]	@ (80092f8 <UART_SetConfig+0x358>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d102      	bne.n	8009080 <UART_SetConfig+0xe0>
 800907a:	2302      	movs	r3, #2
 800907c:	643b      	str	r3, [r7, #64]	@ 0x40
 800907e:	e02b      	b.n	80090d8 <UART_SetConfig+0x138>
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a9d      	ldr	r2, [pc, #628]	@ (80092fc <UART_SetConfig+0x35c>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d103      	bne.n	8009092 <UART_SetConfig+0xf2>
 800908a:	2380      	movs	r3, #128	@ 0x80
 800908c:	025b      	lsls	r3, r3, #9
 800908e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009090:	e022      	b.n	80090d8 <UART_SetConfig+0x138>
 8009092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a9a      	ldr	r2, [pc, #616]	@ (8009300 <UART_SetConfig+0x360>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d103      	bne.n	80090a4 <UART_SetConfig+0x104>
 800909c:	2380      	movs	r3, #128	@ 0x80
 800909e:	029b      	lsls	r3, r3, #10
 80090a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80090a2:	e019      	b.n	80090d8 <UART_SetConfig+0x138>
 80090a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a8c      	ldr	r2, [pc, #560]	@ (80092dc <UART_SetConfig+0x33c>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d102      	bne.n	80090b4 <UART_SetConfig+0x114>
 80090ae:	2310      	movs	r3, #16
 80090b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80090b2:	e011      	b.n	80090d8 <UART_SetConfig+0x138>
 80090b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a8b      	ldr	r2, [pc, #556]	@ (80092e8 <UART_SetConfig+0x348>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d102      	bne.n	80090c4 <UART_SetConfig+0x124>
 80090be:	2308      	movs	r3, #8
 80090c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80090c2:	e009      	b.n	80090d8 <UART_SetConfig+0x138>
 80090c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a88      	ldr	r2, [pc, #544]	@ (80092ec <UART_SetConfig+0x34c>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d102      	bne.n	80090d4 <UART_SetConfig+0x134>
 80090ce:	2304      	movs	r3, #4
 80090d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80090d2:	e001      	b.n	80090d8 <UART_SetConfig+0x138>
 80090d4:	2300      	movs	r3, #0
 80090d6:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80090d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a7f      	ldr	r2, [pc, #508]	@ (80092dc <UART_SetConfig+0x33c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d00a      	beq.n	80090f8 <UART_SetConfig+0x158>
 80090e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a80      	ldr	r2, [pc, #512]	@ (80092e8 <UART_SetConfig+0x348>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d005      	beq.n	80090f8 <UART_SetConfig+0x158>
 80090ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a7e      	ldr	r2, [pc, #504]	@ (80092ec <UART_SetConfig+0x34c>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d000      	beq.n	80090f8 <UART_SetConfig+0x158>
 80090f6:	e06f      	b.n	80091d8 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80090f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090fa:	0018      	movs	r0, r3
 80090fc:	f7fe fec8 	bl	8007e90 <HAL_RCCEx_GetPeriphCLKFreq>
 8009100:	0003      	movs	r3, r0
 8009102:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8009104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009106:	2b00      	cmp	r3, #0
 8009108:	d100      	bne.n	800910c <UART_SetConfig+0x16c>
 800910a:	e103      	b.n	8009314 <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800910c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009110:	4b7c      	ldr	r3, [pc, #496]	@ (8009304 <UART_SetConfig+0x364>)
 8009112:	0052      	lsls	r2, r2, #1
 8009114:	5ad3      	ldrh	r3, [r2, r3]
 8009116:	0019      	movs	r1, r3
 8009118:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800911a:	f7f7 f811 	bl	8000140 <__udivsi3>
 800911e:	0003      	movs	r3, r0
 8009120:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	0013      	movs	r3, r2
 8009128:	005b      	lsls	r3, r3, #1
 800912a:	189b      	adds	r3, r3, r2
 800912c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800912e:	429a      	cmp	r2, r3
 8009130:	d305      	bcc.n	800913e <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009138:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800913a:	429a      	cmp	r2, r3
 800913c:	d906      	bls.n	800914c <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 800913e:	231f      	movs	r3, #31
 8009140:	2220      	movs	r2, #32
 8009142:	189b      	adds	r3, r3, r2
 8009144:	19db      	adds	r3, r3, r7
 8009146:	2201      	movs	r2, #1
 8009148:	701a      	strb	r2, [r3, #0]
 800914a:	e044      	b.n	80091d6 <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800914c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914e:	61bb      	str	r3, [r7, #24]
 8009150:	2300      	movs	r3, #0
 8009152:	61fb      	str	r3, [r7, #28]
 8009154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009156:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009158:	4b6a      	ldr	r3, [pc, #424]	@ (8009304 <UART_SetConfig+0x364>)
 800915a:	0052      	lsls	r2, r2, #1
 800915c:	5ad3      	ldrh	r3, [r2, r3]
 800915e:	613b      	str	r3, [r7, #16]
 8009160:	2300      	movs	r3, #0
 8009162:	617b      	str	r3, [r7, #20]
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	69b8      	ldr	r0, [r7, #24]
 800916a:	69f9      	ldr	r1, [r7, #28]
 800916c:	f7f7 f9ba 	bl	80004e4 <__aeabi_uldivmod>
 8009170:	0002      	movs	r2, r0
 8009172:	000b      	movs	r3, r1
 8009174:	0e11      	lsrs	r1, r2, #24
 8009176:	021d      	lsls	r5, r3, #8
 8009178:	430d      	orrs	r5, r1
 800917a:	0214      	lsls	r4, r2, #8
 800917c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	60bb      	str	r3, [r7, #8]
 8009184:	2300      	movs	r3, #0
 8009186:	60fb      	str	r3, [r7, #12]
 8009188:	68b8      	ldr	r0, [r7, #8]
 800918a:	68f9      	ldr	r1, [r7, #12]
 800918c:	1900      	adds	r0, r0, r4
 800918e:	4169      	adcs	r1, r5
 8009190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	603b      	str	r3, [r7, #0]
 8009196:	2300      	movs	r3, #0
 8009198:	607b      	str	r3, [r7, #4]
 800919a:	683a      	ldr	r2, [r7, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f7f7 f9a1 	bl	80004e4 <__aeabi_uldivmod>
 80091a2:	0002      	movs	r2, r0
 80091a4:	000b      	movs	r3, r1
 80091a6:	0013      	movs	r3, r2
 80091a8:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091ac:	23c0      	movs	r3, #192	@ 0xc0
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d309      	bcc.n	80091c8 <UART_SetConfig+0x228>
 80091b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091b6:	2380      	movs	r3, #128	@ 0x80
 80091b8:	035b      	lsls	r3, r3, #13
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d204      	bcs.n	80091c8 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091c4:	60da      	str	r2, [r3, #12]
 80091c6:	e006      	b.n	80091d6 <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 80091c8:	231f      	movs	r3, #31
 80091ca:	2220      	movs	r2, #32
 80091cc:	189b      	adds	r3, r3, r2
 80091ce:	19db      	adds	r3, r3, r7
 80091d0:	2201      	movs	r2, #1
 80091d2:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80091d4:	e09e      	b.n	8009314 <UART_SetConfig+0x374>
 80091d6:	e09d      	b.n	8009314 <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091da:	69da      	ldr	r2, [r3, #28]
 80091dc:	2380      	movs	r3, #128	@ 0x80
 80091de:	021b      	lsls	r3, r3, #8
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d14c      	bne.n	800927e <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80091e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091e6:	0018      	movs	r0, r3
 80091e8:	f7fe fe52 	bl	8007e90 <HAL_RCCEx_GetPeriphCLKFreq>
 80091ec:	0003      	movs	r3, r0
 80091ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80091f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d100      	bne.n	80091f8 <UART_SetConfig+0x258>
 80091f6:	e08d      	b.n	8009314 <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80091fc:	4b41      	ldr	r3, [pc, #260]	@ (8009304 <UART_SetConfig+0x364>)
 80091fe:	0052      	lsls	r2, r2, #1
 8009200:	5ad3      	ldrh	r3, [r2, r3]
 8009202:	0019      	movs	r1, r3
 8009204:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009206:	f7f6 ff9b 	bl	8000140 <__udivsi3>
 800920a:	0003      	movs	r3, r0
 800920c:	005a      	lsls	r2, r3, #1
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	085b      	lsrs	r3, r3, #1
 8009214:	18d2      	adds	r2, r2, r3
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	0019      	movs	r1, r3
 800921c:	0010      	movs	r0, r2
 800921e:	f7f6 ff8f 	bl	8000140 <__udivsi3>
 8009222:	0003      	movs	r3, r0
 8009224:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009228:	2b0f      	cmp	r3, #15
 800922a:	d921      	bls.n	8009270 <UART_SetConfig+0x2d0>
 800922c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800922e:	2380      	movs	r3, #128	@ 0x80
 8009230:	025b      	lsls	r3, r3, #9
 8009232:	429a      	cmp	r2, r3
 8009234:	d21c      	bcs.n	8009270 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009238:	b29a      	uxth	r2, r3
 800923a:	2012      	movs	r0, #18
 800923c:	2420      	movs	r4, #32
 800923e:	1903      	adds	r3, r0, r4
 8009240:	19db      	adds	r3, r3, r7
 8009242:	210f      	movs	r1, #15
 8009244:	438a      	bics	r2, r1
 8009246:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800924a:	085b      	lsrs	r3, r3, #1
 800924c:	b29b      	uxth	r3, r3
 800924e:	2207      	movs	r2, #7
 8009250:	4013      	ands	r3, r2
 8009252:	b299      	uxth	r1, r3
 8009254:	1903      	adds	r3, r0, r4
 8009256:	19db      	adds	r3, r3, r7
 8009258:	1902      	adds	r2, r0, r4
 800925a:	19d2      	adds	r2, r2, r7
 800925c:	8812      	ldrh	r2, [r2, #0]
 800925e:	430a      	orrs	r2, r1
 8009260:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	1902      	adds	r2, r0, r4
 8009268:	19d2      	adds	r2, r2, r7
 800926a:	8812      	ldrh	r2, [r2, #0]
 800926c:	60da      	str	r2, [r3, #12]
 800926e:	e051      	b.n	8009314 <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 8009270:	231f      	movs	r3, #31
 8009272:	2220      	movs	r2, #32
 8009274:	189b      	adds	r3, r3, r2
 8009276:	19db      	adds	r3, r3, r7
 8009278:	2201      	movs	r2, #1
 800927a:	701a      	strb	r2, [r3, #0]
 800927c:	e04a      	b.n	8009314 <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800927e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009280:	0018      	movs	r0, r3
 8009282:	f7fe fe05 	bl	8007e90 <HAL_RCCEx_GetPeriphCLKFreq>
 8009286:	0003      	movs	r3, r0
 8009288:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 800928a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928c:	2b00      	cmp	r3, #0
 800928e:	d041      	beq.n	8009314 <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009292:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009294:	4b1b      	ldr	r3, [pc, #108]	@ (8009304 <UART_SetConfig+0x364>)
 8009296:	0052      	lsls	r2, r2, #1
 8009298:	5ad3      	ldrh	r3, [r2, r3]
 800929a:	0019      	movs	r1, r3
 800929c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800929e:	f7f6 ff4f 	bl	8000140 <__udivsi3>
 80092a2:	0003      	movs	r3, r0
 80092a4:	001a      	movs	r2, r3
 80092a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	085b      	lsrs	r3, r3, #1
 80092ac:	18d2      	adds	r2, r2, r3
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	0019      	movs	r1, r3
 80092b4:	0010      	movs	r0, r2
 80092b6:	f7f6 ff43 	bl	8000140 <__udivsi3>
 80092ba:	0003      	movs	r3, r0
 80092bc:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092c0:	2b0f      	cmp	r3, #15
 80092c2:	d921      	bls.n	8009308 <UART_SetConfig+0x368>
 80092c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092c6:	2380      	movs	r3, #128	@ 0x80
 80092c8:	025b      	lsls	r3, r3, #9
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d21c      	bcs.n	8009308 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80092ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	60da      	str	r2, [r3, #12]
 80092d8:	e01c      	b.n	8009314 <UART_SetConfig+0x374>
 80092da:	46c0      	nop			@ (mov r8, r8)
 80092dc:	40008000 	.word	0x40008000
 80092e0:	cfff69f3 	.word	0xcfff69f3
 80092e4:	ffffcfff 	.word	0xffffcfff
 80092e8:	40008400 	.word	0x40008400
 80092ec:	40008c00 	.word	0x40008c00
 80092f0:	11fff4ff 	.word	0x11fff4ff
 80092f4:	40013800 	.word	0x40013800
 80092f8:	40004400 	.word	0x40004400
 80092fc:	40004800 	.word	0x40004800
 8009300:	40004c00 	.word	0x40004c00
 8009304:	0800e1bc 	.word	0x0800e1bc
      }
      else
      {
        ret = HAL_ERROR;
 8009308:	231f      	movs	r3, #31
 800930a:	2220      	movs	r2, #32
 800930c:	189b      	adds	r3, r3, r2
 800930e:	19db      	adds	r3, r3, r7
 8009310:	2201      	movs	r2, #1
 8009312:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009316:	226a      	movs	r2, #106	@ 0x6a
 8009318:	2101      	movs	r1, #1
 800931a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800931c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931e:	2268      	movs	r2, #104	@ 0x68
 8009320:	2101      	movs	r1, #1
 8009322:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009326:	2200      	movs	r2, #0
 8009328:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800932a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932c:	2200      	movs	r2, #0
 800932e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009330:	231f      	movs	r3, #31
 8009332:	2220      	movs	r2, #32
 8009334:	189b      	adds	r3, r3, r2
 8009336:	19db      	adds	r3, r3, r7
 8009338:	781b      	ldrb	r3, [r3, #0]
}
 800933a:	0018      	movs	r0, r3
 800933c:	46bd      	mov	sp, r7
 800933e:	b012      	add	sp, #72	@ 0x48
 8009340:	bdb0      	pop	{r4, r5, r7, pc}
 8009342:	46c0      	nop			@ (mov r8, r8)

08009344 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009350:	2208      	movs	r2, #8
 8009352:	4013      	ands	r3, r2
 8009354:	d00b      	beq.n	800936e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	4a4a      	ldr	r2, [pc, #296]	@ (8009488 <UART_AdvFeatureConfig+0x144>)
 800935e:	4013      	ands	r3, r2
 8009360:	0019      	movs	r1, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	430a      	orrs	r2, r1
 800936c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009372:	2201      	movs	r2, #1
 8009374:	4013      	ands	r3, r2
 8009376:	d00b      	beq.n	8009390 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	4a43      	ldr	r2, [pc, #268]	@ (800948c <UART_AdvFeatureConfig+0x148>)
 8009380:	4013      	ands	r3, r2
 8009382:	0019      	movs	r1, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	430a      	orrs	r2, r1
 800938e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009394:	2202      	movs	r2, #2
 8009396:	4013      	ands	r3, r2
 8009398:	d00b      	beq.n	80093b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	4a3b      	ldr	r2, [pc, #236]	@ (8009490 <UART_AdvFeatureConfig+0x14c>)
 80093a2:	4013      	ands	r3, r2
 80093a4:	0019      	movs	r1, r3
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b6:	2204      	movs	r2, #4
 80093b8:	4013      	ands	r3, r2
 80093ba:	d00b      	beq.n	80093d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	4a34      	ldr	r2, [pc, #208]	@ (8009494 <UART_AdvFeatureConfig+0x150>)
 80093c4:	4013      	ands	r3, r2
 80093c6:	0019      	movs	r1, r3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	430a      	orrs	r2, r1
 80093d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d8:	2210      	movs	r2, #16
 80093da:	4013      	ands	r3, r2
 80093dc:	d00b      	beq.n	80093f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	4a2c      	ldr	r2, [pc, #176]	@ (8009498 <UART_AdvFeatureConfig+0x154>)
 80093e6:	4013      	ands	r3, r2
 80093e8:	0019      	movs	r1, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	430a      	orrs	r2, r1
 80093f4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093fa:	2220      	movs	r2, #32
 80093fc:	4013      	ands	r3, r2
 80093fe:	d00b      	beq.n	8009418 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	4a25      	ldr	r2, [pc, #148]	@ (800949c <UART_AdvFeatureConfig+0x158>)
 8009408:	4013      	ands	r3, r2
 800940a:	0019      	movs	r1, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	430a      	orrs	r2, r1
 8009416:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800941c:	2240      	movs	r2, #64	@ 0x40
 800941e:	4013      	ands	r3, r2
 8009420:	d01d      	beq.n	800945e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	4a1d      	ldr	r2, [pc, #116]	@ (80094a0 <UART_AdvFeatureConfig+0x15c>)
 800942a:	4013      	ands	r3, r2
 800942c:	0019      	movs	r1, r3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	430a      	orrs	r2, r1
 8009438:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800943e:	2380      	movs	r3, #128	@ 0x80
 8009440:	035b      	lsls	r3, r3, #13
 8009442:	429a      	cmp	r2, r3
 8009444:	d10b      	bne.n	800945e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	4a15      	ldr	r2, [pc, #84]	@ (80094a4 <UART_AdvFeatureConfig+0x160>)
 800944e:	4013      	ands	r3, r2
 8009450:	0019      	movs	r1, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	430a      	orrs	r2, r1
 800945c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009462:	2280      	movs	r2, #128	@ 0x80
 8009464:	4013      	ands	r3, r2
 8009466:	d00b      	beq.n	8009480 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	4a0e      	ldr	r2, [pc, #56]	@ (80094a8 <UART_AdvFeatureConfig+0x164>)
 8009470:	4013      	ands	r3, r2
 8009472:	0019      	movs	r1, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	430a      	orrs	r2, r1
 800947e:	605a      	str	r2, [r3, #4]
  }
}
 8009480:	46c0      	nop			@ (mov r8, r8)
 8009482:	46bd      	mov	sp, r7
 8009484:	b002      	add	sp, #8
 8009486:	bd80      	pop	{r7, pc}
 8009488:	ffff7fff 	.word	0xffff7fff
 800948c:	fffdffff 	.word	0xfffdffff
 8009490:	fffeffff 	.word	0xfffeffff
 8009494:	fffbffff 	.word	0xfffbffff
 8009498:	ffffefff 	.word	0xffffefff
 800949c:	ffffdfff 	.word	0xffffdfff
 80094a0:	ffefffff 	.word	0xffefffff
 80094a4:	ff9fffff 	.word	0xff9fffff
 80094a8:	fff7ffff 	.word	0xfff7ffff

080094ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b092      	sub	sp, #72	@ 0x48
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2290      	movs	r2, #144	@ 0x90
 80094b8:	2100      	movs	r1, #0
 80094ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094bc:	f7fc fc54 	bl	8005d68 <HAL_GetTick>
 80094c0:	0003      	movs	r3, r0
 80094c2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2208      	movs	r2, #8
 80094cc:	4013      	ands	r3, r2
 80094ce:	2b08      	cmp	r3, #8
 80094d0:	d12d      	bne.n	800952e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d4:	2280      	movs	r2, #128	@ 0x80
 80094d6:	0391      	lsls	r1, r2, #14
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	4a47      	ldr	r2, [pc, #284]	@ (80095f8 <UART_CheckIdleState+0x14c>)
 80094dc:	9200      	str	r2, [sp, #0]
 80094de:	2200      	movs	r2, #0
 80094e0:	f000 f88e 	bl	8009600 <UART_WaitOnFlagUntilTimeout>
 80094e4:	1e03      	subs	r3, r0, #0
 80094e6:	d022      	beq.n	800952e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80094e8:	f3ef 8310 	mrs	r3, PRIMASK
 80094ec:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80094ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80094f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80094f2:	2301      	movs	r3, #1
 80094f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f8:	f383 8810 	msr	PRIMASK, r3
}
 80094fc:	46c0      	nop			@ (mov r8, r8)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2180      	movs	r1, #128	@ 0x80
 800950a:	438a      	bics	r2, r1
 800950c:	601a      	str	r2, [r3, #0]
 800950e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009514:	f383 8810 	msr	PRIMASK, r3
}
 8009518:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2288      	movs	r2, #136	@ 0x88
 800951e:	2120      	movs	r1, #32
 8009520:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2284      	movs	r2, #132	@ 0x84
 8009526:	2100      	movs	r1, #0
 8009528:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e060      	b.n	80095f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2204      	movs	r2, #4
 8009536:	4013      	ands	r3, r2
 8009538:	2b04      	cmp	r3, #4
 800953a:	d146      	bne.n	80095ca <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800953c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800953e:	2280      	movs	r2, #128	@ 0x80
 8009540:	03d1      	lsls	r1, r2, #15
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	4a2c      	ldr	r2, [pc, #176]	@ (80095f8 <UART_CheckIdleState+0x14c>)
 8009546:	9200      	str	r2, [sp, #0]
 8009548:	2200      	movs	r2, #0
 800954a:	f000 f859 	bl	8009600 <UART_WaitOnFlagUntilTimeout>
 800954e:	1e03      	subs	r3, r0, #0
 8009550:	d03b      	beq.n	80095ca <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009552:	f3ef 8310 	mrs	r3, PRIMASK
 8009556:	60fb      	str	r3, [r7, #12]
  return(result);
 8009558:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800955a:	637b      	str	r3, [r7, #52]	@ 0x34
 800955c:	2301      	movs	r3, #1
 800955e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	f383 8810 	msr	PRIMASK, r3
}
 8009566:	46c0      	nop			@ (mov r8, r8)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4922      	ldr	r1, [pc, #136]	@ (80095fc <UART_CheckIdleState+0x150>)
 8009574:	400a      	ands	r2, r1
 8009576:	601a      	str	r2, [r3, #0]
 8009578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800957a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f383 8810 	msr	PRIMASK, r3
}
 8009582:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009584:	f3ef 8310 	mrs	r3, PRIMASK
 8009588:	61bb      	str	r3, [r7, #24]
  return(result);
 800958a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800958c:	633b      	str	r3, [r7, #48]	@ 0x30
 800958e:	2301      	movs	r3, #1
 8009590:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	f383 8810 	msr	PRIMASK, r3
}
 8009598:	46c0      	nop			@ (mov r8, r8)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	689a      	ldr	r2, [r3, #8]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2101      	movs	r1, #1
 80095a6:	438a      	bics	r2, r1
 80095a8:	609a      	str	r2, [r3, #8]
 80095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095ae:	6a3b      	ldr	r3, [r7, #32]
 80095b0:	f383 8810 	msr	PRIMASK, r3
}
 80095b4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	228c      	movs	r2, #140	@ 0x8c
 80095ba:	2120      	movs	r1, #32
 80095bc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2284      	movs	r2, #132	@ 0x84
 80095c2:	2100      	movs	r1, #0
 80095c4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e012      	b.n	80095f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2288      	movs	r2, #136	@ 0x88
 80095ce:	2120      	movs	r1, #32
 80095d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	228c      	movs	r2, #140	@ 0x8c
 80095d6:	2120      	movs	r1, #32
 80095d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2284      	movs	r2, #132	@ 0x84
 80095ea:	2100      	movs	r1, #0
 80095ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	0018      	movs	r0, r3
 80095f2:	46bd      	mov	sp, r7
 80095f4:	b010      	add	sp, #64	@ 0x40
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	01ffffff 	.word	0x01ffffff
 80095fc:	fffffedf 	.word	0xfffffedf

08009600 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	603b      	str	r3, [r7, #0]
 800960c:	1dfb      	adds	r3, r7, #7
 800960e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009610:	e051      	b.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	3301      	adds	r3, #1
 8009616:	d04e      	beq.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009618:	f7fc fba6 	bl	8005d68 <HAL_GetTick>
 800961c:	0002      	movs	r2, r0
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	69ba      	ldr	r2, [r7, #24]
 8009624:	429a      	cmp	r2, r3
 8009626:	d302      	bcc.n	800962e <UART_WaitOnFlagUntilTimeout+0x2e>
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d101      	bne.n	8009632 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800962e:	2303      	movs	r3, #3
 8009630:	e051      	b.n	80096d6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2204      	movs	r2, #4
 800963a:	4013      	ands	r3, r2
 800963c:	d03b      	beq.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b80      	cmp	r3, #128	@ 0x80
 8009642:	d038      	beq.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	2b40      	cmp	r3, #64	@ 0x40
 8009648:	d035      	beq.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	69db      	ldr	r3, [r3, #28]
 8009650:	2208      	movs	r2, #8
 8009652:	4013      	ands	r3, r2
 8009654:	2b08      	cmp	r3, #8
 8009656:	d111      	bne.n	800967c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2208      	movs	r2, #8
 800965e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	0018      	movs	r0, r3
 8009664:	f000 f83c 	bl	80096e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2290      	movs	r2, #144	@ 0x90
 800966c:	2108      	movs	r1, #8
 800966e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2284      	movs	r2, #132	@ 0x84
 8009674:	2100      	movs	r1, #0
 8009676:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	e02c      	b.n	80096d6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	69da      	ldr	r2, [r3, #28]
 8009682:	2380      	movs	r3, #128	@ 0x80
 8009684:	011b      	lsls	r3, r3, #4
 8009686:	401a      	ands	r2, r3
 8009688:	2380      	movs	r3, #128	@ 0x80
 800968a:	011b      	lsls	r3, r3, #4
 800968c:	429a      	cmp	r2, r3
 800968e:	d112      	bne.n	80096b6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2280      	movs	r2, #128	@ 0x80
 8009696:	0112      	lsls	r2, r2, #4
 8009698:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	0018      	movs	r0, r3
 800969e:	f000 f81f 	bl	80096e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2290      	movs	r2, #144	@ 0x90
 80096a6:	2120      	movs	r1, #32
 80096a8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2284      	movs	r2, #132	@ 0x84
 80096ae:	2100      	movs	r1, #0
 80096b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80096b2:	2303      	movs	r3, #3
 80096b4:	e00f      	b.n	80096d6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	69db      	ldr	r3, [r3, #28]
 80096bc:	68ba      	ldr	r2, [r7, #8]
 80096be:	4013      	ands	r3, r2
 80096c0:	68ba      	ldr	r2, [r7, #8]
 80096c2:	1ad3      	subs	r3, r2, r3
 80096c4:	425a      	negs	r2, r3
 80096c6:	4153      	adcs	r3, r2
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	001a      	movs	r2, r3
 80096cc:	1dfb      	adds	r3, r7, #7
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d09e      	beq.n	8009612 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	0018      	movs	r0, r3
 80096d8:	46bd      	mov	sp, r7
 80096da:	b004      	add	sp, #16
 80096dc:	bd80      	pop	{r7, pc}
	...

080096e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b08e      	sub	sp, #56	@ 0x38
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80096e8:	f3ef 8310 	mrs	r3, PRIMASK
 80096ec:	617b      	str	r3, [r7, #20]
  return(result);
 80096ee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f2:	2301      	movs	r3, #1
 80096f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	f383 8810 	msr	PRIMASK, r3
}
 80096fc:	46c0      	nop			@ (mov r8, r8)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4926      	ldr	r1, [pc, #152]	@ (80097a4 <UART_EndRxTransfer+0xc4>)
 800970a:	400a      	ands	r2, r1
 800970c:	601a      	str	r2, [r3, #0]
 800970e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009710:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	f383 8810 	msr	PRIMASK, r3
}
 8009718:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800971a:	f3ef 8310 	mrs	r3, PRIMASK
 800971e:	623b      	str	r3, [r7, #32]
  return(result);
 8009720:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009722:	633b      	str	r3, [r7, #48]	@ 0x30
 8009724:	2301      	movs	r3, #1
 8009726:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800972a:	f383 8810 	msr	PRIMASK, r3
}
 800972e:	46c0      	nop			@ (mov r8, r8)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689a      	ldr	r2, [r3, #8]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	491b      	ldr	r1, [pc, #108]	@ (80097a8 <UART_EndRxTransfer+0xc8>)
 800973c:	400a      	ands	r2, r1
 800973e:	609a      	str	r2, [r3, #8]
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009746:	f383 8810 	msr	PRIMASK, r3
}
 800974a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009750:	2b01      	cmp	r3, #1
 8009752:	d118      	bne.n	8009786 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009754:	f3ef 8310 	mrs	r3, PRIMASK
 8009758:	60bb      	str	r3, [r7, #8]
  return(result);
 800975a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800975c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800975e:	2301      	movs	r3, #1
 8009760:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f383 8810 	msr	PRIMASK, r3
}
 8009768:	46c0      	nop			@ (mov r8, r8)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2110      	movs	r1, #16
 8009776:	438a      	bics	r2, r1
 8009778:	601a      	str	r2, [r3, #0]
 800977a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800977c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	f383 8810 	msr	PRIMASK, r3
}
 8009784:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	228c      	movs	r2, #140	@ 0x8c
 800978a:	2120      	movs	r1, #32
 800978c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800979a:	46c0      	nop			@ (mov r8, r8)
 800979c:	46bd      	mov	sp, r7
 800979e:	b00e      	add	sp, #56	@ 0x38
 80097a0:	bd80      	pop	{r7, pc}
 80097a2:	46c0      	nop			@ (mov r8, r8)
 80097a4:	fffffedf 	.word	0xfffffedf
 80097a8:	effffffe 	.word	0xeffffffe

080097ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2284      	movs	r2, #132	@ 0x84
 80097b8:	5c9b      	ldrb	r3, [r3, r2]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d101      	bne.n	80097c2 <HAL_UARTEx_DisableFifoMode+0x16>
 80097be:	2302      	movs	r3, #2
 80097c0:	e027      	b.n	8009812 <HAL_UARTEx_DisableFifoMode+0x66>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2284      	movs	r2, #132	@ 0x84
 80097c6:	2101      	movs	r1, #1
 80097c8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2288      	movs	r2, #136	@ 0x88
 80097ce:	2124      	movs	r1, #36	@ 0x24
 80097d0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2101      	movs	r1, #1
 80097e6:	438a      	bics	r2, r1
 80097e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4a0b      	ldr	r2, [pc, #44]	@ (800981c <HAL_UARTEx_DisableFifoMode+0x70>)
 80097ee:	4013      	ands	r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68fa      	ldr	r2, [r7, #12]
 80097fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2288      	movs	r2, #136	@ 0x88
 8009804:	2120      	movs	r1, #32
 8009806:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2284      	movs	r2, #132	@ 0x84
 800980c:	2100      	movs	r1, #0
 800980e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	0018      	movs	r0, r3
 8009814:	46bd      	mov	sp, r7
 8009816:	b004      	add	sp, #16
 8009818:	bd80      	pop	{r7, pc}
 800981a:	46c0      	nop			@ (mov r8, r8)
 800981c:	dfffffff 	.word	0xdfffffff

08009820 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2284      	movs	r2, #132	@ 0x84
 800982e:	5c9b      	ldrb	r3, [r3, r2]
 8009830:	2b01      	cmp	r3, #1
 8009832:	d101      	bne.n	8009838 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009834:	2302      	movs	r3, #2
 8009836:	e02e      	b.n	8009896 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2284      	movs	r2, #132	@ 0x84
 800983c:	2101      	movs	r1, #1
 800983e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2288      	movs	r2, #136	@ 0x88
 8009844:	2124      	movs	r1, #36	@ 0x24
 8009846:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2101      	movs	r1, #1
 800985c:	438a      	bics	r2, r1
 800985e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	08d9      	lsrs	r1, r3, #3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	683a      	ldr	r2, [r7, #0]
 8009870:	430a      	orrs	r2, r1
 8009872:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	0018      	movs	r0, r3
 8009878:	f000 f854 	bl	8009924 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2288      	movs	r2, #136	@ 0x88
 8009888:	2120      	movs	r1, #32
 800988a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2284      	movs	r2, #132	@ 0x84
 8009890:	2100      	movs	r1, #0
 8009892:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	0018      	movs	r0, r3
 8009898:	46bd      	mov	sp, r7
 800989a:	b004      	add	sp, #16
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2284      	movs	r2, #132	@ 0x84
 80098ae:	5c9b      	ldrb	r3, [r3, r2]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d101      	bne.n	80098b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80098b4:	2302      	movs	r3, #2
 80098b6:	e02f      	b.n	8009918 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2284      	movs	r2, #132	@ 0x84
 80098bc:	2101      	movs	r1, #1
 80098be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2288      	movs	r2, #136	@ 0x88
 80098c4:	2124      	movs	r1, #36	@ 0x24
 80098c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2101      	movs	r1, #1
 80098dc:	438a      	bics	r2, r1
 80098de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	4a0e      	ldr	r2, [pc, #56]	@ (8009920 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80098e8:	4013      	ands	r3, r2
 80098ea:	0019      	movs	r1, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	683a      	ldr	r2, [r7, #0]
 80098f2:	430a      	orrs	r2, r1
 80098f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	0018      	movs	r0, r3
 80098fa:	f000 f813 	bl	8009924 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2288      	movs	r2, #136	@ 0x88
 800990a:	2120      	movs	r1, #32
 800990c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2284      	movs	r2, #132	@ 0x84
 8009912:	2100      	movs	r1, #0
 8009914:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	0018      	movs	r0, r3
 800991a:	46bd      	mov	sp, r7
 800991c:	b004      	add	sp, #16
 800991e:	bd80      	pop	{r7, pc}
 8009920:	f1ffffff 	.word	0xf1ffffff

08009924 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009930:	2b00      	cmp	r3, #0
 8009932:	d108      	bne.n	8009946 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	226a      	movs	r2, #106	@ 0x6a
 8009938:	2101      	movs	r1, #1
 800993a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2268      	movs	r2, #104	@ 0x68
 8009940:	2101      	movs	r1, #1
 8009942:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009944:	e043      	b.n	80099ce <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009946:	260f      	movs	r6, #15
 8009948:	19bb      	adds	r3, r7, r6
 800994a:	2208      	movs	r2, #8
 800994c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800994e:	200e      	movs	r0, #14
 8009950:	183b      	adds	r3, r7, r0
 8009952:	2208      	movs	r2, #8
 8009954:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	0e5b      	lsrs	r3, r3, #25
 800995e:	b2da      	uxtb	r2, r3
 8009960:	240d      	movs	r4, #13
 8009962:	193b      	adds	r3, r7, r4
 8009964:	2107      	movs	r1, #7
 8009966:	400a      	ands	r2, r1
 8009968:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	0f5b      	lsrs	r3, r3, #29
 8009972:	b2da      	uxtb	r2, r3
 8009974:	250c      	movs	r5, #12
 8009976:	197b      	adds	r3, r7, r5
 8009978:	2107      	movs	r1, #7
 800997a:	400a      	ands	r2, r1
 800997c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800997e:	183b      	adds	r3, r7, r0
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	197a      	adds	r2, r7, r5
 8009984:	7812      	ldrb	r2, [r2, #0]
 8009986:	4914      	ldr	r1, [pc, #80]	@ (80099d8 <UARTEx_SetNbDataToProcess+0xb4>)
 8009988:	5c8a      	ldrb	r2, [r1, r2]
 800998a:	435a      	muls	r2, r3
 800998c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800998e:	197b      	adds	r3, r7, r5
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	4a12      	ldr	r2, [pc, #72]	@ (80099dc <UARTEx_SetNbDataToProcess+0xb8>)
 8009994:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009996:	0019      	movs	r1, r3
 8009998:	f7f6 fc5c 	bl	8000254 <__divsi3>
 800999c:	0003      	movs	r3, r0
 800999e:	b299      	uxth	r1, r3
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	226a      	movs	r2, #106	@ 0x6a
 80099a4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099a6:	19bb      	adds	r3, r7, r6
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	193a      	adds	r2, r7, r4
 80099ac:	7812      	ldrb	r2, [r2, #0]
 80099ae:	490a      	ldr	r1, [pc, #40]	@ (80099d8 <UARTEx_SetNbDataToProcess+0xb4>)
 80099b0:	5c8a      	ldrb	r2, [r1, r2]
 80099b2:	435a      	muls	r2, r3
 80099b4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80099b6:	193b      	adds	r3, r7, r4
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4a08      	ldr	r2, [pc, #32]	@ (80099dc <UARTEx_SetNbDataToProcess+0xb8>)
 80099bc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099be:	0019      	movs	r1, r3
 80099c0:	f7f6 fc48 	bl	8000254 <__divsi3>
 80099c4:	0003      	movs	r3, r0
 80099c6:	b299      	uxth	r1, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2268      	movs	r2, #104	@ 0x68
 80099cc:	5299      	strh	r1, [r3, r2]
}
 80099ce:	46c0      	nop			@ (mov r8, r8)
 80099d0:	46bd      	mov	sp, r7
 80099d2:	b005      	add	sp, #20
 80099d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099d6:	46c0      	nop			@ (mov r8, r8)
 80099d8:	0800e1d4 	.word	0x0800e1d4
 80099dc:	0800e1dc 	.word	0x0800e1dc

080099e0 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80099e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 80099e8:	230e      	movs	r3, #14
 80099ea:	18fb      	adds	r3, r7, r3
 80099ec:	2205      	movs	r2, #5
 80099ee:	701a      	strb	r2, [r3, #0]
    uint8_t chip_id = 0;
 80099f0:	230d      	movs	r3, #13
 80099f2:	18fb      	adds	r3, r7, r3
 80099f4:	2200      	movs	r2, #0
 80099f6:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80099f8:	250f      	movs	r5, #15
 80099fa:	197c      	adds	r4, r7, r5
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	0018      	movs	r0, r3
 8009a00:	f001 fa2b 	bl	800ae5a <null_ptr_check>
 8009a04:	0003      	movs	r3, r0
 8009a06:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009a08:	197b      	adds	r3, r7, r5
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	b25b      	sxtb	r3, r3
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d154      	bne.n	8009abc <bme280_init+0xdc>
    {
        while (try_count)
 8009a12:	e043      	b.n	8009a9c <bme280_init+0xbc>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev); // 0xD0
 8009a14:	250f      	movs	r5, #15
 8009a16:	197c      	adds	r4, r7, r5
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	260d      	movs	r6, #13
 8009a1c:	19b9      	adds	r1, r7, r6
 8009a1e:	2201      	movs	r2, #1
 8009a20:	20d0      	movs	r0, #208	@ 0xd0
 8009a22:	f000 f855 	bl	8009ad0 <bme280_get_regs>
 8009a26:	0003      	movs	r3, r0
 8009a28:	7023      	strb	r3, [r4, #0]
            printf("bme280 chip_id = %x\n", chip_id);
 8009a2a:	0034      	movs	r4, r6
 8009a2c:	193b      	adds	r3, r7, r4
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	001a      	movs	r2, r3
 8009a32:	4b26      	ldr	r3, [pc, #152]	@ (8009acc <bme280_init+0xec>)
 8009a34:	0011      	movs	r1, r2
 8009a36:	0018      	movs	r0, r3
 8009a38:	f7fb fdf2 	bl	8005620 <printf_>
            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8009a3c:	0029      	movs	r1, r5
 8009a3e:	187b      	adds	r3, r7, r1
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	b25b      	sxtb	r3, r3
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d11c      	bne.n	8009a82 <bme280_init+0xa2>
 8009a48:	193b      	adds	r3, r7, r4
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	2b60      	cmp	r3, #96	@ 0x60
 8009a4e:	d118      	bne.n	8009a82 <bme280_init+0xa2>
            {
                dev->chip_id = chip_id;
 8009a50:	193b      	adds	r3, r7, r4
 8009a52:	781a      	ldrb	r2, [r3, #0]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 8009a58:	000d      	movs	r5, r1
 8009a5a:	187c      	adds	r4, r7, r1
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	0018      	movs	r0, r3
 8009a60:	f000 fa05 	bl	8009e6e <bme280_soft_reset>
 8009a64:	0003      	movs	r3, r0
 8009a66:	7023      	strb	r3, [r4, #0]

                if (rslt == BME280_OK)
 8009a68:	197b      	adds	r3, r7, r5
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	b25b      	sxtb	r3, r3
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d11a      	bne.n	8009aa8 <bme280_init+0xc8>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8009a72:	197c      	adds	r4, r7, r5
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	0018      	movs	r0, r3
 8009a78:	f001 f840 	bl	800aafc <get_calib_data>
 8009a7c:	0003      	movs	r3, r0
 8009a7e:	7023      	strb	r3, [r4, #0]
                }

                break;
 8009a80:	e012      	b.n	8009aa8 <bme280_init+0xc8>
            }

            /* Wait for 1 ms */
            dev->delay_us(1, dev->intf_ptr);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	695a      	ldr	r2, [r3, #20]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	0019      	movs	r1, r3
 8009a8c:	2001      	movs	r0, #1
 8009a8e:	4790      	blx	r2
            --try_count;
 8009a90:	220e      	movs	r2, #14
 8009a92:	18bb      	adds	r3, r7, r2
 8009a94:	18ba      	adds	r2, r7, r2
 8009a96:	7812      	ldrb	r2, [r2, #0]
 8009a98:	3a01      	subs	r2, #1
 8009a9a:	701a      	strb	r2, [r3, #0]
        while (try_count)
 8009a9c:	230e      	movs	r3, #14
 8009a9e:	18fb      	adds	r3, r7, r3
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1b6      	bne.n	8009a14 <bme280_init+0x34>
 8009aa6:	e000      	b.n	8009aaa <bme280_init+0xca>
                break;
 8009aa8:	46c0      	nop			@ (mov r8, r8)
        }

        /* Chip id check failed */
        if (!try_count)
 8009aaa:	230e      	movs	r3, #14
 8009aac:	18fb      	adds	r3, r7, r3
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d103      	bne.n	8009abc <bme280_init+0xdc>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 8009ab4:	230f      	movs	r3, #15
 8009ab6:	18fb      	adds	r3, r7, r3
 8009ab8:	22fe      	movs	r2, #254	@ 0xfe
 8009aba:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 8009abc:	230f      	movs	r3, #15
 8009abe:	18fb      	adds	r3, r7, r3
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	b25b      	sxtb	r3, r3
}
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	b005      	add	sp, #20
 8009aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009acc:	0800de80 	.word	0x0800de80

08009ad0 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme280_dev *dev)
{
 8009ad0:	b5b0      	push	{r4, r5, r7, lr}
 8009ad2:	b086      	sub	sp, #24
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	60b9      	str	r1, [r7, #8]
 8009ad8:	0011      	movs	r1, r2
 8009ada:	607b      	str	r3, [r7, #4]
 8009adc:	240f      	movs	r4, #15
 8009ade:	193b      	adds	r3, r7, r4
 8009ae0:	1c02      	adds	r2, r0, #0
 8009ae2:	701a      	strb	r2, [r3, #0]
 8009ae4:	230c      	movs	r3, #12
 8009ae6:	18fb      	adds	r3, r7, r3
 8009ae8:	1c0a      	adds	r2, r1, #0
 8009aea:	801a      	strh	r2, [r3, #0]
    volatile int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	0018      	movs	r0, r3
 8009af0:	f001 f9b3 	bl	800ae5a <null_ptr_check>
 8009af4:	0003      	movs	r3, r0
 8009af6:	001a      	movs	r2, r3
 8009af8:	2117      	movs	r1, #23
 8009afa:	187b      	adds	r3, r7, r1
 8009afc:	701a      	strb	r2, [r3, #0]

    /* Proceed if null check is fine */
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009afe:	187b      	adds	r3, r7, r1
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	b25b      	sxtb	r3, r3
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d129      	bne.n	8009b5c <bme280_get_regs+0x8c>
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d026      	beq.n	8009b5c <bme280_get_regs+0x8c>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	7a1b      	ldrb	r3, [r3, #8]
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d006      	beq.n	8009b24 <bme280_get_regs+0x54>
        {
            reg_addr = reg_addr | 0x80;
 8009b16:	193b      	adds	r3, r7, r4
 8009b18:	193a      	adds	r2, r7, r4
 8009b1a:	7812      	ldrb	r2, [r2, #0]
 8009b1c:	2180      	movs	r1, #128	@ 0x80
 8009b1e:	4249      	negs	r1, r1
 8009b20:	430a      	orrs	r2, r1
 8009b22:	701a      	strb	r2, [r3, #0]

        /* Read the data  */
        /*  void *intf_ptr;Interface function pointer used to enable the device address for I2C
                            and chip selection for SPI */

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	68dc      	ldr	r4, [r3, #12]
 8009b28:	230c      	movs	r3, #12
 8009b2a:	18fb      	adds	r3, r7, r3
 8009b2c:	881a      	ldrh	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	685d      	ldr	r5, [r3, #4]
 8009b32:	68b9      	ldr	r1, [r7, #8]
 8009b34:	230f      	movs	r3, #15
 8009b36:	18fb      	adds	r3, r7, r3
 8009b38:	7818      	ldrb	r0, [r3, #0]
 8009b3a:	002b      	movs	r3, r5
 8009b3c:	47a0      	blx	r4
 8009b3e:	0003      	movs	r3, r0
 8009b40:	0019      	movs	r1, r3
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2245      	movs	r2, #69	@ 0x45
 8009b46:	5499      	strb	r1, [r3, r2]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2245      	movs	r2, #69	@ 0x45
 8009b4c:	569b      	ldrsb	r3, [r3, r2]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d008      	beq.n	8009b64 <bme280_get_regs+0x94>
        {
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009b52:	2317      	movs	r3, #23
 8009b54:	18fb      	adds	r3, r7, r3
 8009b56:	22fc      	movs	r2, #252	@ 0xfc
 8009b58:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009b5a:	e003      	b.n	8009b64 <bme280_get_regs+0x94>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009b5c:	2317      	movs	r3, #23
 8009b5e:	18fb      	adds	r3, r7, r3
 8009b60:	22ff      	movs	r2, #255	@ 0xff
 8009b62:	701a      	strb	r2, [r3, #0]
    }
    //	printf("result => %d\n", rslt);
    return rslt;
 8009b64:	2317      	movs	r3, #23
 8009b66:	18fb      	adds	r3, r7, r3
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	b25b      	sxtb	r3, r3
}
 8009b6c:	0018      	movs	r0, r3
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	b006      	add	sp, #24
 8009b72:	bdb0      	pop	{r4, r5, r7, pc}

08009b74 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme280_dev *dev)
{
 8009b74:	b5b0      	push	{r4, r5, r7, lr}
 8009b76:	b08c      	sub	sp, #48	@ 0x30
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	603b      	str	r3, [r7, #0]
 8009b80:	1dfb      	adds	r3, r7, #7
 8009b82:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 8009b84:	1dfb      	adds	r3, r7, #7
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	2b0a      	cmp	r3, #10
 8009b8a:	d902      	bls.n	8009b92 <bme280_set_regs+0x1e>
    {
        len = 10;
 8009b8c:	1dfb      	adds	r3, r7, #7
 8009b8e:	220a      	movs	r2, #10
 8009b90:	701a      	strb	r2, [r3, #0]

    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009b92:	252f      	movs	r5, #47	@ 0x2f
 8009b94:	197c      	adds	r4, r7, r5
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	0018      	movs	r0, r3
 8009b9a:	f001 f95e 	bl	800ae5a <null_ptr_check>
 8009b9e:	0003      	movs	r3, r0
 8009ba0:	7023      	strb	r3, [r4, #0]

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8009ba2:	197b      	adds	r3, r7, r5
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	b25b      	sxtb	r3, r3
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d000      	beq.n	8009bae <bme280_set_regs+0x3a>
 8009bac:	e06c      	b.n	8009c88 <bme280_set_regs+0x114>
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d069      	beq.n	8009c88 <bme280_set_regs+0x114>
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d066      	beq.n	8009c88 <bme280_set_regs+0x114>
    {
        if (len != 0)
 8009bba:	1dfb      	adds	r3, r7, #7
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d05d      	beq.n	8009c7e <bme280_set_regs+0x10a>
        {
            temp_buff[0] = reg_data[0];
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	781a      	ldrb	r2, [r3, #0]
 8009bc6:	2314      	movs	r3, #20
 8009bc8:	18fb      	adds	r3, r7, r3
 8009bca:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	7a1b      	ldrb	r3, [r3, #8]
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d01e      	beq.n	8009c12 <bme280_set_regs+0x9e>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009bd4:	232b      	movs	r3, #43	@ 0x2b
 8009bd6:	18fb      	adds	r3, r7, r3
 8009bd8:	2200      	movs	r2, #0
 8009bda:	701a      	strb	r2, [r3, #0]
 8009bdc:	e012      	b.n	8009c04 <bme280_set_regs+0x90>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8009bde:	202b      	movs	r0, #43	@ 0x2b
 8009be0:	183b      	adds	r3, r7, r0
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	18d3      	adds	r3, r2, r3
 8009be8:	781a      	ldrb	r2, [r3, #0]
 8009bea:	183b      	adds	r3, r7, r0
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	68f9      	ldr	r1, [r7, #12]
 8009bf0:	18cb      	adds	r3, r1, r3
 8009bf2:	217f      	movs	r1, #127	@ 0x7f
 8009bf4:	400a      	ands	r2, r1
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009bfa:	183b      	adds	r3, r7, r0
 8009bfc:	781a      	ldrb	r2, [r3, #0]
 8009bfe:	183b      	adds	r3, r7, r0
 8009c00:	3201      	adds	r2, #1
 8009c02:	701a      	strb	r2, [r3, #0]
 8009c04:	232b      	movs	r3, #43	@ 0x2b
 8009c06:	18fa      	adds	r2, r7, r3
 8009c08:	1dfb      	adds	r3, r7, #7
 8009c0a:	7812      	ldrb	r2, [r2, #0]
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d3e5      	bcc.n	8009bde <bme280_set_regs+0x6a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8009c12:	1dfb      	adds	r3, r7, #7
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d911      	bls.n	8009c3e <bme280_set_regs+0xca>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8009c1a:	1dfb      	adds	r3, r7, #7
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	2114      	movs	r1, #20
 8009c22:	1879      	adds	r1, r7, r1
 8009c24:	68f8      	ldr	r0, [r7, #12]
 8009c26:	f000 ffb5 	bl	800ab94 <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 8009c2a:	1dfb      	adds	r3, r7, #7
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	b29b      	uxth	r3, r3
 8009c30:	18db      	adds	r3, r3, r3
 8009c32:	b29a      	uxth	r2, r3
 8009c34:	232c      	movs	r3, #44	@ 0x2c
 8009c36:	18fb      	adds	r3, r7, r3
 8009c38:	3a01      	subs	r2, #1
 8009c3a:	801a      	strh	r2, [r3, #0]
 8009c3c:	e004      	b.n	8009c48 <bme280_set_regs+0xd4>
            }
            else
            {
                temp_len = len;
 8009c3e:	232c      	movs	r3, #44	@ 0x2c
 8009c40:	18fb      	adds	r3, r7, r3
 8009c42:	1dfa      	adds	r2, r7, #7
 8009c44:	7812      	ldrb	r2, [r2, #0]
 8009c46:	801a      	strh	r2, [r3, #0]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	691c      	ldr	r4, [r3, #16]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	7818      	ldrb	r0, [r3, #0]
 8009c50:	232c      	movs	r3, #44	@ 0x2c
 8009c52:	18fb      	adds	r3, r7, r3
 8009c54:	881a      	ldrh	r2, [r3, #0]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	2114      	movs	r1, #20
 8009c5c:	1879      	adds	r1, r7, r1
 8009c5e:	47a0      	blx	r4
 8009c60:	0003      	movs	r3, r0
 8009c62:	0019      	movs	r1, r3
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	2245      	movs	r2, #69	@ 0x45
 8009c68:	5499      	strb	r1, [r3, r2]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2245      	movs	r2, #69	@ 0x45
 8009c6e:	569b      	ldrsb	r3, [r3, r2]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00e      	beq.n	8009c92 <bme280_set_regs+0x11e>
            {
                rslt = BME280_E_COMM_FAIL;
 8009c74:	232f      	movs	r3, #47	@ 0x2f
 8009c76:	18fb      	adds	r3, r7, r3
 8009c78:	22fc      	movs	r2, #252	@ 0xfc
 8009c7a:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009c7c:	e009      	b.n	8009c92 <bme280_set_regs+0x11e>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 8009c7e:	232f      	movs	r3, #47	@ 0x2f
 8009c80:	18fb      	adds	r3, r7, r3
 8009c82:	22fd      	movs	r2, #253	@ 0xfd
 8009c84:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009c86:	e004      	b.n	8009c92 <bme280_set_regs+0x11e>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009c88:	232f      	movs	r3, #47	@ 0x2f
 8009c8a:	18fb      	adds	r3, r7, r3
 8009c8c:	22ff      	movs	r2, #255	@ 0xff
 8009c8e:	701a      	strb	r2, [r3, #0]
 8009c90:	e000      	b.n	8009c94 <bme280_set_regs+0x120>
        if (len != 0)
 8009c92:	46c0      	nop			@ (mov r8, r8)
    }

    return rslt;
 8009c94:	232f      	movs	r3, #47	@ 0x2f
 8009c96:	18fb      	adds	r3, r7, r3
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	b25b      	sxtb	r3, r3
}
 8009c9c:	0018      	movs	r0, r3
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	b00c      	add	sp, #48	@ 0x30
 8009ca2:	bdb0      	pop	{r4, r5, r7, pc}

08009ca4 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, struct bme280_dev *dev)
{
 8009ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ca6:	b085      	sub	sp, #20
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	0002      	movs	r2, r0
 8009cac:	6039      	str	r1, [r7, #0]
 8009cae:	1dfb      	adds	r3, r7, #7
 8009cb0:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009cb2:	250f      	movs	r5, #15
 8009cb4:	197c      	adds	r4, r7, r5
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	0018      	movs	r0, r3
 8009cba:	f001 f8ce 	bl	800ae5a <null_ptr_check>
 8009cbe:	0003      	movs	r3, r0
 8009cc0:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009cc2:	197b      	adds	r3, r7, r5
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	b25b      	sxtb	r3, r3
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d14e      	bne.n	8009d6a <bme280_set_sensor_settings+0xc6>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8009ccc:	197c      	adds	r4, r7, r5
 8009cce:	683a      	ldr	r2, [r7, #0]
 8009cd0:	260e      	movs	r6, #14
 8009cd2:	19bb      	adds	r3, r7, r6
 8009cd4:	0011      	movs	r1, r2
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	f000 f896 	bl	8009e08 <bme280_get_sensor_mode>
 8009cdc:	0003      	movs	r3, r0
 8009cde:	7023      	strb	r3, [r4, #0]

        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8009ce0:	002a      	movs	r2, r5
 8009ce2:	18bb      	adds	r3, r7, r2
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	b25b      	sxtb	r3, r3
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d10a      	bne.n	8009d02 <bme280_set_sensor_settings+0x5e>
 8009cec:	19bb      	adds	r3, r7, r6
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d006      	beq.n	8009d02 <bme280_set_sensor_settings+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009cf4:	18bc      	adds	r4, r7, r2
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	0018      	movs	r0, r3
 8009cfa:	f000 fc78 	bl	800a5ee <put_device_to_sleep>
 8009cfe:	0003      	movs	r3, r0
 8009d00:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME280_OK)
 8009d02:	240f      	movs	r4, #15
 8009d04:	193b      	adds	r3, r7, r4
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	b25b      	sxtb	r3, r3
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d12d      	bne.n	8009d6a <bme280_set_sensor_settings+0xc6>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8009d0e:	1dfb      	adds	r3, r7, #7
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	0019      	movs	r1, r3
 8009d14:	2007      	movs	r0, #7
 8009d16:	f001 f87c 	bl	800ae12 <are_settings_changed>
 8009d1a:	1e03      	subs	r3, r0, #0
 8009d1c:	d00b      	beq.n	8009d36 <bme280_set_sensor_settings+0x92>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	3340      	adds	r3, #64	@ 0x40
 8009d22:	0019      	movs	r1, r3
 8009d24:	193c      	adds	r4, r7, r4
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	1dfb      	adds	r3, r7, #7
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	0018      	movs	r0, r3
 8009d2e:	f000 fa75 	bl	800a21c <set_osr_settings>
 8009d32:	0003      	movs	r3, r0
 8009d34:	7023      	strb	r3, [r4, #0]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8009d36:	240f      	movs	r4, #15
 8009d38:	193b      	adds	r3, r7, r4
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	b25b      	sxtb	r3, r3
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d113      	bne.n	8009d6a <bme280_set_sensor_settings+0xc6>
 8009d42:	1dfb      	adds	r3, r7, #7
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	0019      	movs	r1, r3
 8009d48:	2018      	movs	r0, #24
 8009d4a:	f001 f862 	bl	800ae12 <are_settings_changed>
 8009d4e:	1e03      	subs	r3, r0, #0
 8009d50:	d00b      	beq.n	8009d6a <bme280_set_sensor_settings+0xc6>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	3340      	adds	r3, #64	@ 0x40
 8009d56:	0019      	movs	r1, r3
 8009d58:	193c      	adds	r4, r7, r4
 8009d5a:	683a      	ldr	r2, [r7, #0]
 8009d5c:	1dfb      	adds	r3, r7, #7
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	0018      	movs	r0, r3
 8009d62:	f000 fb21 	bl	800a3a8 <set_filter_standby_settings>
 8009d66:	0003      	movs	r3, r0
 8009d68:	7023      	strb	r3, [r4, #0]
            }
        }
    }

    return rslt;
 8009d6a:	230f      	movs	r3, #15
 8009d6c:	18fb      	adds	r3, r7, r3
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	b25b      	sxtb	r3, r3
}
 8009d72:	0018      	movs	r0, r3
 8009d74:	46bd      	mov	sp, r7
 8009d76:	b005      	add	sp, #20
 8009d78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d7a <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8009d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d7c:	b085      	sub	sp, #20
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	0002      	movs	r2, r0
 8009d82:	6039      	str	r1, [r7, #0]
 8009d84:	1dfb      	adds	r3, r7, #7
 8009d86:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009d88:	250f      	movs	r5, #15
 8009d8a:	197c      	adds	r4, r7, r5
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	0018      	movs	r0, r3
 8009d90:	f001 f863 	bl	800ae5a <null_ptr_check>
 8009d94:	0003      	movs	r3, r0
 8009d96:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8009d98:	197b      	adds	r3, r7, r5
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	b25b      	sxtb	r3, r3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d12a      	bne.n	8009df8 <bme280_set_sensor_mode+0x7e>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8009da2:	197c      	adds	r4, r7, r5
 8009da4:	683a      	ldr	r2, [r7, #0]
 8009da6:	260e      	movs	r6, #14
 8009da8:	19bb      	adds	r3, r7, r6
 8009daa:	0011      	movs	r1, r2
 8009dac:	0018      	movs	r0, r3
 8009dae:	f000 f82b 	bl	8009e08 <bme280_get_sensor_mode>
 8009db2:	0003      	movs	r3, r0
 8009db4:	7023      	strb	r3, [r4, #0]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8009db6:	002a      	movs	r2, r5
 8009db8:	18bb      	adds	r3, r7, r2
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	b25b      	sxtb	r3, r3
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10a      	bne.n	8009dd8 <bme280_set_sensor_mode+0x5e>
 8009dc2:	19bb      	adds	r3, r7, r6
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d006      	beq.n	8009dd8 <bme280_set_sensor_mode+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009dca:	18bc      	adds	r4, r7, r2
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	0018      	movs	r0, r3
 8009dd0:	f000 fc0d 	bl	800a5ee <put_device_to_sleep>
 8009dd4:	0003      	movs	r3, r0
 8009dd6:	7023      	strb	r3, [r4, #0]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 8009dd8:	220f      	movs	r2, #15
 8009dda:	18bb      	adds	r3, r7, r2
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	b25b      	sxtb	r3, r3
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d109      	bne.n	8009df8 <bme280_set_sensor_mode+0x7e>
        {
            rslt = write_power_mode(sensor_mode, dev);
 8009de4:	18bc      	adds	r4, r7, r2
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	1dfb      	adds	r3, r7, #7
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	0011      	movs	r1, r2
 8009dee:	0018      	movs	r0, r3
 8009df0:	f000 fbbd 	bl	800a56e <write_power_mode>
 8009df4:	0003      	movs	r3, r0
 8009df6:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8009df8:	230f      	movs	r3, #15
 8009dfa:	18fb      	adds	r3, r7, r3
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	b25b      	sxtb	r3, r3
}
 8009e00:	0018      	movs	r0, r3
 8009e02:	46bd      	mov	sp, r7
 8009e04:	b005      	add	sp, #20
 8009e06:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e08 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, struct bme280_dev *dev)
{
 8009e08:	b5b0      	push	{r4, r5, r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009e12:	250f      	movs	r5, #15
 8009e14:	197c      	adds	r4, r7, r5
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	0018      	movs	r0, r3
 8009e1a:	f001 f81e 	bl	800ae5a <null_ptr_check>
 8009e1e:	0003      	movs	r3, r0
 8009e20:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (sensor_mode != NULL))
 8009e22:	002a      	movs	r2, r5
 8009e24:	18bb      	adds	r3, r7, r2
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	b25b      	sxtb	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d113      	bne.n	8009e56 <bme280_get_sensor_mode+0x4e>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d010      	beq.n	8009e56 <bme280_get_sensor_mode+0x4e>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8009e34:	18bc      	adds	r4, r7, r2
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	6879      	ldr	r1, [r7, #4]
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	20f4      	movs	r0, #244	@ 0xf4
 8009e3e:	f7ff fe47 	bl	8009ad0 <bme280_get_regs>
 8009e42:	0003      	movs	r3, r0
 8009e44:	7023      	strb	r3, [r4, #0]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	2203      	movs	r2, #3
 8009e4c:	4013      	ands	r3, r2
 8009e4e:	b2da      	uxtb	r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	701a      	strb	r2, [r3, #0]
 8009e54:	e003      	b.n	8009e5e <bme280_get_sensor_mode+0x56>
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009e56:	230f      	movs	r3, #15
 8009e58:	18fb      	adds	r3, r7, r3
 8009e5a:	22ff      	movs	r2, #255	@ 0xff
 8009e5c:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8009e5e:	230f      	movs	r3, #15
 8009e60:	18fb      	adds	r3, r7, r3
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	b25b      	sxtb	r3, r3
}
 8009e66:	0018      	movs	r0, r3
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	b004      	add	sp, #16
 8009e6c:	bdb0      	pop	{r4, r5, r7, pc}

08009e6e <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8009e6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e70:	b085      	sub	sp, #20
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
 8009e76:	260d      	movs	r6, #13
 8009e78:	19bb      	adds	r3, r7, r6
 8009e7a:	22e0      	movs	r2, #224	@ 0xe0
 8009e7c:	701a      	strb	r2, [r3, #0]
    uint8_t status_reg = 0;
 8009e7e:	230c      	movs	r3, #12
 8009e80:	18fb      	adds	r3, r7, r3
 8009e82:	2200      	movs	r2, #0
 8009e84:	701a      	strb	r2, [r3, #0]
    uint8_t try_run = 5;
 8009e86:	230e      	movs	r3, #14
 8009e88:	18fb      	adds	r3, r7, r3
 8009e8a:	2205      	movs	r2, #5
 8009e8c:	701a      	strb	r2, [r3, #0]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8009e8e:	230b      	movs	r3, #11
 8009e90:	18fb      	adds	r3, r7, r3
 8009e92:	22b6      	movs	r2, #182	@ 0xb6
 8009e94:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009e96:	250f      	movs	r5, #15
 8009e98:	197c      	adds	r4, r7, r5
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	0018      	movs	r0, r3
 8009e9e:	f000 ffdc 	bl	800ae5a <null_ptr_check>
 8009ea2:	0003      	movs	r3, r0
 8009ea4:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009ea6:	197b      	adds	r3, r7, r5
 8009ea8:	781b      	ldrb	r3, [r3, #0]
 8009eaa:	b25b      	sxtb	r3, r3
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d13e      	bne.n	8009f2e <bme280_soft_reset+0xc0>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8009eb0:	197c      	adds	r4, r7, r5
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	220b      	movs	r2, #11
 8009eb6:	18b9      	adds	r1, r7, r2
 8009eb8:	19b8      	adds	r0, r7, r6
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f7ff fe5a 	bl	8009b74 <bme280_set_regs>
 8009ec0:	0003      	movs	r3, r0
 8009ec2:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8009ec4:	197b      	adds	r3, r7, r5
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	b25b      	sxtb	r3, r3
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d12f      	bne.n	8009f2e <bme280_soft_reset+0xc0>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_us(2, dev->intf_ptr);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	695a      	ldr	r2, [r3, #20]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	0019      	movs	r1, r3
 8009ed8:	2002      	movs	r0, #2
 8009eda:	4790      	blx	r2
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 8009edc:	250f      	movs	r5, #15
 8009ede:	197c      	adds	r4, r7, r5
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	260c      	movs	r6, #12
 8009ee4:	19b9      	adds	r1, r7, r6
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	20f3      	movs	r0, #243	@ 0xf3
 8009eea:	f7ff fdf1 	bl	8009ad0 <bme280_get_regs>
 8009eee:	0003      	movs	r3, r0
 8009ef0:	7023      	strb	r3, [r4, #0]

            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 8009ef2:	197b      	adds	r3, r7, r5
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	b25b      	sxtb	r3, r3
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d10d      	bne.n	8009f18 <bme280_soft_reset+0xaa>
 8009efc:	220e      	movs	r2, #14
 8009efe:	18bb      	adds	r3, r7, r2
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	18ba      	adds	r2, r7, r2
 8009f04:	1e59      	subs	r1, r3, #1
 8009f06:	7011      	strb	r1, [r2, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d005      	beq.n	8009f18 <bme280_soft_reset+0xaa>
 8009f0c:	19bb      	adds	r3, r7, r6
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	001a      	movs	r2, r3
 8009f12:	2301      	movs	r3, #1
 8009f14:	4013      	ands	r3, r2
 8009f16:	d1da      	bne.n	8009ece <bme280_soft_reset+0x60>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 8009f18:	230c      	movs	r3, #12
 8009f1a:	18fb      	adds	r3, r7, r3
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	001a      	movs	r2, r3
 8009f20:	2301      	movs	r3, #1
 8009f22:	4013      	ands	r3, r2
 8009f24:	d003      	beq.n	8009f2e <bme280_soft_reset+0xc0>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 8009f26:	230f      	movs	r3, #15
 8009f28:	18fb      	adds	r3, r7, r3
 8009f2a:	22fa      	movs	r2, #250	@ 0xfa
 8009f2c:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return rslt;
 8009f2e:	230f      	movs	r3, #15
 8009f30:	18fb      	adds	r3, r7, r3
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	b25b      	sxtb	r3, r3
}
 8009f36:	0018      	movs	r0, r3
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	b005      	add	sp, #20
 8009f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f3e <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user../ struct bme280_data
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8009f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f40:	b08b      	sub	sp, #44	@ 0x2c
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	607a      	str	r2, [r7, #4]
 8009f48:	230f      	movs	r3, #15
 8009f4a:	18fb      	adds	r3, r7, r3
 8009f4c:	1c02      	adds	r2, r0, #0
 8009f4e:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8009f50:	261c      	movs	r6, #28
 8009f52:	19bb      	adds	r3, r7, r6
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = {0};
 8009f5c:	2310      	movs	r3, #16
 8009f5e:	18fb      	adds	r3, r7, r3
 8009f60:	0018      	movs	r0, r3
 8009f62:	230c      	movs	r3, #12
 8009f64:	001a      	movs	r2, r3
 8009f66:	2100      	movs	r1, #0
 8009f68:	f001 feda 	bl	800bd20 <memset>

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009f6c:	2527      	movs	r5, #39	@ 0x27
 8009f6e:	197c      	adds	r4, r7, r5
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	0018      	movs	r0, r3
 8009f74:	f000 ff71 	bl	800ae5a <null_ptr_check>
 8009f78:	0003      	movs	r3, r0
 8009f7a:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (comp_data != NULL))
 8009f7c:	197b      	adds	r3, r7, r5
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	b25b      	sxtb	r3, r3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d128      	bne.n	8009fd8 <bme280_get_sensor_data+0x9a>
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d025      	beq.n	8009fd8 <bme280_get_sensor_data+0x9a>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8009f8c:	197c      	adds	r4, r7, r5
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	19b9      	adds	r1, r7, r6
 8009f92:	2208      	movs	r2, #8
 8009f94:	20f7      	movs	r0, #247	@ 0xf7
 8009f96:	f7ff fd9b 	bl	8009ad0 <bme280_get_regs>
 8009f9a:	0003      	movs	r3, r0
 8009f9c:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8009f9e:	002c      	movs	r4, r5
 8009fa0:	193b      	adds	r3, r7, r4
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	b25b      	sxtb	r3, r3
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d11a      	bne.n	8009fe0 <bme280_get_sensor_data+0xa2>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 8009faa:	2310      	movs	r3, #16
 8009fac:	18fa      	adds	r2, r7, r3
 8009fae:	19bb      	adds	r3, r7, r6
 8009fb0:	0011      	movs	r1, r2
 8009fb2:	0018      	movs	r0, r3
 8009fb4:	f000 f81c 	bl	8009ff0 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	001d      	movs	r5, r3
 8009fbc:	3518      	adds	r5, #24
 8009fbe:	193c      	adds	r4, r7, r4
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	2310      	movs	r3, #16
 8009fc4:	18f9      	adds	r1, r7, r3
 8009fc6:	230f      	movs	r3, #15
 8009fc8:	18fb      	adds	r3, r7, r3
 8009fca:	7818      	ldrb	r0, [r3, #0]
 8009fcc:	002b      	movs	r3, r5
 8009fce:	f000 f853 	bl	800a078 <bme280_compensate_data>
 8009fd2:	0003      	movs	r3, r0
 8009fd4:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 8009fd6:	e003      	b.n	8009fe0 <bme280_get_sensor_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009fd8:	2327      	movs	r3, #39	@ 0x27
 8009fda:	18fb      	adds	r3, r7, r3
 8009fdc:	22ff      	movs	r2, #255	@ 0xff
 8009fde:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8009fe0:	2327      	movs	r3, #39	@ 0x27
 8009fe2:	18fb      	adds	r3, r7, r3
 8009fe4:	781b      	ldrb	r3, [r3, #0]
 8009fe6:	b25b      	sxtb	r3, r3
}
 8009fe8:	0018      	movs	r0, r3
 8009fea:	46bd      	mov	sp, r7
 8009fec:	b00b      	add	sp, #44	@ 0x2c
 8009fee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ff0 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	781b      	ldrb	r3, [r3, #0]
 8009ffe:	031b      	lsls	r3, r3, #12
 800a000:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	3301      	adds	r3, #1
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	011b      	lsls	r3, r3, #4
 800a00a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	3302      	adds	r3, #2
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	091b      	lsrs	r3, r3, #4
 800a014:	b2db      	uxtb	r3, r3
 800a016:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800a018:	697a      	ldr	r2, [r7, #20]
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	431a      	orrs	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	431a      	orrs	r2, r3
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	3303      	adds	r3, #3
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	031b      	lsls	r3, r3, #12
 800a02e:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	3304      	adds	r3, #4
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	011b      	lsls	r3, r3, #4
 800a038:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	3305      	adds	r3, #5
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	091b      	lsrs	r3, r3, #4
 800a042:	b2db      	uxtb	r3, r3
 800a044:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	431a      	orrs	r2, r3
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	431a      	orrs	r2, r3
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << 8;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3306      	adds	r3, #6
 800a058:	781b      	ldrb	r3, [r3, #0]
 800a05a:	021b      	lsls	r3, r3, #8
 800a05c:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	3307      	adds	r3, #7
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 800a066:	697a      	ldr	r2, [r7, #20]
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	431a      	orrs	r2, r3
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	609a      	str	r2, [r3, #8]
}
 800a070:	46c0      	nop			@ (mov r8, r8)
 800a072:	46bd      	mov	sp, r7
 800a074:	b006      	add	sp, #24
 800a076:	bd80      	pop	{r7, pc}

0800a078 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60b9      	str	r1, [r7, #8]
 800a080:	607a      	str	r2, [r7, #4]
 800a082:	603b      	str	r3, [r7, #0]
 800a084:	210f      	movs	r1, #15
 800a086:	187b      	adds	r3, r7, r1
 800a088:	1c02      	adds	r2, r0, #0
 800a08a:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_OK;
 800a08c:	2317      	movs	r3, #23
 800a08e:	18fb      	adds	r3, r7, r3
 800a090:	2200      	movs	r2, #0
 800a092:	701a      	strb	r2, [r3, #0]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d03b      	beq.n	800a112 <bme280_compensate_data+0x9a>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d038      	beq.n	800a112 <bme280_compensate_data+0x9a>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d035      	beq.n	800a112 <bme280_compensate_data+0x9a>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	605a      	str	r2, [r3, #4]
        comp_data->pressure = 0;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	601a      	str	r2, [r3, #0]
        comp_data->humidity = 0;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	609a      	str	r2, [r3, #8]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 800a0b8:	187b      	adds	r3, r7, r1
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	2207      	movs	r2, #7
 800a0be:	4013      	ands	r3, r2
 800a0c0:	d008      	beq.n	800a0d4 <bme280_compensate_data+0x5c>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	0011      	movs	r1, r2
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f000 faf1 	bl	800a6b0 <compensate_temperature>
 800a0ce:	0002      	movs	r2, r0
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	605a      	str	r2, [r3, #4]
        }

        if (sensor_comp & BME280_PRESS)
 800a0d4:	230f      	movs	r3, #15
 800a0d6:	18fb      	adds	r3, r7, r3
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	4013      	ands	r3, r2
 800a0de:	d008      	beq.n	800a0f2 <bme280_compensate_data+0x7a>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	0011      	movs	r1, r2
 800a0e6:	0018      	movs	r0, r3
 800a0e8:	f000 fb48 	bl	800a77c <compensate_pressure>
 800a0ec:	0002      	movs	r2, r0
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	601a      	str	r2, [r3, #0]
        }

        if (sensor_comp & BME280_HUM)
 800a0f2:	230f      	movs	r3, #15
 800a0f4:	18fb      	adds	r3, r7, r3
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	2204      	movs	r2, #4
 800a0fa:	4013      	ands	r3, r2
 800a0fc:	d00d      	beq.n	800a11a <bme280_compensate_data+0xa2>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	0011      	movs	r1, r2
 800a104:	0018      	movs	r0, r3
 800a106:	f000 fc3b 	bl	800a980 <compensate_humidity>
 800a10a:	0002      	movs	r2, r0
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	609a      	str	r2, [r3, #8]
        if (sensor_comp & BME280_HUM)
 800a110:	e003      	b.n	800a11a <bme280_compensate_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800a112:	2317      	movs	r3, #23
 800a114:	18fb      	adds	r3, r7, r3
 800a116:	22ff      	movs	r2, #255	@ 0xff
 800a118:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800a11a:	2317      	movs	r3, #23
 800a11c:	18fb      	adds	r3, r7, r3
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	b25b      	sxtb	r3, r3
}
 800a122:	0018      	movs	r0, r3
 800a124:	46bd      	mov	sp, r7
 800a126:	b006      	add	sp, #24
 800a128:	bd80      	pop	{r7, pc}
	...

0800a12c <bme280_cal_meas_delay>:
/*!
 * @brief This API is used to calculate the maximum delay in milliseconds required for the
 * temperature/pressure/humidity(which ever at enabled) measurement to complete.
 */
uint32_t bme280_cal_meas_delay(const struct bme280_settings *settings)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
    uint8_t temp_osr;
    uint8_t pres_osr;
    uint8_t hum_osr;

    /*Array to map OSR config register value to actual OSR */
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 800a134:	2008      	movs	r0, #8
 800a136:	183b      	adds	r3, r7, r0
 800a138:	4a35      	ldr	r2, [pc, #212]	@ (800a210 <bme280_cal_meas_delay+0xe4>)
 800a13a:	6811      	ldr	r1, [r2, #0]
 800a13c:	6019      	str	r1, [r3, #0]
 800a13e:	8892      	ldrh	r2, [r2, #4]
 800a140:	809a      	strh	r2, [r3, #4]

    /* Mapping osr settings to the actual osr values e.g. 0b101 -> osr X16  */
    if (settings->osr_t <= 5)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	785b      	ldrb	r3, [r3, #1]
 800a146:	2b05      	cmp	r3, #5
 800a148:	d808      	bhi.n	800a15c <bme280_cal_meas_delay+0x30>
    {
        temp_osr = osr_sett_to_act_osr[settings->osr_t];
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	785b      	ldrb	r3, [r3, #1]
 800a14e:	0019      	movs	r1, r3
 800a150:	2317      	movs	r3, #23
 800a152:	18fb      	adds	r3, r7, r3
 800a154:	183a      	adds	r2, r7, r0
 800a156:	5c52      	ldrb	r2, [r2, r1]
 800a158:	701a      	strb	r2, [r3, #0]
 800a15a:	e003      	b.n	800a164 <bme280_cal_meas_delay+0x38>
    }
    else
    {
        temp_osr = 16;
 800a15c:	2317      	movs	r3, #23
 800a15e:	18fb      	adds	r3, r7, r3
 800a160:	2210      	movs	r2, #16
 800a162:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_p <= 5)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	2b05      	cmp	r3, #5
 800a16a:	d809      	bhi.n	800a180 <bme280_cal_meas_delay+0x54>
    {
        pres_osr = osr_sett_to_act_osr[settings->osr_p];
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	0019      	movs	r1, r3
 800a172:	2316      	movs	r3, #22
 800a174:	18fb      	adds	r3, r7, r3
 800a176:	2208      	movs	r2, #8
 800a178:	18ba      	adds	r2, r7, r2
 800a17a:	5c52      	ldrb	r2, [r2, r1]
 800a17c:	701a      	strb	r2, [r3, #0]
 800a17e:	e003      	b.n	800a188 <bme280_cal_meas_delay+0x5c>
    }
    else
    {
        pres_osr = 16;
 800a180:	2316      	movs	r3, #22
 800a182:	18fb      	adds	r3, r7, r3
 800a184:	2210      	movs	r2, #16
 800a186:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_h <= 5)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	789b      	ldrb	r3, [r3, #2]
 800a18c:	2b05      	cmp	r3, #5
 800a18e:	d809      	bhi.n	800a1a4 <bme280_cal_meas_delay+0x78>
    {
        hum_osr = osr_sett_to_act_osr[settings->osr_h];
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	789b      	ldrb	r3, [r3, #2]
 800a194:	0019      	movs	r1, r3
 800a196:	2315      	movs	r3, #21
 800a198:	18fb      	adds	r3, r7, r3
 800a19a:	2208      	movs	r2, #8
 800a19c:	18ba      	adds	r2, r7, r2
 800a19e:	5c52      	ldrb	r2, [r2, r1]
 800a1a0:	701a      	strb	r2, [r3, #0]
 800a1a2:	e003      	b.n	800a1ac <bme280_cal_meas_delay+0x80>
    }
    else
    {
        hum_osr = 16;
 800a1a4:	2315      	movs	r3, #21
 800a1a6:	18fb      	adds	r3, r7, r3
 800a1a8:	2210      	movs	r2, #16
 800a1aa:	701a      	strb	r2, [r3, #0]
    }

    max_delay =
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a1ac:	2317      	movs	r3, #23
 800a1ae:	18fb      	adds	r3, r7, r3
 800a1b0:	781a      	ldrb	r2, [r3, #0]
 800a1b2:	0013      	movs	r3, r2
 800a1b4:	00db      	lsls	r3, r3, #3
 800a1b6:	189b      	adds	r3, r3, r2
 800a1b8:	019b      	lsls	r3, r3, #6
 800a1ba:	1a9b      	subs	r3, r3, r2
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	4a15      	ldr	r2, [pc, #84]	@ (800a214 <bme280_cal_meas_delay+0xe8>)
 800a1c0:	1899      	adds	r1, r3, r2
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a1c2:	2316      	movs	r3, #22
 800a1c4:	18fb      	adds	r3, r7, r3
 800a1c6:	781a      	ldrb	r2, [r3, #0]
 800a1c8:	0013      	movs	r3, r2
 800a1ca:	00db      	lsls	r3, r3, #3
 800a1cc:	189b      	adds	r3, r3, r2
 800a1ce:	019b      	lsls	r3, r3, #6
 800a1d0:	1a9b      	subs	r3, r3, r2
 800a1d2:	009b      	lsls	r3, r3, #2
 800a1d4:	4a10      	ldr	r2, [pc, #64]	@ (800a218 <bme280_cal_meas_delay+0xec>)
 800a1d6:	4694      	mov	ip, r2
 800a1d8:	4463      	add	r3, ip
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a1da:	18c9      	adds	r1, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a1dc:	2315      	movs	r3, #21
 800a1de:	18fb      	adds	r3, r7, r3
 800a1e0:	781a      	ldrb	r2, [r3, #0]
 800a1e2:	0013      	movs	r3, r2
 800a1e4:	00db      	lsls	r3, r3, #3
 800a1e6:	189b      	adds	r3, r3, r2
 800a1e8:	019b      	lsls	r3, r3, #6
 800a1ea:	1a9b      	subs	r3, r3, r2
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	4a0a      	ldr	r2, [pc, #40]	@ (800a218 <bme280_cal_meas_delay+0xec>)
 800a1f0:	4694      	mov	ip, r2
 800a1f2:	4463      	add	r3, ip
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a1f4:	18cb      	adds	r3, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a1f6:	22fa      	movs	r2, #250	@ 0xfa
 800a1f8:	0091      	lsls	r1, r2, #2
 800a1fa:	0018      	movs	r0, r3
 800a1fc:	f7f6 f82a 	bl	8000254 <__divsi3>
 800a200:	0003      	movs	r3, r0
    max_delay =
 800a202:	613b      	str	r3, [r7, #16]
                   BME280_MEAS_SCALING_FACTOR);

    return max_delay;
 800a204:	693b      	ldr	r3, [r7, #16]
}
 800a206:	0018      	movs	r0, r3
 800a208:	46bd      	mov	sp, r7
 800a20a:	b006      	add	sp, #24
 800a20c:	bd80      	pop	{r7, pc}
 800a20e:	46c0      	nop			@ (mov r8, r8)
 800a210:	0800de98 	.word	0x0800de98
 800a214:	000004e2 	.word	0x000004e2
 800a218:	0000023f 	.word	0x0000023f

0800a21c <set_osr_settings>:
/*!
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a21c:	b590      	push	{r4, r7, lr}
 800a21e:	b087      	sub	sp, #28
 800a220:	af00      	add	r7, sp, #0
 800a222:	60b9      	str	r1, [r7, #8]
 800a224:	607a      	str	r2, [r7, #4]
 800a226:	210f      	movs	r1, #15
 800a228:	187b      	adds	r3, r7, r1
 800a22a:	1c02      	adds	r2, r0, #0
 800a22c:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 800a22e:	2017      	movs	r0, #23
 800a230:	183b      	adds	r3, r7, r0
 800a232:	2201      	movs	r2, #1
 800a234:	701a      	strb	r2, [r3, #0]

    if (desired_settings & BME280_OSR_HUM_SEL)
 800a236:	187b      	adds	r3, r7, r1
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	2204      	movs	r2, #4
 800a23c:	4013      	ands	r3, r2
 800a23e:	d008      	beq.n	800a252 <set_osr_settings+0x36>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 800a240:	183c      	adds	r4, r7, r0
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	0011      	movs	r1, r2
 800a248:	0018      	movs	r0, r3
 800a24a:	f000 f81b 	bl	800a284 <set_osr_humidity_settings>
 800a24e:	0003      	movs	r3, r0
 800a250:	7023      	strb	r3, [r4, #0]
    }

    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a252:	200f      	movs	r0, #15
 800a254:	183b      	adds	r3, r7, r0
 800a256:	781b      	ldrb	r3, [r3, #0]
 800a258:	2203      	movs	r2, #3
 800a25a:	4013      	ands	r3, r2
 800a25c:	d00a      	beq.n	800a274 <set_osr_settings+0x58>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 800a25e:	2317      	movs	r3, #23
 800a260:	18fc      	adds	r4, r7, r3
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	68b9      	ldr	r1, [r7, #8]
 800a266:	183b      	adds	r3, r7, r0
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	0018      	movs	r0, r3
 800a26c:	f000 f851 	bl	800a312 <set_osr_press_temp_settings>
 800a270:	0003      	movs	r3, r0
 800a272:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a274:	2317      	movs	r3, #23
 800a276:	18fb      	adds	r3, r7, r3
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	b25b      	sxtb	r3, r3
}
 800a27c:	0018      	movs	r0, r3
 800a27e:	46bd      	mov	sp, r7
 800a280:	b007      	add	sp, #28
 800a282:	bd90      	pop	{r4, r7, pc}

0800a284 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a284:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800a28e:	250c      	movs	r5, #12
 800a290:	197b      	adds	r3, r7, r5
 800a292:	22f2      	movs	r2, #242	@ 0xf2
 800a294:	701a      	strb	r2, [r3, #0]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	789b      	ldrb	r3, [r3, #2]
 800a29a:	2207      	movs	r2, #7
 800a29c:	4013      	ands	r3, r2
 800a29e:	b2da      	uxtb	r2, r3
 800a2a0:	210e      	movs	r1, #14
 800a2a2:	187b      	adds	r3, r7, r1
 800a2a4:	701a      	strb	r2, [r3, #0]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800a2a6:	260f      	movs	r6, #15
 800a2a8:	19bc      	adds	r4, r7, r6
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	1879      	adds	r1, r7, r1
 800a2ae:	1978      	adds	r0, r7, r5
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	f7ff fc5f 	bl	8009b74 <bme280_set_regs>
 800a2b6:	0003      	movs	r3, r0
 800a2b8:	7023      	strb	r3, [r4, #0]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 800a2ba:	0031      	movs	r1, r6
 800a2bc:	187b      	adds	r3, r7, r1
 800a2be:	781b      	ldrb	r3, [r3, #0]
 800a2c0:	b25b      	sxtb	r3, r3
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d11d      	bne.n	800a302 <set_osr_humidity_settings+0x7e>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800a2c6:	197b      	adds	r3, r7, r5
 800a2c8:	22f4      	movs	r2, #244	@ 0xf4
 800a2ca:	701a      	strb	r2, [r3, #0]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800a2cc:	197b      	adds	r3, r7, r5
 800a2ce:	7818      	ldrb	r0, [r3, #0]
 800a2d0:	000e      	movs	r6, r1
 800a2d2:	187c      	adds	r4, r7, r1
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	220d      	movs	r2, #13
 800a2d8:	18b9      	adds	r1, r7, r2
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f7ff fbf8 	bl	8009ad0 <bme280_get_regs>
 800a2e0:	0003      	movs	r3, r0
 800a2e2:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a2e4:	19bb      	adds	r3, r7, r6
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	b25b      	sxtb	r3, r3
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d109      	bne.n	800a302 <set_osr_humidity_settings+0x7e>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800a2ee:	19bc      	adds	r4, r7, r6
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	220d      	movs	r2, #13
 800a2f4:	18b9      	adds	r1, r7, r2
 800a2f6:	1978      	adds	r0, r7, r5
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	f7ff fc3b 	bl	8009b74 <bme280_set_regs>
 800a2fe:	0003      	movs	r3, r0
 800a300:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a302:	230f      	movs	r3, #15
 800a304:	18fb      	adds	r3, r7, r3
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	b25b      	sxtb	r3, r3
}
 800a30a:	0018      	movs	r0, r3
 800a30c:	46bd      	mov	sp, r7
 800a30e:	b005      	add	sp, #20
 800a310:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a312 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a312:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a314:	b087      	sub	sp, #28
 800a316:	af00      	add	r7, sp, #0
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	607a      	str	r2, [r7, #4]
 800a31c:	250f      	movs	r5, #15
 800a31e:	197b      	adds	r3, r7, r5
 800a320:	1c02      	adds	r2, r0, #0
 800a322:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800a324:	2116      	movs	r1, #22
 800a326:	187b      	adds	r3, r7, r1
 800a328:	22f4      	movs	r2, #244	@ 0xf4
 800a32a:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a32c:	187b      	adds	r3, r7, r1
 800a32e:	7818      	ldrb	r0, [r3, #0]
 800a330:	2617      	movs	r6, #23
 800a332:	19bc      	adds	r4, r7, r6
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2215      	movs	r2, #21
 800a338:	18b9      	adds	r1, r7, r2
 800a33a:	2201      	movs	r2, #1
 800a33c:	f7ff fbc8 	bl	8009ad0 <bme280_get_regs>
 800a340:	0003      	movs	r3, r0
 800a342:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a344:	19bb      	adds	r3, r7, r6
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	b25b      	sxtb	r3, r3
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d124      	bne.n	800a398 <set_osr_press_temp_settings+0x86>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 800a34e:	197b      	adds	r3, r7, r5
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	2201      	movs	r2, #1
 800a354:	4013      	ands	r3, r2
 800a356:	d006      	beq.n	800a366 <set_osr_press_temp_settings+0x54>
        {
            fill_osr_press_settings(&reg_data, settings);
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	2315      	movs	r3, #21
 800a35c:	18fb      	adds	r3, r7, r3
 800a35e:	0011      	movs	r1, r2
 800a360:	0018      	movs	r0, r3
 800a362:	f000 f89f 	bl	800a4a4 <fill_osr_press_settings>
        }

        if (desired_settings & BME280_OSR_TEMP_SEL)
 800a366:	230f      	movs	r3, #15
 800a368:	18fb      	adds	r3, r7, r3
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	2202      	movs	r2, #2
 800a36e:	4013      	ands	r3, r2
 800a370:	d006      	beq.n	800a380 <set_osr_press_temp_settings+0x6e>
        {
            fill_osr_temp_settings(&reg_data, settings);
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	2315      	movs	r3, #21
 800a376:	18fb      	adds	r3, r7, r3
 800a378:	0011      	movs	r1, r2
 800a37a:	0018      	movs	r0, r3
 800a37c:	f000 f8ad 	bl	800a4da <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a380:	2317      	movs	r3, #23
 800a382:	18fc      	adds	r4, r7, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2215      	movs	r2, #21
 800a388:	18b9      	adds	r1, r7, r2
 800a38a:	2216      	movs	r2, #22
 800a38c:	18b8      	adds	r0, r7, r2
 800a38e:	2201      	movs	r2, #1
 800a390:	f7ff fbf0 	bl	8009b74 <bme280_set_regs>
 800a394:	0003      	movs	r3, r0
 800a396:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a398:	2317      	movs	r3, #23
 800a39a:	18fb      	adds	r3, r7, r3
 800a39c:	781b      	ldrb	r3, [r3, #0]
 800a39e:	b25b      	sxtb	r3, r3
}
 800a3a0:	0018      	movs	r0, r3
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	b007      	add	sp, #28
 800a3a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a3a8 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3aa:	b087      	sub	sp, #28
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60b9      	str	r1, [r7, #8]
 800a3b0:	607a      	str	r2, [r7, #4]
 800a3b2:	250f      	movs	r5, #15
 800a3b4:	197b      	adds	r3, r7, r5
 800a3b6:	1c02      	adds	r2, r0, #0
 800a3b8:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 800a3ba:	2116      	movs	r1, #22
 800a3bc:	187b      	adds	r3, r7, r1
 800a3be:	22f5      	movs	r2, #245	@ 0xf5
 800a3c0:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a3c2:	187b      	adds	r3, r7, r1
 800a3c4:	7818      	ldrb	r0, [r3, #0]
 800a3c6:	2617      	movs	r6, #23
 800a3c8:	19bc      	adds	r4, r7, r6
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2215      	movs	r2, #21
 800a3ce:	18b9      	adds	r1, r7, r2
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	f7ff fb7d 	bl	8009ad0 <bme280_get_regs>
 800a3d6:	0003      	movs	r3, r0
 800a3d8:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a3da:	19bb      	adds	r3, r7, r6
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	b25b      	sxtb	r3, r3
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d124      	bne.n	800a42e <set_filter_standby_settings+0x86>
    {
        if (desired_settings & BME280_FILTER_SEL)
 800a3e4:	197b      	adds	r3, r7, r5
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	2208      	movs	r2, #8
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	d006      	beq.n	800a3fc <set_filter_standby_settings+0x54>
        {
            fill_filter_settings(&reg_data, settings);
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	2315      	movs	r3, #21
 800a3f2:	18fb      	adds	r3, r7, r3
 800a3f4:	0011      	movs	r1, r2
 800a3f6:	0018      	movs	r0, r3
 800a3f8:	f000 f821 	bl	800a43e <fill_filter_settings>
        }

        if (desired_settings & BME280_STANDBY_SEL)
 800a3fc:	230f      	movs	r3, #15
 800a3fe:	18fb      	adds	r3, r7, r3
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2210      	movs	r2, #16
 800a404:	4013      	ands	r3, r2
 800a406:	d006      	beq.n	800a416 <set_filter_standby_settings+0x6e>
        {
            fill_standby_settings(&reg_data, settings);
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	2315      	movs	r3, #21
 800a40c:	18fb      	adds	r3, r7, r3
 800a40e:	0011      	movs	r1, r2
 800a410:	0018      	movs	r0, r3
 800a412:	f000 f82f 	bl	800a474 <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a416:	2317      	movs	r3, #23
 800a418:	18fc      	adds	r4, r7, r3
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2215      	movs	r2, #21
 800a41e:	18b9      	adds	r1, r7, r2
 800a420:	2216      	movs	r2, #22
 800a422:	18b8      	adds	r0, r7, r2
 800a424:	2201      	movs	r2, #1
 800a426:	f7ff fba5 	bl	8009b74 <bme280_set_regs>
 800a42a:	0003      	movs	r3, r0
 800a42c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a42e:	2317      	movs	r3, #23
 800a430:	18fb      	adds	r3, r7, r3
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	b25b      	sxtb	r3, r3
}
 800a436:	0018      	movs	r0, r3
 800a438:	46bd      	mov	sp, r7
 800a43a:	b007      	add	sp, #28
 800a43c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a43e <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b082      	sub	sp, #8
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
 800a446:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	b25b      	sxtb	r3, r3
 800a44e:	221c      	movs	r2, #28
 800a450:	4393      	bics	r3, r2
 800a452:	b25a      	sxtb	r2, r3
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	78db      	ldrb	r3, [r3, #3]
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	b25b      	sxtb	r3, r3
 800a45c:	211c      	movs	r1, #28
 800a45e:	400b      	ands	r3, r1
 800a460:	b25b      	sxtb	r3, r3
 800a462:	4313      	orrs	r3, r2
 800a464:	b25b      	sxtb	r3, r3
 800a466:	b2da      	uxtb	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	701a      	strb	r2, [r3, #0]
}
 800a46c:	46c0      	nop			@ (mov r8, r8)
 800a46e:	46bd      	mov	sp, r7
 800a470:	b002      	add	sp, #8
 800a472:	bd80      	pop	{r7, pc}

0800a474 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b082      	sub	sp, #8
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	b25b      	sxtb	r3, r3
 800a484:	221f      	movs	r2, #31
 800a486:	4013      	ands	r3, r2
 800a488:	b25a      	sxtb	r2, r3
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	791b      	ldrb	r3, [r3, #4]
 800a48e:	015b      	lsls	r3, r3, #5
 800a490:	b25b      	sxtb	r3, r3
 800a492:	4313      	orrs	r3, r2
 800a494:	b25b      	sxtb	r3, r3
 800a496:	b2da      	uxtb	r2, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	701a      	strb	r2, [r3, #0]
}
 800a49c:	46c0      	nop			@ (mov r8, r8)
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	b002      	add	sp, #8
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	b25b      	sxtb	r3, r3
 800a4b4:	221c      	movs	r2, #28
 800a4b6:	4393      	bics	r3, r2
 800a4b8:	b25a      	sxtb	r2, r3
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	009b      	lsls	r3, r3, #2
 800a4c0:	b25b      	sxtb	r3, r3
 800a4c2:	211c      	movs	r1, #28
 800a4c4:	400b      	ands	r3, r1
 800a4c6:	b25b      	sxtb	r3, r3
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	b25b      	sxtb	r3, r3
 800a4cc:	b2da      	uxtb	r2, r3
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	701a      	strb	r2, [r3, #0]
}
 800a4d2:	46c0      	nop			@ (mov r8, r8)
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	b002      	add	sp, #8
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b082      	sub	sp, #8
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	b25b      	sxtb	r3, r3
 800a4ea:	221f      	movs	r2, #31
 800a4ec:	4013      	ands	r3, r2
 800a4ee:	b25a      	sxtb	r2, r3
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	785b      	ldrb	r3, [r3, #1]
 800a4f4:	015b      	lsls	r3, r3, #5
 800a4f6:	b25b      	sxtb	r3, r3
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	b25b      	sxtb	r3, r3
 800a4fc:	b2da      	uxtb	r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	701a      	strb	r2, [r3, #0]
}
 800a502:	46c0      	nop			@ (mov r8, r8)
 800a504:	46bd      	mov	sp, r7
 800a506:	b002      	add	sp, #8
 800a508:	bd80      	pop	{r7, pc}

0800a50a <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b082      	sub	sp, #8
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
 800a512:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	2207      	movs	r2, #7
 800a51a:	4013      	ands	r3, r2
 800a51c:	b2da      	uxtb	r2, r3
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	3302      	adds	r3, #2
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	109b      	asrs	r3, r3, #2
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2207      	movs	r2, #7
 800a52e:	4013      	ands	r3, r2
 800a530:	b2da      	uxtb	r2, r3
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	3302      	adds	r3, #2
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	095b      	lsrs	r3, r3, #5
 800a53e:	b2da      	uxtb	r2, r3
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	3303      	adds	r3, #3
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	109b      	asrs	r3, r3, #2
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	2207      	movs	r2, #7
 800a550:	4013      	ands	r3, r2
 800a552:	b2da      	uxtb	r2, r3
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	3303      	adds	r3, #3
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	095b      	lsrs	r3, r3, #5
 800a560:	b2da      	uxtb	r2, r3
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	711a      	strb	r2, [r3, #4]
}
 800a566:	46c0      	nop			@ (mov r8, r8)
 800a568:	46bd      	mov	sp, r7
 800a56a:	b002      	add	sp, #8
 800a56c:	bd80      	pop	{r7, pc}

0800a56e <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 800a56e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a570:	b085      	sub	sp, #20
 800a572:	af00      	add	r7, sp, #0
 800a574:	0002      	movs	r2, r0
 800a576:	6039      	str	r1, [r7, #0]
 800a578:	1dfb      	adds	r3, r7, #7
 800a57a:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800a57c:	260e      	movs	r6, #14
 800a57e:	19bb      	adds	r3, r7, r6
 800a580:	22f4      	movs	r2, #244	@ 0xf4
 800a582:	701a      	strb	r2, [r3, #0]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 800a584:	19bb      	adds	r3, r7, r6
 800a586:	7818      	ldrb	r0, [r3, #0]
 800a588:	240f      	movs	r4, #15
 800a58a:	193c      	adds	r4, r7, r4
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	250d      	movs	r5, #13
 800a590:	1979      	adds	r1, r7, r5
 800a592:	2201      	movs	r2, #1
 800a594:	f7ff fa9c 	bl	8009ad0 <bme280_get_regs>
 800a598:	0003      	movs	r3, r0
 800a59a:	7023      	strb	r3, [r4, #0]

    /* Set the power mode */
    if (rslt == BME280_OK)
 800a59c:	240f      	movs	r4, #15
 800a59e:	193b      	adds	r3, r7, r4
 800a5a0:	781b      	ldrb	r3, [r3, #0]
 800a5a2:	b25b      	sxtb	r3, r3
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d11a      	bne.n	800a5de <write_power_mode+0x70>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800a5a8:	0028      	movs	r0, r5
 800a5aa:	183b      	adds	r3, r7, r0
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	b25b      	sxtb	r3, r3
 800a5b0:	2203      	movs	r2, #3
 800a5b2:	4393      	bics	r3, r2
 800a5b4:	b25a      	sxtb	r2, r3
 800a5b6:	1dfb      	adds	r3, r7, #7
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	b25b      	sxtb	r3, r3
 800a5bc:	2103      	movs	r1, #3
 800a5be:	400b      	ands	r3, r1
 800a5c0:	b25b      	sxtb	r3, r3
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	b25b      	sxtb	r3, r3
 800a5c6:	b2da      	uxtb	r2, r3
 800a5c8:	183b      	adds	r3, r7, r0
 800a5ca:	701a      	strb	r2, [r3, #0]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800a5cc:	193c      	adds	r4, r7, r4
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	1839      	adds	r1, r7, r0
 800a5d2:	19b8      	adds	r0, r7, r6
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f7ff facd 	bl	8009b74 <bme280_set_regs>
 800a5da:	0003      	movs	r3, r0
 800a5dc:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a5de:	230f      	movs	r3, #15
 800a5e0:	18fb      	adds	r3, r7, r3
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	b25b      	sxtb	r3, r3
}
 800a5e6:	0018      	movs	r0, r3
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	b005      	add	sp, #20
 800a5ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a5ee <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(struct bme280_dev *dev)
{
 800a5ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5f0:	b087      	sub	sp, #28
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800a5f6:	2517      	movs	r5, #23
 800a5f8:	197c      	adds	r4, r7, r5
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2610      	movs	r6, #16
 800a5fe:	19b9      	adds	r1, r7, r6
 800a600:	2204      	movs	r2, #4
 800a602:	20f2      	movs	r0, #242	@ 0xf2
 800a604:	f7ff fa64 	bl	8009ad0 <bme280_get_regs>
 800a608:	0003      	movs	r3, r0
 800a60a:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a60c:	002c      	movs	r4, r5
 800a60e:	193b      	adds	r3, r7, r4
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	b25b      	sxtb	r3, r3
 800a614:	2b00      	cmp	r3, #0
 800a616:	d11d      	bne.n	800a654 <put_device_to_sleep+0x66>
    {
        parse_device_settings(reg_data, &settings);
 800a618:	2308      	movs	r3, #8
 800a61a:	18fa      	adds	r2, r7, r3
 800a61c:	19bb      	adds	r3, r7, r6
 800a61e:	0011      	movs	r1, r2
 800a620:	0018      	movs	r0, r3
 800a622:	f7ff ff72 	bl	800a50a <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 800a626:	0025      	movs	r5, r4
 800a628:	193c      	adds	r4, r7, r4
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	0018      	movs	r0, r3
 800a62e:	f7ff fc1e 	bl	8009e6e <bme280_soft_reset>
 800a632:	0003      	movs	r3, r0
 800a634:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a636:	197b      	adds	r3, r7, r5
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	b25b      	sxtb	r3, r3
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d109      	bne.n	800a654 <put_device_to_sleep+0x66>
        {
            rslt = reload_device_settings(&settings, dev);
 800a640:	197c      	adds	r4, r7, r5
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	2308      	movs	r3, #8
 800a646:	18fb      	adds	r3, r7, r3
 800a648:	0011      	movs	r1, r2
 800a64a:	0018      	movs	r0, r3
 800a64c:	f000 f80a 	bl	800a664 <reload_device_settings>
 800a650:	0003      	movs	r3, r0
 800a652:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a654:	2317      	movs	r3, #23
 800a656:	18fb      	adds	r3, r7, r3
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	b25b      	sxtb	r3, r3
}
 800a65c:	0018      	movs	r0, r3
 800a65e:	46bd      	mov	sp, r7
 800a660:	b007      	add	sp, #28
 800a662:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a664 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a664:	b5b0      	push	{r4, r5, r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a66e:	250f      	movs	r5, #15
 800a670:	197c      	adds	r4, r7, r5
 800a672:	683a      	ldr	r2, [r7, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	0019      	movs	r1, r3
 800a678:	201f      	movs	r0, #31
 800a67a:	f7ff fdcf 	bl	800a21c <set_osr_settings>
 800a67e:	0003      	movs	r3, r0
 800a680:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a682:	197b      	adds	r3, r7, r5
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	b25b      	sxtb	r3, r3
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d108      	bne.n	800a69e <reload_device_settings+0x3a>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a68c:	197c      	adds	r4, r7, r5
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	0019      	movs	r1, r3
 800a694:	201f      	movs	r0, #31
 800a696:	f7ff fe87 	bl	800a3a8 <set_filter_standby_settings>
 800a69a:	0003      	movs	r3, r0
 800a69c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a69e:	230f      	movs	r3, #15
 800a6a0:	18fb      	adds	r3, r7, r3
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	b25b      	sxtb	r3, r3
}
 800a6a6:	0018      	movs	r0, r3
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	b004      	add	sp, #16
 800a6ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a6b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
                                      struct bme280_calib_data *calib_data)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b088      	sub	sp, #32
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	6039      	str	r1, [r7, #0]
    int32_t var1;
    int32_t var2;
    int32_t temperature;
    int32_t temperature_min = -4000;
 800a6ba:	4b2b      	ldr	r3, [pc, #172]	@ (800a768 <compensate_temperature+0xb8>)
 800a6bc:	61bb      	str	r3, [r7, #24]
    int32_t temperature_max = 8500;
 800a6be:	4b2b      	ldr	r3, [pc, #172]	@ (800a76c <compensate_temperature+0xbc>)
 800a6c0:	617b      	str	r3, [r7, #20]

    var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_t1 * 2));
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	685b      	ldr	r3, [r3, #4]
 800a6c6:	08db      	lsrs	r3, r3, #3
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	8812      	ldrh	r2, [r2, #0]
 800a6cc:	0052      	lsls	r2, r2, #1
 800a6ce:	1a9b      	subs	r3, r3, r2
 800a6d0:	613b      	str	r3, [r7, #16]
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	2202      	movs	r2, #2
 800a6d6:	5e9b      	ldrsh	r3, [r3, r2]
 800a6d8:	001a      	movs	r2, r3
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	4353      	muls	r3, r2
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	da02      	bge.n	800a6e8 <compensate_temperature+0x38>
 800a6e2:	4a23      	ldr	r2, [pc, #140]	@ (800a770 <compensate_temperature+0xc0>)
 800a6e4:	4694      	mov	ip, r2
 800a6e6:	4463      	add	r3, ip
 800a6e8:	12db      	asrs	r3, r3, #11
 800a6ea:	613b      	str	r3, [r7, #16]
    var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_t1));
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	091b      	lsrs	r3, r3, #4
 800a6f2:	683a      	ldr	r2, [r7, #0]
 800a6f4:	8812      	ldrh	r2, [r2, #0]
 800a6f6:	1a9b      	subs	r3, r3, r2
 800a6f8:	60fb      	str	r3, [r7, #12]
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	435b      	muls	r3, r3
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	da02      	bge.n	800a708 <compensate_temperature+0x58>
 800a702:	4a1c      	ldr	r2, [pc, #112]	@ (800a774 <compensate_temperature+0xc4>)
 800a704:	4694      	mov	ip, r2
 800a706:	4463      	add	r3, ip
 800a708:	131b      	asrs	r3, r3, #12
 800a70a:	001a      	movs	r2, r3
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	2104      	movs	r1, #4
 800a710:	5e5b      	ldrsh	r3, [r3, r1]
 800a712:	4353      	muls	r3, r2
 800a714:	2b00      	cmp	r3, #0
 800a716:	da02      	bge.n	800a71e <compensate_temperature+0x6e>
 800a718:	4a17      	ldr	r2, [pc, #92]	@ (800a778 <compensate_temperature+0xc8>)
 800a71a:	4694      	mov	ip, r2
 800a71c:	4463      	add	r3, ip
 800a71e:	139b      	asrs	r3, r3, #14
 800a720:	60fb      	str	r3, [r7, #12]
    calib_data->t_fine = var1 + var2;
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	18d2      	adds	r2, r2, r3
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a730:	0013      	movs	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	189b      	adds	r3, r3, r2
 800a736:	3380      	adds	r3, #128	@ 0x80
 800a738:	2b00      	cmp	r3, #0
 800a73a:	da00      	bge.n	800a73e <compensate_temperature+0x8e>
 800a73c:	33ff      	adds	r3, #255	@ 0xff
 800a73e:	121b      	asrs	r3, r3, #8
 800a740:	61fb      	str	r3, [r7, #28]

    if (temperature < temperature_min)
 800a742:	69fa      	ldr	r2, [r7, #28]
 800a744:	69bb      	ldr	r3, [r7, #24]
 800a746:	429a      	cmp	r2, r3
 800a748:	da02      	bge.n	800a750 <compensate_temperature+0xa0>
    {
        temperature = temperature_min;
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	61fb      	str	r3, [r7, #28]
 800a74e:	e005      	b.n	800a75c <compensate_temperature+0xac>
    }
    else if (temperature > temperature_max)
 800a750:	69fa      	ldr	r2, [r7, #28]
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	429a      	cmp	r2, r3
 800a756:	dd01      	ble.n	800a75c <compensate_temperature+0xac>
    {
        temperature = temperature_max;
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	61fb      	str	r3, [r7, #28]
    }
    __asm volatile("nop");
 800a75c:	46c0      	nop			@ (mov r8, r8)
    return temperature;
 800a75e:	69fb      	ldr	r3, [r7, #28]
}
 800a760:	0018      	movs	r0, r3
 800a762:	46bd      	mov	sp, r7
 800a764:	b008      	add	sp, #32
 800a766:	bd80      	pop	{r7, pc}
 800a768:	fffff060 	.word	0xfffff060
 800a76c:	00002134 	.word	0x00002134
 800a770:	000007ff 	.word	0x000007ff
 800a774:	00000fff 	.word	0x00000fff
 800a778:	00003fff 	.word	0x00003fff

0800a77c <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in integer data type.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b08a      	sub	sp, #40	@ 0x28
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    uint32_t var5;
    uint32_t pressure;
    uint32_t pressure_min = 30000;
 800a786:	4b75      	ldr	r3, [pc, #468]	@ (800a95c <compensate_pressure+0x1e0>)
 800a788:	623b      	str	r3, [r7, #32]
    uint32_t pressure_max = 110000;
 800a78a:	4b75      	ldr	r3, [pc, #468]	@ (800a960 <compensate_pressure+0x1e4>)
 800a78c:	61fb      	str	r3, [r7, #28]

    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a792:	2b00      	cmp	r3, #0
 800a794:	da00      	bge.n	800a798 <compensate_pressure+0x1c>
 800a796:	3301      	adds	r3, #1
 800a798:	105b      	asrs	r3, r3, #1
 800a79a:	4a72      	ldr	r2, [pc, #456]	@ (800a964 <compensate_pressure+0x1e8>)
 800a79c:	4694      	mov	ip, r2
 800a79e:	4463      	add	r3, ip
 800a7a0:	61bb      	str	r3, [r7, #24]
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 800a7a2:	69bb      	ldr	r3, [r7, #24]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	da00      	bge.n	800a7aa <compensate_pressure+0x2e>
 800a7a8:	3303      	adds	r3, #3
 800a7aa:	109b      	asrs	r3, r3, #2
 800a7ac:	001a      	movs	r2, r3
 800a7ae:	69bb      	ldr	r3, [r7, #24]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	da00      	bge.n	800a7b6 <compensate_pressure+0x3a>
 800a7b4:	3303      	adds	r3, #3
 800a7b6:	109b      	asrs	r3, r3, #2
 800a7b8:	4353      	muls	r3, r2
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	da02      	bge.n	800a7c4 <compensate_pressure+0x48>
 800a7be:	4a6a      	ldr	r2, [pc, #424]	@ (800a968 <compensate_pressure+0x1ec>)
 800a7c0:	4694      	mov	ip, r2
 800a7c2:	4463      	add	r3, ip
 800a7c4:	12db      	asrs	r3, r3, #11
 800a7c6:	001a      	movs	r2, r3
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	2110      	movs	r1, #16
 800a7cc:	5e5b      	ldrsh	r3, [r3, r1]
 800a7ce:	4353      	muls	r3, r2
 800a7d0:	617b      	str	r3, [r7, #20]
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	220e      	movs	r2, #14
 800a7d6:	5e9b      	ldrsh	r3, [r3, r2]
 800a7d8:	001a      	movs	r2, r3
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	4353      	muls	r3, r2
 800a7de:	005b      	lsls	r3, r3, #1
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	18d3      	adds	r3, r2, r3
 800a7e4:	617b      	str	r3, [r7, #20]
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	da00      	bge.n	800a7ee <compensate_pressure+0x72>
 800a7ec:	3303      	adds	r3, #3
 800a7ee:	109b      	asrs	r3, r3, #2
 800a7f0:	001a      	movs	r2, r3
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	210c      	movs	r1, #12
 800a7f6:	5e5b      	ldrsh	r3, [r3, r1]
 800a7f8:	041b      	lsls	r3, r3, #16
 800a7fa:	18d3      	adds	r3, r2, r3
 800a7fc:	617b      	str	r3, [r7, #20]
    var3 = (calib_data->dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8;
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	220a      	movs	r2, #10
 800a802:	5e9b      	ldrsh	r3, [r3, r2]
 800a804:	001a      	movs	r2, r3
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	da00      	bge.n	800a80e <compensate_pressure+0x92>
 800a80c:	3303      	adds	r3, #3
 800a80e:	109b      	asrs	r3, r3, #2
 800a810:	0019      	movs	r1, r3
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	2b00      	cmp	r3, #0
 800a816:	da00      	bge.n	800a81a <compensate_pressure+0x9e>
 800a818:	3303      	adds	r3, #3
 800a81a:	109b      	asrs	r3, r3, #2
 800a81c:	434b      	muls	r3, r1
 800a81e:	2b00      	cmp	r3, #0
 800a820:	da02      	bge.n	800a828 <compensate_pressure+0xac>
 800a822:	4952      	ldr	r1, [pc, #328]	@ (800a96c <compensate_pressure+0x1f0>)
 800a824:	468c      	mov	ip, r1
 800a826:	4463      	add	r3, ip
 800a828:	135b      	asrs	r3, r3, #13
 800a82a:	4353      	muls	r3, r2
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	da00      	bge.n	800a832 <compensate_pressure+0xb6>
 800a830:	3307      	adds	r3, #7
 800a832:	10db      	asrs	r3, r3, #3
 800a834:	613b      	str	r3, [r7, #16]
    var4 = (((int32_t)calib_data->dig_p2) * var1) / 2;
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	2208      	movs	r2, #8
 800a83a:	5e9b      	ldrsh	r3, [r3, r2]
 800a83c:	001a      	movs	r2, r3
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	4353      	muls	r3, r2
 800a842:	2b00      	cmp	r3, #0
 800a844:	da00      	bge.n	800a848 <compensate_pressure+0xcc>
 800a846:	3301      	adds	r3, #1
 800a848:	105b      	asrs	r3, r3, #1
 800a84a:	60fb      	str	r3, [r7, #12]
    var1 = (var3 + var4) / 262144;
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	18d3      	adds	r3, r2, r3
 800a852:	2b00      	cmp	r3, #0
 800a854:	da02      	bge.n	800a85c <compensate_pressure+0xe0>
 800a856:	4a46      	ldr	r2, [pc, #280]	@ (800a970 <compensate_pressure+0x1f4>)
 800a858:	4694      	mov	ip, r2
 800a85a:	4463      	add	r3, ip
 800a85c:	149b      	asrs	r3, r3, #18
 800a85e:	61bb      	str	r3, [r7, #24]
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 800a860:	69bb      	ldr	r3, [r7, #24]
 800a862:	2280      	movs	r2, #128	@ 0x80
 800a864:	0212      	lsls	r2, r2, #8
 800a866:	4694      	mov	ip, r2
 800a868:	4463      	add	r3, ip
 800a86a:	683a      	ldr	r2, [r7, #0]
 800a86c:	88d2      	ldrh	r2, [r2, #6]
 800a86e:	4353      	muls	r3, r2
 800a870:	2b00      	cmp	r3, #0
 800a872:	da02      	bge.n	800a87a <compensate_pressure+0xfe>
 800a874:	4a3f      	ldr	r2, [pc, #252]	@ (800a974 <compensate_pressure+0x1f8>)
 800a876:	4694      	mov	ip, r2
 800a878:	4463      	add	r3, ip
 800a87a:	13db      	asrs	r3, r3, #15
 800a87c:	61bb      	str	r3, [r7, #24]

    /* avoid exception caused by division by zero */
    if (var1)
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d064      	beq.n	800a94e <compensate_pressure+0x1d2>
    {
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2280      	movs	r2, #128	@ 0x80
 800a88a:	0352      	lsls	r2, r2, #13
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	60bb      	str	r3, [r7, #8]
        pressure = ((uint32_t)(var5 - (uint32_t)(var2 / 4096))) * 3125;
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	2b00      	cmp	r3, #0
 800a894:	da02      	bge.n	800a89c <compensate_pressure+0x120>
 800a896:	4a38      	ldr	r2, [pc, #224]	@ (800a978 <compensate_pressure+0x1fc>)
 800a898:	4694      	mov	ip, r2
 800a89a:	4463      	add	r3, ip
 800a89c:	131b      	asrs	r3, r3, #12
 800a89e:	001a      	movs	r2, r3
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	1a9b      	subs	r3, r3, r2
 800a8a4:	4a35      	ldr	r2, [pc, #212]	@ (800a97c <compensate_pressure+0x200>)
 800a8a6:	4353      	muls	r3, r2
 800a8a8:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < 0x80000000)
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	db09      	blt.n	800a8c4 <compensate_pressure+0x148>
        {
            pressure = (pressure << 1) / ((uint32_t)var1);
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b2:	005b      	lsls	r3, r3, #1
 800a8b4:	69ba      	ldr	r2, [r7, #24]
 800a8b6:	0011      	movs	r1, r2
 800a8b8:	0018      	movs	r0, r3
 800a8ba:	f7f5 fc41 	bl	8000140 <__udivsi3>
 800a8be:	0003      	movs	r3, r0
 800a8c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8c2:	e007      	b.n	800a8d4 <compensate_pressure+0x158>
        }
        else
        {
            pressure = (pressure / (uint32_t)var1) * 2;
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	0019      	movs	r1, r3
 800a8c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a8ca:	f7f5 fc39 	bl	8000140 <__udivsi3>
 800a8ce:	0003      	movs	r3, r0
 800a8d0:	005b      	lsls	r3, r3, #1
 800a8d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        var1 = (((int32_t)calib_data->dig_p9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2216      	movs	r2, #22
 800a8d8:	5e9b      	ldrsh	r3, [r3, r2]
 800a8da:	0019      	movs	r1, r3
 800a8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8de:	08db      	lsrs	r3, r3, #3
 800a8e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8e2:	08d2      	lsrs	r2, r2, #3
 800a8e4:	4353      	muls	r3, r2
 800a8e6:	0b5b      	lsrs	r3, r3, #13
 800a8e8:	434b      	muls	r3, r1
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	da02      	bge.n	800a8f4 <compensate_pressure+0x178>
 800a8ee:	4a22      	ldr	r2, [pc, #136]	@ (800a978 <compensate_pressure+0x1fc>)
 800a8f0:	4694      	mov	ip, r2
 800a8f2:	4463      	add	r3, ip
 800a8f4:	131b      	asrs	r3, r3, #12
 800a8f6:	61bb      	str	r3, [r7, #24]
        var2 = (((int32_t)(pressure / 4)) * ((int32_t)calib_data->dig_p8)) / 8192;
 800a8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fa:	089b      	lsrs	r3, r3, #2
 800a8fc:	001a      	movs	r2, r3
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	2114      	movs	r1, #20
 800a902:	5e5b      	ldrsh	r3, [r3, r1]
 800a904:	4353      	muls	r3, r2
 800a906:	2b00      	cmp	r3, #0
 800a908:	da02      	bge.n	800a910 <compensate_pressure+0x194>
 800a90a:	4a18      	ldr	r2, [pc, #96]	@ (800a96c <compensate_pressure+0x1f0>)
 800a90c:	4694      	mov	ip, r2
 800a90e:	4463      	add	r3, ip
 800a910:	135b      	asrs	r3, r3, #13
 800a912:	617b      	str	r3, [r7, #20]
        pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calib_data->dig_p7) / 16));
 800a914:	69ba      	ldr	r2, [r7, #24]
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	18d3      	adds	r3, r2, r3
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	2112      	movs	r1, #18
 800a91e:	5e52      	ldrsh	r2, [r2, r1]
 800a920:	189b      	adds	r3, r3, r2
 800a922:	2b00      	cmp	r3, #0
 800a924:	da00      	bge.n	800a928 <compensate_pressure+0x1ac>
 800a926:	330f      	adds	r3, #15
 800a928:	111b      	asrs	r3, r3, #4
 800a92a:	001a      	movs	r2, r3
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	18d3      	adds	r3, r2, r3
 800a930:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < pressure_min)
 800a932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a934:	6a3b      	ldr	r3, [r7, #32]
 800a936:	429a      	cmp	r2, r3
 800a938:	d202      	bcs.n	800a940 <compensate_pressure+0x1c4>
        {
            pressure = pressure_min;
 800a93a:	6a3b      	ldr	r3, [r7, #32]
 800a93c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a93e:	e008      	b.n	800a952 <compensate_pressure+0x1d6>
        }
        else if (pressure > pressure_max)
 800a940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	429a      	cmp	r2, r3
 800a946:	d904      	bls.n	800a952 <compensate_pressure+0x1d6>
        {
            pressure = pressure_max;
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a94c:	e001      	b.n	800a952 <compensate_pressure+0x1d6>
        }
    }
    else
    {
        pressure = pressure_min;
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return pressure;
 800a952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a954:	0018      	movs	r0, r3
 800a956:	46bd      	mov	sp, r7
 800a958:	b00a      	add	sp, #40	@ 0x28
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	00007530 	.word	0x00007530
 800a960:	0001adb0 	.word	0x0001adb0
 800a964:	ffff0600 	.word	0xffff0600
 800a968:	000007ff 	.word	0x000007ff
 800a96c:	00001fff 	.word	0x00001fff
 800a970:	0003ffff 	.word	0x0003ffff
 800a974:	00007fff 	.word	0x00007fff
 800a978:	00000fff 	.word	0x00000fff
 800a97c:	00000c35 	.word	0x00000c35

0800a980 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b08a      	sub	sp, #40	@ 0x28
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    int32_t var5;
    uint32_t humidity;
    uint32_t humidity_max = 102400;
 800a98a:	23c8      	movs	r3, #200	@ 0xc8
 800a98c:	025b      	lsls	r3, r3, #9
 800a98e:	623b      	str	r3, [r7, #32]

    var1 = calib_data->t_fine - ((int32_t)76800);
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a994:	4a53      	ldr	r2, [pc, #332]	@ (800aae4 <compensate_humidity+0x164>)
 800a996:	4694      	mov	ip, r2
 800a998:	4463      	add	r3, ip
 800a99a:	61fb      	str	r3, [r7, #28]
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	039b      	lsls	r3, r3, #14
 800a9a2:	61bb      	str	r3, [r7, #24]
    var3 = (int32_t)(((int32_t)calib_data->dig_h4) * 1048576);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	221e      	movs	r2, #30
 800a9a8:	5e9b      	ldrsh	r3, [r3, r2]
 800a9aa:	051b      	lsls	r3, r3, #20
 800a9ac:	617b      	str	r3, [r7, #20]
    var4 = ((int32_t)calib_data->dig_h5) * var1;
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	2220      	movs	r2, #32
 800a9b2:	5e9b      	ldrsh	r3, [r3, r2]
 800a9b4:	001a      	movs	r2, r3
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	4353      	muls	r3, r2
 800a9ba:	613b      	str	r3, [r7, #16]
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800a9bc:	69ba      	ldr	r2, [r7, #24]
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	1ad2      	subs	r2, r2, r3
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	2280      	movs	r2, #128	@ 0x80
 800a9c8:	01d2      	lsls	r2, r2, #7
 800a9ca:	4694      	mov	ip, r2
 800a9cc:	4463      	add	r3, ip
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	da02      	bge.n	800a9d8 <compensate_humidity+0x58>
 800a9d2:	4a45      	ldr	r2, [pc, #276]	@ (800aae8 <compensate_humidity+0x168>)
 800a9d4:	4694      	mov	ip, r2
 800a9d6:	4463      	add	r3, ip
 800a9d8:	13db      	asrs	r3, r3, #15
 800a9da:	60fb      	str	r3, [r7, #12]
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	2222      	movs	r2, #34	@ 0x22
 800a9e0:	569b      	ldrsb	r3, [r3, r2]
 800a9e2:	001a      	movs	r2, r3
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	4353      	muls	r3, r2
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	da02      	bge.n	800a9f2 <compensate_humidity+0x72>
 800a9ec:	4a3f      	ldr	r2, [pc, #252]	@ (800aaec <compensate_humidity+0x16c>)
 800a9ee:	4694      	mov	ip, r2
 800a9f0:	4463      	add	r3, ip
 800a9f2:	129b      	asrs	r3, r3, #10
 800a9f4:	61bb      	str	r3, [r7, #24]
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	7f1b      	ldrb	r3, [r3, #28]
 800a9fa:	001a      	movs	r2, r3
 800a9fc:	69fb      	ldr	r3, [r7, #28]
 800a9fe:	4353      	muls	r3, r2
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	da02      	bge.n	800aa0a <compensate_humidity+0x8a>
 800aa04:	4a3a      	ldr	r2, [pc, #232]	@ (800aaf0 <compensate_humidity+0x170>)
 800aa06:	4694      	mov	ip, r2
 800aa08:	4463      	add	r3, ip
 800aa0a:	12db      	asrs	r3, r3, #11
 800aa0c:	617b      	str	r3, [r7, #20]
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	2280      	movs	r2, #128	@ 0x80
 800aa12:	0212      	lsls	r2, r2, #8
 800aa14:	4694      	mov	ip, r2
 800aa16:	4463      	add	r3, ip
 800aa18:	69ba      	ldr	r2, [r7, #24]
 800aa1a:	4353      	muls	r3, r2
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	da02      	bge.n	800aa26 <compensate_humidity+0xa6>
 800aa20:	4a32      	ldr	r2, [pc, #200]	@ (800aaec <compensate_humidity+0x16c>)
 800aa22:	4694      	mov	ip, r2
 800aa24:	4463      	add	r3, ip
 800aa26:	129b      	asrs	r3, r3, #10
 800aa28:	2280      	movs	r2, #128	@ 0x80
 800aa2a:	0392      	lsls	r2, r2, #14
 800aa2c:	4694      	mov	ip, r2
 800aa2e:	4463      	add	r3, ip
 800aa30:	613b      	str	r3, [r7, #16]
    var2 = ((var4 * ((int32_t)calib_data->dig_h2)) + 8192) / 16384;
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	221a      	movs	r2, #26
 800aa36:	5e9b      	ldrsh	r3, [r3, r2]
 800aa38:	001a      	movs	r2, r3
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	4353      	muls	r3, r2
 800aa3e:	2280      	movs	r2, #128	@ 0x80
 800aa40:	0192      	lsls	r2, r2, #6
 800aa42:	4694      	mov	ip, r2
 800aa44:	4463      	add	r3, ip
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	da02      	bge.n	800aa50 <compensate_humidity+0xd0>
 800aa4a:	4a2a      	ldr	r2, [pc, #168]	@ (800aaf4 <compensate_humidity+0x174>)
 800aa4c:	4694      	mov	ip, r2
 800aa4e:	4463      	add	r3, ip
 800aa50:	139b      	asrs	r3, r3, #14
 800aa52:	61bb      	str	r3, [r7, #24]
    var3 = var5 * var2;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	69ba      	ldr	r2, [r7, #24]
 800aa58:	4353      	muls	r3, r2
 800aa5a:	617b      	str	r3, [r7, #20]
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	da02      	bge.n	800aa68 <compensate_humidity+0xe8>
 800aa62:	4a21      	ldr	r2, [pc, #132]	@ (800aae8 <compensate_humidity+0x168>)
 800aa64:	4694      	mov	ip, r2
 800aa66:	4463      	add	r3, ip
 800aa68:	13db      	asrs	r3, r3, #15
 800aa6a:	001a      	movs	r2, r3
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	da02      	bge.n	800aa78 <compensate_humidity+0xf8>
 800aa72:	491d      	ldr	r1, [pc, #116]	@ (800aae8 <compensate_humidity+0x168>)
 800aa74:	468c      	mov	ip, r1
 800aa76:	4463      	add	r3, ip
 800aa78:	13db      	asrs	r3, r3, #15
 800aa7a:	4353      	muls	r3, r2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	da00      	bge.n	800aa82 <compensate_humidity+0x102>
 800aa80:	337f      	adds	r3, #127	@ 0x7f
 800aa82:	11db      	asrs	r3, r3, #7
 800aa84:	613b      	str	r3, [r7, #16]
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_h1)) / 16);
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	7e1b      	ldrb	r3, [r3, #24]
 800aa8a:	001a      	movs	r2, r3
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	4353      	muls	r3, r2
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	da00      	bge.n	800aa96 <compensate_humidity+0x116>
 800aa94:	330f      	adds	r3, #15
 800aa96:	111b      	asrs	r3, r3, #4
 800aa98:	425b      	negs	r3, r3
 800aa9a:	001a      	movs	r2, r3
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	189b      	adds	r3, r3, r2
 800aaa0:	60fb      	str	r3, [r7, #12]
    var5 = (var5 < 0 ? 0 : var5);
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	da00      	bge.n	800aaaa <compensate_humidity+0x12a>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	60fb      	str	r3, [r7, #12]
    var5 = (var5 > 419430400 ? 419430400 : var5);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	22c8      	movs	r2, #200	@ 0xc8
 800aab0:	0552      	lsls	r2, r2, #21
 800aab2:	4293      	cmp	r3, r2
 800aab4:	dd01      	ble.n	800aaba <compensate_humidity+0x13a>
 800aab6:	23c8      	movs	r3, #200	@ 0xc8
 800aab8:	055b      	lsls	r3, r3, #21
 800aaba:	60fb      	str	r3, [r7, #12]
    humidity = (uint32_t)(var5 / 4096);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	da02      	bge.n	800aac8 <compensate_humidity+0x148>
 800aac2:	4a0d      	ldr	r2, [pc, #52]	@ (800aaf8 <compensate_humidity+0x178>)
 800aac4:	4694      	mov	ip, r2
 800aac6:	4463      	add	r3, ip
 800aac8:	131b      	asrs	r3, r3, #12
 800aaca:	627b      	str	r3, [r7, #36]	@ 0x24

    if (humidity > humidity_max)
 800aacc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d901      	bls.n	800aad8 <compensate_humidity+0x158>
    {
        humidity = humidity_max;
 800aad4:	6a3b      	ldr	r3, [r7, #32]
 800aad6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return humidity;
 800aad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aada:	0018      	movs	r0, r3
 800aadc:	46bd      	mov	sp, r7
 800aade:	b00a      	add	sp, #40	@ 0x28
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	46c0      	nop			@ (mov r8, r8)
 800aae4:	fffed400 	.word	0xfffed400
 800aae8:	00007fff 	.word	0x00007fff
 800aaec:	000003ff 	.word	0x000003ff
 800aaf0:	000007ff 	.word	0x000007ff
 800aaf4:	00003fff 	.word	0x00003fff
 800aaf8:	00000fff 	.word	0x00000fff

0800aafc <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800aafc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aafe:	b08b      	sub	sp, #44	@ 0x2c
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 800ab04:	2626      	movs	r6, #38	@ 0x26
 800ab06:	19bb      	adds	r3, r7, r6
 800ab08:	2288      	movs	r2, #136	@ 0x88
 800ab0a:	701a      	strb	r2, [r3, #0]

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800ab0c:	250c      	movs	r5, #12
 800ab0e:	197b      	adds	r3, r7, r5
 800ab10:	2200      	movs	r2, #0
 800ab12:	601a      	str	r2, [r3, #0]
 800ab14:	3304      	adds	r3, #4
 800ab16:	2216      	movs	r2, #22
 800ab18:	2100      	movs	r1, #0
 800ab1a:	0018      	movs	r0, r3
 800ab1c:	f001 f900 	bl	800bd20 <memset>

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800ab20:	2427      	movs	r4, #39	@ 0x27
 800ab22:	193c      	adds	r4, r7, r4
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	1979      	adds	r1, r7, r5
 800ab28:	19bb      	adds	r3, r7, r6
 800ab2a:	7818      	ldrb	r0, [r3, #0]
 800ab2c:	0013      	movs	r3, r2
 800ab2e:	221a      	movs	r2, #26
 800ab30:	f7fe ffce 	bl	8009ad0 <bme280_get_regs>
 800ab34:	0003      	movs	r3, r0
 800ab36:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800ab38:	2427      	movs	r4, #39	@ 0x27
 800ab3a:	193b      	adds	r3, r7, r4
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	b25b      	sxtb	r3, r3
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d11f      	bne.n	800ab84 <get_calib_data+0x88>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	197b      	adds	r3, r7, r5
 800ab48:	0011      	movs	r1, r2
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f000 f85a 	bl	800ac04 <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 800ab50:	19bb      	adds	r3, r7, r6
 800ab52:	22e1      	movs	r2, #225	@ 0xe1
 800ab54:	701a      	strb	r2, [r3, #0]

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800ab56:	193c      	adds	r4, r7, r4
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	1979      	adds	r1, r7, r5
 800ab5c:	19bb      	adds	r3, r7, r6
 800ab5e:	7818      	ldrb	r0, [r3, #0]
 800ab60:	0013      	movs	r3, r2
 800ab62:	2207      	movs	r2, #7
 800ab64:	f7fe ffb4 	bl	8009ad0 <bme280_get_regs>
 800ab68:	0003      	movs	r3, r0
 800ab6a:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800ab6c:	2427      	movs	r4, #39	@ 0x27
 800ab6e:	193b      	adds	r3, r7, r4
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	b25b      	sxtb	r3, r3
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d105      	bne.n	800ab84 <get_calib_data+0x88>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	197b      	adds	r3, r7, r5
 800ab7c:	0011      	movs	r1, r2
 800ab7e:	0018      	movs	r0, r3
 800ab80:	f000 f8ee 	bl	800ad60 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800ab84:	2327      	movs	r3, #39	@ 0x27
 800ab86:	18fb      	adds	r3, r7, r3
 800ab88:	781b      	ldrb	r3, [r3, #0]
 800ab8a:	b25b      	sxtb	r3, r3
}
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	b00b      	add	sp, #44	@ 0x2c
 800ab92:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ab94 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b086      	sub	sp, #24
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]
 800aba0:	001a      	movs	r2, r3
 800aba2:	1cfb      	adds	r3, r7, #3
 800aba4:	701a      	strb	r2, [r3, #0]
    uint8_t index;

    for (index = 1; index < len; index++)
 800aba6:	2317      	movs	r3, #23
 800aba8:	18fb      	adds	r3, r7, r3
 800abaa:	2201      	movs	r2, #1
 800abac:	701a      	strb	r2, [r3, #0]
 800abae:	e01d      	b.n	800abec <interleave_reg_addr+0x58>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800abb0:	2017      	movs	r0, #23
 800abb2:	183b      	adds	r3, r7, r0
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	68fa      	ldr	r2, [r7, #12]
 800abb8:	18d2      	adds	r2, r2, r3
 800abba:	183b      	adds	r3, r7, r0
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	005b      	lsls	r3, r3, #1
 800abc0:	3b01      	subs	r3, #1
 800abc2:	68b9      	ldr	r1, [r7, #8]
 800abc4:	18cb      	adds	r3, r1, r3
 800abc6:	7812      	ldrb	r2, [r2, #0]
 800abc8:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800abca:	183b      	adds	r3, r7, r0
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	18d2      	adds	r2, r2, r3
 800abd2:	183b      	adds	r3, r7, r0
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	005b      	lsls	r3, r3, #1
 800abd8:	0019      	movs	r1, r3
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	185b      	adds	r3, r3, r1
 800abde:	7812      	ldrb	r2, [r2, #0]
 800abe0:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800abe2:	183b      	adds	r3, r7, r0
 800abe4:	781a      	ldrb	r2, [r3, #0]
 800abe6:	183b      	adds	r3, r7, r0
 800abe8:	3201      	adds	r2, #1
 800abea:	701a      	strb	r2, [r3, #0]
 800abec:	2317      	movs	r3, #23
 800abee:	18fa      	adds	r2, r7, r3
 800abf0:	1cfb      	adds	r3, r7, #3
 800abf2:	7812      	ldrb	r2, [r2, #0]
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d3da      	bcc.n	800abb0 <interleave_reg_addr+0x1c>
    }
}
 800abfa:	46c0      	nop			@ (mov r8, r8)
 800abfc:	46c0      	nop			@ (mov r8, r8)
 800abfe:	46bd      	mov	sp, r7
 800ac00:	b006      	add	sp, #24
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	3318      	adds	r3, #24
 800ac12:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	3301      	adds	r3, #1
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	021b      	lsls	r3, r3, #8
 800ac1c:	b21a      	sxth	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	b21b      	sxth	r3, r3
 800ac24:	4313      	orrs	r3, r2
 800ac26:	b21b      	sxth	r3, r3
 800ac28:	b29a      	uxth	r2, r3
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	3303      	adds	r3, #3
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	021b      	lsls	r3, r3, #8
 800ac36:	b21a      	sxth	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	3302      	adds	r3, #2
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	b21b      	sxth	r3, r3
 800ac40:	4313      	orrs	r3, r2
 800ac42:	b21a      	sxth	r2, r3
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	3305      	adds	r3, #5
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	021b      	lsls	r3, r3, #8
 800ac50:	b21a      	sxth	r2, r3
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	3304      	adds	r3, #4
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	b21b      	sxth	r3, r3
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	b21a      	sxth	r2, r3
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	3307      	adds	r3, #7
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	021b      	lsls	r3, r3, #8
 800ac6a:	b21a      	sxth	r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	3306      	adds	r3, #6
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	b21b      	sxth	r3, r3
 800ac74:	4313      	orrs	r3, r2
 800ac76:	b21b      	sxth	r3, r3
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	3309      	adds	r3, #9
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	021b      	lsls	r3, r3, #8
 800ac86:	b21a      	sxth	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	3308      	adds	r3, #8
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	b21b      	sxth	r3, r3
 800ac90:	4313      	orrs	r3, r2
 800ac92:	b21a      	sxth	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	330b      	adds	r3, #11
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	021b      	lsls	r3, r3, #8
 800aca0:	b21a      	sxth	r2, r3
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	330a      	adds	r3, #10
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	b21b      	sxth	r3, r3
 800acaa:	4313      	orrs	r3, r2
 800acac:	b21a      	sxth	r2, r3
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	330d      	adds	r3, #13
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	021b      	lsls	r3, r3, #8
 800acba:	b21a      	sxth	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	330c      	adds	r3, #12
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	b21b      	sxth	r3, r3
 800acc4:	4313      	orrs	r3, r2
 800acc6:	b21a      	sxth	r2, r3
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	330f      	adds	r3, #15
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	021b      	lsls	r3, r3, #8
 800acd4:	b21a      	sxth	r2, r3
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	330e      	adds	r3, #14
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	b21b      	sxth	r3, r3
 800acde:	4313      	orrs	r3, r2
 800ace0:	b21a      	sxth	r2, r3
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	3311      	adds	r3, #17
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	021b      	lsls	r3, r3, #8
 800acee:	b21a      	sxth	r2, r3
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	3310      	adds	r3, #16
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	b21b      	sxth	r3, r3
 800acf8:	4313      	orrs	r3, r2
 800acfa:	b21a      	sxth	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	3313      	adds	r3, #19
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	021b      	lsls	r3, r3, #8
 800ad08:	b21a      	sxth	r2, r3
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	3312      	adds	r3, #18
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	b21b      	sxth	r3, r3
 800ad12:	4313      	orrs	r3, r2
 800ad14:	b21a      	sxth	r2, r3
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	3315      	adds	r3, #21
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	021b      	lsls	r3, r3, #8
 800ad22:	b21a      	sxth	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	3314      	adds	r3, #20
 800ad28:	781b      	ldrb	r3, [r3, #0]
 800ad2a:	b21b      	sxth	r3, r3
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	b21a      	sxth	r2, r3
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	3317      	adds	r3, #23
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	021b      	lsls	r3, r3, #8
 800ad3c:	b21a      	sxth	r2, r3
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	3316      	adds	r3, #22
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	b21b      	sxth	r3, r3
 800ad46:	4313      	orrs	r3, r2
 800ad48:	b21a      	sxth	r2, r3
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	3319      	adds	r3, #25
 800ad52:	781a      	ldrb	r2, [r3, #0]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	761a      	strb	r2, [r3, #24]
}
 800ad58:	46c0      	nop			@ (mov r8, r8)
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	b004      	add	sp, #16
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800ad60:	b590      	push	{r4, r7, lr}
 800ad62:	b087      	sub	sp, #28
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	3318      	adds	r3, #24
 800ad6e:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	3301      	adds	r3, #1
 800ad74:	781b      	ldrb	r3, [r3, #0]
 800ad76:	021b      	lsls	r3, r3, #8
 800ad78:	b21a      	sxth	r2, r3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	b21b      	sxth	r3, r3
 800ad80:	4313      	orrs	r3, r2
 800ad82:	b21a      	sxth	r2, r3
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	3302      	adds	r3, #2
 800ad8c:	781a      	ldrb	r2, [r3, #0]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	3303      	adds	r3, #3
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	b25b      	sxtb	r3, r3
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	011b      	lsls	r3, r3, #4
 800ad9e:	b29a      	uxth	r2, r3
 800ada0:	2012      	movs	r0, #18
 800ada2:	183b      	adds	r3, r7, r0
 800ada4:	801a      	strh	r2, [r3, #0]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	3304      	adds	r3, #4
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	b21a      	sxth	r2, r3
 800adae:	2410      	movs	r4, #16
 800adb0:	193b      	adds	r3, r7, r4
 800adb2:	210f      	movs	r1, #15
 800adb4:	400a      	ands	r2, r1
 800adb6:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 800adb8:	183a      	adds	r2, r7, r0
 800adba:	193b      	adds	r3, r7, r4
 800adbc:	8812      	ldrh	r2, [r2, #0]
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	b21a      	sxth	r2, r3
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	3305      	adds	r3, #5
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	b25b      	sxtb	r3, r3
 800add0:	b29b      	uxth	r3, r3
 800add2:	011b      	lsls	r3, r3, #4
 800add4:	b29a      	uxth	r2, r3
 800add6:	210e      	movs	r1, #14
 800add8:	187b      	adds	r3, r7, r1
 800adda:	801a      	strh	r2, [r3, #0]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	3304      	adds	r3, #4
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	091b      	lsrs	r3, r3, #4
 800ade4:	b2da      	uxtb	r2, r3
 800ade6:	200c      	movs	r0, #12
 800ade8:	183b      	adds	r3, r7, r0
 800adea:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 800adec:	187a      	adds	r2, r7, r1
 800adee:	183b      	adds	r3, r7, r0
 800adf0:	8812      	ldrh	r2, [r2, #0]
 800adf2:	881b      	ldrh	r3, [r3, #0]
 800adf4:	4313      	orrs	r3, r2
 800adf6:	b21a      	sxth	r2, r3
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	3306      	adds	r3, #6
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	b259      	sxtb	r1, r3
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	2222      	movs	r2, #34	@ 0x22
 800ae08:	5499      	strb	r1, [r3, r2]
}
 800ae0a:	46c0      	nop			@ (mov r8, r8)
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	b007      	add	sp, #28
 800ae10:	bd90      	pop	{r4, r7, pc}

0800ae12 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b084      	sub	sp, #16
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	0002      	movs	r2, r0
 800ae1a:	1dfb      	adds	r3, r7, #7
 800ae1c:	701a      	strb	r2, [r3, #0]
 800ae1e:	1dbb      	adds	r3, r7, #6
 800ae20:	1c0a      	adds	r2, r1, #0
 800ae22:	701a      	strb	r2, [r3, #0]
    uint8_t settings_changed = FALSE;
 800ae24:	210f      	movs	r1, #15
 800ae26:	187b      	adds	r3, r7, r1
 800ae28:	2200      	movs	r2, #0
 800ae2a:	701a      	strb	r2, [r3, #0]

    if (sub_settings & desired_settings)
 800ae2c:	1dfb      	adds	r3, r7, #7
 800ae2e:	1dba      	adds	r2, r7, #6
 800ae30:	781b      	ldrb	r3, [r3, #0]
 800ae32:	7812      	ldrb	r2, [r2, #0]
 800ae34:	4013      	ands	r3, r2
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d003      	beq.n	800ae44 <are_settings_changed+0x32>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 800ae3c:	187b      	adds	r3, r7, r1
 800ae3e:	2201      	movs	r2, #1
 800ae40:	701a      	strb	r2, [r3, #0]
 800ae42:	e003      	b.n	800ae4c <are_settings_changed+0x3a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 800ae44:	230f      	movs	r3, #15
 800ae46:	18fb      	adds	r3, r7, r3
 800ae48:	2200      	movs	r2, #0
 800ae4a:	701a      	strb	r2, [r3, #0]
    }

    return settings_changed;
 800ae4c:	230f      	movs	r3, #15
 800ae4e:	18fb      	adds	r3, r7, r3
 800ae50:	781b      	ldrb	r3, [r3, #0]
}
 800ae52:	0018      	movs	r0, r3
 800ae54:	46bd      	mov	sp, r7
 800ae56:	b004      	add	sp, #16
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b084      	sub	sp, #16
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00b      	beq.n	800ae80 <null_ptr_check+0x26>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d007      	beq.n	800ae80 <null_ptr_check+0x26>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	691b      	ldr	r3, [r3, #16]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d003      	beq.n	800ae80 <null_ptr_check+0x26>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d104      	bne.n	800ae8a <null_ptr_check+0x30>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 800ae80:	230f      	movs	r3, #15
 800ae82:	18fb      	adds	r3, r7, r3
 800ae84:	22ff      	movs	r2, #255	@ 0xff
 800ae86:	701a      	strb	r2, [r3, #0]
 800ae88:	e003      	b.n	800ae92 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 800ae8a:	230f      	movs	r3, #15
 800ae8c:	18fb      	adds	r3, r7, r3
 800ae8e:	2200      	movs	r2, #0
 800ae90:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800ae92:	230f      	movs	r3, #15
 800ae94:	18fb      	adds	r3, r7, r3
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	b25b      	sxtb	r3, r3
}
 800ae9a:	0018      	movs	r0, r3
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	b004      	add	sp, #16
 800aea0:	bd80      	pop	{r7, pc}

0800aea2 <LL_SPI_IsActiveFlag_RXNE>:
{
 800aea2:	b580      	push	{r7, lr}
 800aea4:	b082      	sub	sp, #8
 800aea6:	af00      	add	r7, sp, #0
 800aea8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	4013      	ands	r3, r2
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d101      	bne.n	800aeba <LL_SPI_IsActiveFlag_RXNE+0x18>
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	e000      	b.n	800aebc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	0018      	movs	r0, r3
 800aebe:	46bd      	mov	sp, r7
 800aec0:	b002      	add	sp, #8
 800aec2:	bd80      	pop	{r7, pc}

0800aec4 <LL_SPI_IsActiveFlag_TXE>:
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	2202      	movs	r2, #2
 800aed2:	4013      	ands	r3, r2
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d101      	bne.n	800aedc <LL_SPI_IsActiveFlag_TXE+0x18>
 800aed8:	2301      	movs	r3, #1
 800aeda:	e000      	b.n	800aede <LL_SPI_IsActiveFlag_TXE+0x1a>
 800aedc:	2300      	movs	r3, #0
}
 800aede:	0018      	movs	r0, r3
 800aee0:	46bd      	mov	sp, r7
 800aee2:	b002      	add	sp, #8
 800aee4:	bd80      	pop	{r7, pc}

0800aee6 <LL_SPI_ReceiveData8>:
{
 800aee6:	b580      	push	{r7, lr}
 800aee8:	b082      	sub	sp, #8
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	330c      	adds	r3, #12
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	b2db      	uxtb	r3, r3
}
 800aef6:	0018      	movs	r0, r3
 800aef8:	46bd      	mov	sp, r7
 800aefa:	b002      	add	sp, #8
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <LL_SPI_TransmitData8>:
{
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
 800af06:	000a      	movs	r2, r1
 800af08:	1cfb      	adds	r3, r7, #3
 800af0a:	701a      	strb	r2, [r3, #0]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	330c      	adds	r3, #12
 800af10:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	1cfa      	adds	r2, r7, #3
 800af16:	7812      	ldrb	r2, [r2, #0]
 800af18:	701a      	strb	r2, [r3, #0]
}
 800af1a:	46c0      	nop			@ (mov r8, r8)
 800af1c:	46bd      	mov	sp, r7
 800af1e:	b004      	add	sp, #16
 800af20:	bd80      	pop	{r7, pc}

0800af22 <user_delay_us>:
inline static uint8_t SPI1_Readbyte(uint8_t reg_addr);
inline static void SPI1_Writebyte(uint8_t reg_addr, uint8_t val);


void user_delay_us(uint32_t period,void *intf_ptr)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b082      	sub	sp, #8
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
 800af2a:	6039      	str	r1, [r7, #0]
	HAL_Delay(period);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	0018      	movs	r0, r3
 800af30:	f7fa ff24 	bl	8005d7c <HAL_Delay>
}
 800af34:	46c0      	nop			@ (mov r8, r8)
 800af36:	46bd      	mov	sp, r7
 800af38:	b002      	add	sp, #8
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <SPI1_SendByte>:


inline static uint8_t SPI1_SendByte(uint8_t data)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b082      	sub	sp, #8
 800af40:	af00      	add	r7, sp, #0
 800af42:	0002      	movs	r2, r0
 800af44:	1dfb      	adds	r3, r7, #7
 800af46:	701a      	strb	r2, [r3, #0]
	while(LL_SPI_IsActiveFlag_TXE(SPI1)==RESET);
 800af48:	46c0      	nop			@ (mov r8, r8)
 800af4a:	4b0e      	ldr	r3, [pc, #56]	@ (800af84 <SPI1_SendByte+0x48>)
 800af4c:	0018      	movs	r0, r3
 800af4e:	f7ff ffb9 	bl	800aec4 <LL_SPI_IsActiveFlag_TXE>
 800af52:	1e03      	subs	r3, r0, #0
 800af54:	d0f9      	beq.n	800af4a <SPI1_SendByte+0xe>
	LL_SPI_TransmitData8(SPI1, data);
 800af56:	1dfb      	adds	r3, r7, #7
 800af58:	781b      	ldrb	r3, [r3, #0]
 800af5a:	4a0a      	ldr	r2, [pc, #40]	@ (800af84 <SPI1_SendByte+0x48>)
 800af5c:	0019      	movs	r1, r3
 800af5e:	0010      	movs	r0, r2
 800af60:	f7ff ffcd 	bl	800aefe <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(SPI1)==RESET);
 800af64:	46c0      	nop			@ (mov r8, r8)
 800af66:	4b07      	ldr	r3, [pc, #28]	@ (800af84 <SPI1_SendByte+0x48>)
 800af68:	0018      	movs	r0, r3
 800af6a:	f7ff ff9a 	bl	800aea2 <LL_SPI_IsActiveFlag_RXNE>
 800af6e:	1e03      	subs	r3, r0, #0
 800af70:	d0f9      	beq.n	800af66 <SPI1_SendByte+0x2a>
	return LL_SPI_ReceiveData8(SPI1);
 800af72:	4b04      	ldr	r3, [pc, #16]	@ (800af84 <SPI1_SendByte+0x48>)
 800af74:	0018      	movs	r0, r3
 800af76:	f7ff ffb6 	bl	800aee6 <LL_SPI_ReceiveData8>
 800af7a:	0003      	movs	r3, r0
}
 800af7c:	0018      	movs	r0, r3
 800af7e:	46bd      	mov	sp, r7
 800af80:	b002      	add	sp, #8
 800af82:	bd80      	pop	{r7, pc}
 800af84:	40013000 	.word	0x40013000

0800af88 <user_spi_read>:
}



uint8_t user_spi_read(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800af88:	b590      	push	{r4, r7, lr}
 800af8a:	b087      	sub	sp, #28
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	60b9      	str	r1, [r7, #8]
 800af90:	0011      	movs	r1, r2
 800af92:	607b      	str	r3, [r7, #4]
 800af94:	230f      	movs	r3, #15
 800af96:	18fb      	adds	r3, r7, r3
 800af98:	1c02      	adds	r2, r0, #0
 800af9a:	701a      	strb	r2, [r3, #0]
 800af9c:	230e      	movs	r3, #14
 800af9e:	18fb      	adds	r3, r7, r3
 800afa0:	1c0a      	adds	r2, r1, #0
 800afa2:	701a      	strb	r2, [r3, #0]
	unsigned int i = 0;
 800afa4:	2300      	movs	r3, #0
 800afa6:	617b      	str	r3, [r7, #20]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800afa8:	4b18      	ldr	r3, [pc, #96]	@ (800b00c <user_spi_read+0x84>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2240      	movs	r2, #64	@ 0x40
 800afae:	4013      	ands	r3, r2
 800afb0:	d105      	bne.n	800afbe <user_spi_read+0x36>
 800afb2:	4b16      	ldr	r3, [pc, #88]	@ (800b00c <user_spi_read+0x84>)
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	4b15      	ldr	r3, [pc, #84]	@ (800b00c <user_spi_read+0x84>)
 800afb8:	2140      	movs	r1, #64	@ 0x40
 800afba:	430a      	orrs	r2, r1
 800afbc:	601a      	str	r2, [r3, #0]
	CSB_L();
 800afbe:	23a0      	movs	r3, #160	@ 0xa0
 800afc0:	05db      	lsls	r3, r3, #23
 800afc2:	2280      	movs	r2, #128	@ 0x80
 800afc4:	04d2      	lsls	r2, r2, #19
 800afc6:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 	
 800afc8:	230f      	movs	r3, #15
 800afca:	18fb      	adds	r3, r7, r3
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	0018      	movs	r0, r3
 800afd0:	f7ff ffb4 	bl	800af3c <SPI1_SendByte>
	while(i < len)
 800afd4:	e009      	b.n	800afea <user_spi_read+0x62>
	{
		data[i++] = SPI1_SendByte(0x00); 	//Send DUMMY to read data
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	1c5a      	adds	r2, r3, #1
 800afda:	617a      	str	r2, [r7, #20]
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	18d4      	adds	r4, r2, r3
 800afe0:	2000      	movs	r0, #0
 800afe2:	f7ff ffab 	bl	800af3c <SPI1_SendByte>
 800afe6:	0003      	movs	r3, r0
 800afe8:	7023      	strb	r3, [r4, #0]
	while(i < len)
 800afea:	230e      	movs	r3, #14
 800afec:	18fb      	adds	r3, r7, r3
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	697a      	ldr	r2, [r7, #20]
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d3ef      	bcc.n	800afd6 <user_spi_read+0x4e>
	}
	CSB_H();
 800aff6:	23a0      	movs	r3, #160	@ 0xa0
 800aff8:	05db      	lsls	r3, r3, #23
 800affa:	2280      	movs	r2, #128	@ 0x80
 800affc:	00d2      	lsls	r2, r2, #3
 800affe:	619a      	str	r2, [r3, #24]
	return 0;
 800b000:	2300      	movs	r3, #0
}
 800b002:	0018      	movs	r0, r3
 800b004:	46bd      	mov	sp, r7
 800b006:	b007      	add	sp, #28
 800b008:	bd90      	pop	{r4, r7, pc}
 800b00a:	46c0      	nop			@ (mov r8, r8)
 800b00c:	40013000 	.word	0x40013000

0800b010 <user_spi_write>:
}



uint8_t user_spi_write(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b086      	sub	sp, #24
 800b014:	af00      	add	r7, sp, #0
 800b016:	60b9      	str	r1, [r7, #8]
 800b018:	0011      	movs	r1, r2
 800b01a:	607b      	str	r3, [r7, #4]
 800b01c:	230f      	movs	r3, #15
 800b01e:	18fb      	adds	r3, r7, r3
 800b020:	1c02      	adds	r2, r0, #0
 800b022:	701a      	strb	r2, [r3, #0]
 800b024:	230e      	movs	r3, #14
 800b026:	18fb      	adds	r3, r7, r3
 800b028:	1c0a      	adds	r2, r1, #0
 800b02a:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800b02c:	2317      	movs	r3, #23
 800b02e:	18fb      	adds	r3, r7, r3
 800b030:	2200      	movs	r2, #0
 800b032:	701a      	strb	r2, [r3, #0]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800b034:	4b1a      	ldr	r3, [pc, #104]	@ (800b0a0 <user_spi_write+0x90>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	2240      	movs	r2, #64	@ 0x40
 800b03a:	4013      	ands	r3, r2
 800b03c:	d105      	bne.n	800b04a <user_spi_write+0x3a>
 800b03e:	4b18      	ldr	r3, [pc, #96]	@ (800b0a0 <user_spi_write+0x90>)
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	4b17      	ldr	r3, [pc, #92]	@ (800b0a0 <user_spi_write+0x90>)
 800b044:	2140      	movs	r1, #64	@ 0x40
 800b046:	430a      	orrs	r2, r1
 800b048:	601a      	str	r2, [r3, #0]
	CSB_L();
 800b04a:	23a0      	movs	r3, #160	@ 0xa0
 800b04c:	05db      	lsls	r3, r3, #23
 800b04e:	2280      	movs	r2, #128	@ 0x80
 800b050:	04d2      	lsls	r2, r2, #19
 800b052:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 		
 800b054:	230f      	movs	r3, #15
 800b056:	18fb      	adds	r3, r7, r3
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	0018      	movs	r0, r3
 800b05c:	f7ff ff6e 	bl	800af3c <SPI1_SendByte>
	while(i < len)
 800b060:	e00c      	b.n	800b07c <user_spi_write+0x6c>
	{
		SPI1_SendByte(data[i++]); 	//Send Data to write
 800b062:	2217      	movs	r2, #23
 800b064:	18bb      	adds	r3, r7, r2
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	18ba      	adds	r2, r7, r2
 800b06a:	1c59      	adds	r1, r3, #1
 800b06c:	7011      	strb	r1, [r2, #0]
 800b06e:	001a      	movs	r2, r3
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	189b      	adds	r3, r3, r2
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	0018      	movs	r0, r3
 800b078:	f7ff ff60 	bl	800af3c <SPI1_SendByte>
	while(i < len)
 800b07c:	2317      	movs	r3, #23
 800b07e:	18fa      	adds	r2, r7, r3
 800b080:	230e      	movs	r3, #14
 800b082:	18fb      	adds	r3, r7, r3
 800b084:	7812      	ldrb	r2, [r2, #0]
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	429a      	cmp	r2, r3
 800b08a:	d3ea      	bcc.n	800b062 <user_spi_write+0x52>
	}
	CSB_H();
 800b08c:	23a0      	movs	r3, #160	@ 0xa0
 800b08e:	05db      	lsls	r3, r3, #23
 800b090:	2280      	movs	r2, #128	@ 0x80
 800b092:	00d2      	lsls	r2, r2, #3
 800b094:	619a      	str	r2, [r3, #24]
	return 0;
 800b096:	2300      	movs	r3, #0
}
 800b098:	0018      	movs	r0, r3
 800b09a:	46bd      	mov	sp, r7
 800b09c:	b006      	add	sp, #24
 800b09e:	bd80      	pop	{r7, pc}
 800b0a0:	40013000 	.word	0x40013000

0800b0a4 <malloc>:
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	4b03      	ldr	r3, [pc, #12]	@ (800b0b4 <malloc+0x10>)
 800b0a8:	0001      	movs	r1, r0
 800b0aa:	6818      	ldr	r0, [r3, #0]
 800b0ac:	f000 f826 	bl	800b0fc <_malloc_r>
 800b0b0:	bd10      	pop	{r4, pc}
 800b0b2:	46c0      	nop			@ (mov r8, r8)
 800b0b4:	2000001c 	.word	0x2000001c

0800b0b8 <sbrk_aligned>:
 800b0b8:	b570      	push	{r4, r5, r6, lr}
 800b0ba:	4e0f      	ldr	r6, [pc, #60]	@ (800b0f8 <sbrk_aligned+0x40>)
 800b0bc:	000d      	movs	r5, r1
 800b0be:	6831      	ldr	r1, [r6, #0]
 800b0c0:	0004      	movs	r4, r0
 800b0c2:	2900      	cmp	r1, #0
 800b0c4:	d102      	bne.n	800b0cc <sbrk_aligned+0x14>
 800b0c6:	f000 fe71 	bl	800bdac <_sbrk_r>
 800b0ca:	6030      	str	r0, [r6, #0]
 800b0cc:	0029      	movs	r1, r5
 800b0ce:	0020      	movs	r0, r4
 800b0d0:	f000 fe6c 	bl	800bdac <_sbrk_r>
 800b0d4:	1c43      	adds	r3, r0, #1
 800b0d6:	d103      	bne.n	800b0e0 <sbrk_aligned+0x28>
 800b0d8:	2501      	movs	r5, #1
 800b0da:	426d      	negs	r5, r5
 800b0dc:	0028      	movs	r0, r5
 800b0de:	bd70      	pop	{r4, r5, r6, pc}
 800b0e0:	2303      	movs	r3, #3
 800b0e2:	1cc5      	adds	r5, r0, #3
 800b0e4:	439d      	bics	r5, r3
 800b0e6:	42a8      	cmp	r0, r5
 800b0e8:	d0f8      	beq.n	800b0dc <sbrk_aligned+0x24>
 800b0ea:	1a29      	subs	r1, r5, r0
 800b0ec:	0020      	movs	r0, r4
 800b0ee:	f000 fe5d 	bl	800bdac <_sbrk_r>
 800b0f2:	3001      	adds	r0, #1
 800b0f4:	d1f2      	bne.n	800b0dc <sbrk_aligned+0x24>
 800b0f6:	e7ef      	b.n	800b0d8 <sbrk_aligned+0x20>
 800b0f8:	20000448 	.word	0x20000448

0800b0fc <_malloc_r>:
 800b0fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0fe:	2203      	movs	r2, #3
 800b100:	1ccb      	adds	r3, r1, #3
 800b102:	4393      	bics	r3, r2
 800b104:	3308      	adds	r3, #8
 800b106:	0005      	movs	r5, r0
 800b108:	001f      	movs	r7, r3
 800b10a:	2b0c      	cmp	r3, #12
 800b10c:	d234      	bcs.n	800b178 <_malloc_r+0x7c>
 800b10e:	270c      	movs	r7, #12
 800b110:	42b9      	cmp	r1, r7
 800b112:	d833      	bhi.n	800b17c <_malloc_r+0x80>
 800b114:	0028      	movs	r0, r5
 800b116:	f000 f871 	bl	800b1fc <__malloc_lock>
 800b11a:	4e37      	ldr	r6, [pc, #220]	@ (800b1f8 <_malloc_r+0xfc>)
 800b11c:	6833      	ldr	r3, [r6, #0]
 800b11e:	001c      	movs	r4, r3
 800b120:	2c00      	cmp	r4, #0
 800b122:	d12f      	bne.n	800b184 <_malloc_r+0x88>
 800b124:	0039      	movs	r1, r7
 800b126:	0028      	movs	r0, r5
 800b128:	f7ff ffc6 	bl	800b0b8 <sbrk_aligned>
 800b12c:	0004      	movs	r4, r0
 800b12e:	1c43      	adds	r3, r0, #1
 800b130:	d15f      	bne.n	800b1f2 <_malloc_r+0xf6>
 800b132:	6834      	ldr	r4, [r6, #0]
 800b134:	9400      	str	r4, [sp, #0]
 800b136:	9b00      	ldr	r3, [sp, #0]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d14a      	bne.n	800b1d2 <_malloc_r+0xd6>
 800b13c:	2c00      	cmp	r4, #0
 800b13e:	d052      	beq.n	800b1e6 <_malloc_r+0xea>
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	0028      	movs	r0, r5
 800b144:	18e3      	adds	r3, r4, r3
 800b146:	9900      	ldr	r1, [sp, #0]
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	f000 fe2f 	bl	800bdac <_sbrk_r>
 800b14e:	9b01      	ldr	r3, [sp, #4]
 800b150:	4283      	cmp	r3, r0
 800b152:	d148      	bne.n	800b1e6 <_malloc_r+0xea>
 800b154:	6823      	ldr	r3, [r4, #0]
 800b156:	0028      	movs	r0, r5
 800b158:	1aff      	subs	r7, r7, r3
 800b15a:	0039      	movs	r1, r7
 800b15c:	f7ff ffac 	bl	800b0b8 <sbrk_aligned>
 800b160:	3001      	adds	r0, #1
 800b162:	d040      	beq.n	800b1e6 <_malloc_r+0xea>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	19db      	adds	r3, r3, r7
 800b168:	6023      	str	r3, [r4, #0]
 800b16a:	6833      	ldr	r3, [r6, #0]
 800b16c:	685a      	ldr	r2, [r3, #4]
 800b16e:	2a00      	cmp	r2, #0
 800b170:	d133      	bne.n	800b1da <_malloc_r+0xde>
 800b172:	9b00      	ldr	r3, [sp, #0]
 800b174:	6033      	str	r3, [r6, #0]
 800b176:	e019      	b.n	800b1ac <_malloc_r+0xb0>
 800b178:	2b00      	cmp	r3, #0
 800b17a:	dac9      	bge.n	800b110 <_malloc_r+0x14>
 800b17c:	230c      	movs	r3, #12
 800b17e:	602b      	str	r3, [r5, #0]
 800b180:	2000      	movs	r0, #0
 800b182:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b184:	6821      	ldr	r1, [r4, #0]
 800b186:	1bc9      	subs	r1, r1, r7
 800b188:	d420      	bmi.n	800b1cc <_malloc_r+0xd0>
 800b18a:	290b      	cmp	r1, #11
 800b18c:	d90a      	bls.n	800b1a4 <_malloc_r+0xa8>
 800b18e:	19e2      	adds	r2, r4, r7
 800b190:	6027      	str	r7, [r4, #0]
 800b192:	42a3      	cmp	r3, r4
 800b194:	d104      	bne.n	800b1a0 <_malloc_r+0xa4>
 800b196:	6032      	str	r2, [r6, #0]
 800b198:	6863      	ldr	r3, [r4, #4]
 800b19a:	6011      	str	r1, [r2, #0]
 800b19c:	6053      	str	r3, [r2, #4]
 800b19e:	e005      	b.n	800b1ac <_malloc_r+0xb0>
 800b1a0:	605a      	str	r2, [r3, #4]
 800b1a2:	e7f9      	b.n	800b198 <_malloc_r+0x9c>
 800b1a4:	6862      	ldr	r2, [r4, #4]
 800b1a6:	42a3      	cmp	r3, r4
 800b1a8:	d10e      	bne.n	800b1c8 <_malloc_r+0xcc>
 800b1aa:	6032      	str	r2, [r6, #0]
 800b1ac:	0028      	movs	r0, r5
 800b1ae:	f000 f82d 	bl	800b20c <__malloc_unlock>
 800b1b2:	0020      	movs	r0, r4
 800b1b4:	2207      	movs	r2, #7
 800b1b6:	300b      	adds	r0, #11
 800b1b8:	1d23      	adds	r3, r4, #4
 800b1ba:	4390      	bics	r0, r2
 800b1bc:	1ac2      	subs	r2, r0, r3
 800b1be:	4298      	cmp	r0, r3
 800b1c0:	d0df      	beq.n	800b182 <_malloc_r+0x86>
 800b1c2:	1a1b      	subs	r3, r3, r0
 800b1c4:	50a3      	str	r3, [r4, r2]
 800b1c6:	e7dc      	b.n	800b182 <_malloc_r+0x86>
 800b1c8:	605a      	str	r2, [r3, #4]
 800b1ca:	e7ef      	b.n	800b1ac <_malloc_r+0xb0>
 800b1cc:	0023      	movs	r3, r4
 800b1ce:	6864      	ldr	r4, [r4, #4]
 800b1d0:	e7a6      	b.n	800b120 <_malloc_r+0x24>
 800b1d2:	9c00      	ldr	r4, [sp, #0]
 800b1d4:	6863      	ldr	r3, [r4, #4]
 800b1d6:	9300      	str	r3, [sp, #0]
 800b1d8:	e7ad      	b.n	800b136 <_malloc_r+0x3a>
 800b1da:	001a      	movs	r2, r3
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	42a3      	cmp	r3, r4
 800b1e0:	d1fb      	bne.n	800b1da <_malloc_r+0xde>
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	e7da      	b.n	800b19c <_malloc_r+0xa0>
 800b1e6:	230c      	movs	r3, #12
 800b1e8:	0028      	movs	r0, r5
 800b1ea:	602b      	str	r3, [r5, #0]
 800b1ec:	f000 f80e 	bl	800b20c <__malloc_unlock>
 800b1f0:	e7c6      	b.n	800b180 <_malloc_r+0x84>
 800b1f2:	6007      	str	r7, [r0, #0]
 800b1f4:	e7da      	b.n	800b1ac <_malloc_r+0xb0>
 800b1f6:	46c0      	nop			@ (mov r8, r8)
 800b1f8:	2000044c 	.word	0x2000044c

0800b1fc <__malloc_lock>:
 800b1fc:	b510      	push	{r4, lr}
 800b1fe:	4802      	ldr	r0, [pc, #8]	@ (800b208 <__malloc_lock+0xc>)
 800b200:	f000 fe25 	bl	800be4e <__retarget_lock_acquire_recursive>
 800b204:	bd10      	pop	{r4, pc}
 800b206:	46c0      	nop			@ (mov r8, r8)
 800b208:	20000590 	.word	0x20000590

0800b20c <__malloc_unlock>:
 800b20c:	b510      	push	{r4, lr}
 800b20e:	4802      	ldr	r0, [pc, #8]	@ (800b218 <__malloc_unlock+0xc>)
 800b210:	f000 fe1e 	bl	800be50 <__retarget_lock_release_recursive>
 800b214:	bd10      	pop	{r4, pc}
 800b216:	46c0      	nop			@ (mov r8, r8)
 800b218:	20000590 	.word	0x20000590

0800b21c <__cvt>:
 800b21c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b21e:	001f      	movs	r7, r3
 800b220:	2300      	movs	r3, #0
 800b222:	0016      	movs	r6, r2
 800b224:	b08b      	sub	sp, #44	@ 0x2c
 800b226:	429f      	cmp	r7, r3
 800b228:	da04      	bge.n	800b234 <__cvt+0x18>
 800b22a:	2180      	movs	r1, #128	@ 0x80
 800b22c:	0609      	lsls	r1, r1, #24
 800b22e:	187b      	adds	r3, r7, r1
 800b230:	001f      	movs	r7, r3
 800b232:	232d      	movs	r3, #45	@ 0x2d
 800b234:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b236:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b238:	7013      	strb	r3, [r2, #0]
 800b23a:	2320      	movs	r3, #32
 800b23c:	2203      	movs	r2, #3
 800b23e:	439d      	bics	r5, r3
 800b240:	2d46      	cmp	r5, #70	@ 0x46
 800b242:	d007      	beq.n	800b254 <__cvt+0x38>
 800b244:	002b      	movs	r3, r5
 800b246:	3b45      	subs	r3, #69	@ 0x45
 800b248:	4259      	negs	r1, r3
 800b24a:	414b      	adcs	r3, r1
 800b24c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b24e:	3a01      	subs	r2, #1
 800b250:	18cb      	adds	r3, r1, r3
 800b252:	9310      	str	r3, [sp, #64]	@ 0x40
 800b254:	ab09      	add	r3, sp, #36	@ 0x24
 800b256:	9304      	str	r3, [sp, #16]
 800b258:	ab08      	add	r3, sp, #32
 800b25a:	9303      	str	r3, [sp, #12]
 800b25c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b25e:	9200      	str	r2, [sp, #0]
 800b260:	9302      	str	r3, [sp, #8]
 800b262:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b264:	0032      	movs	r2, r6
 800b266:	9301      	str	r3, [sp, #4]
 800b268:	003b      	movs	r3, r7
 800b26a:	f000 fe8b 	bl	800bf84 <_dtoa_r>
 800b26e:	0004      	movs	r4, r0
 800b270:	2d47      	cmp	r5, #71	@ 0x47
 800b272:	d11b      	bne.n	800b2ac <__cvt+0x90>
 800b274:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b276:	07db      	lsls	r3, r3, #31
 800b278:	d511      	bpl.n	800b29e <__cvt+0x82>
 800b27a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b27c:	18c3      	adds	r3, r0, r3
 800b27e:	9307      	str	r3, [sp, #28]
 800b280:	2200      	movs	r2, #0
 800b282:	2300      	movs	r3, #0
 800b284:	0030      	movs	r0, r6
 800b286:	0039      	movs	r1, r7
 800b288:	f7f5 f8e0 	bl	800044c <__aeabi_dcmpeq>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d001      	beq.n	800b294 <__cvt+0x78>
 800b290:	9b07      	ldr	r3, [sp, #28]
 800b292:	9309      	str	r3, [sp, #36]	@ 0x24
 800b294:	2230      	movs	r2, #48	@ 0x30
 800b296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b298:	9907      	ldr	r1, [sp, #28]
 800b29a:	428b      	cmp	r3, r1
 800b29c:	d320      	bcc.n	800b2e0 <__cvt+0xc4>
 800b29e:	0020      	movs	r0, r4
 800b2a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b2a4:	1b1b      	subs	r3, r3, r4
 800b2a6:	6013      	str	r3, [r2, #0]
 800b2a8:	b00b      	add	sp, #44	@ 0x2c
 800b2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2ae:	18c3      	adds	r3, r0, r3
 800b2b0:	9307      	str	r3, [sp, #28]
 800b2b2:	2d46      	cmp	r5, #70	@ 0x46
 800b2b4:	d1e4      	bne.n	800b280 <__cvt+0x64>
 800b2b6:	7803      	ldrb	r3, [r0, #0]
 800b2b8:	2b30      	cmp	r3, #48	@ 0x30
 800b2ba:	d10c      	bne.n	800b2d6 <__cvt+0xba>
 800b2bc:	2200      	movs	r2, #0
 800b2be:	2300      	movs	r3, #0
 800b2c0:	0030      	movs	r0, r6
 800b2c2:	0039      	movs	r1, r7
 800b2c4:	f7f5 f8c2 	bl	800044c <__aeabi_dcmpeq>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d104      	bne.n	800b2d6 <__cvt+0xba>
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b2d0:	1a9b      	subs	r3, r3, r2
 800b2d2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b2d4:	6013      	str	r3, [r2, #0]
 800b2d6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2d8:	9a07      	ldr	r2, [sp, #28]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	18d3      	adds	r3, r2, r3
 800b2de:	e7ce      	b.n	800b27e <__cvt+0x62>
 800b2e0:	1c59      	adds	r1, r3, #1
 800b2e2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b2e4:	701a      	strb	r2, [r3, #0]
 800b2e6:	e7d6      	b.n	800b296 <__cvt+0x7a>

0800b2e8 <__exponent>:
 800b2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ea:	232b      	movs	r3, #43	@ 0x2b
 800b2ec:	0005      	movs	r5, r0
 800b2ee:	000c      	movs	r4, r1
 800b2f0:	b085      	sub	sp, #20
 800b2f2:	7002      	strb	r2, [r0, #0]
 800b2f4:	2900      	cmp	r1, #0
 800b2f6:	da01      	bge.n	800b2fc <__exponent+0x14>
 800b2f8:	424c      	negs	r4, r1
 800b2fa:	3302      	adds	r3, #2
 800b2fc:	706b      	strb	r3, [r5, #1]
 800b2fe:	2c09      	cmp	r4, #9
 800b300:	dd2c      	ble.n	800b35c <__exponent+0x74>
 800b302:	ab02      	add	r3, sp, #8
 800b304:	1dde      	adds	r6, r3, #7
 800b306:	0020      	movs	r0, r4
 800b308:	210a      	movs	r1, #10
 800b30a:	f7f5 f889 	bl	8000420 <__aeabi_idivmod>
 800b30e:	0037      	movs	r7, r6
 800b310:	3130      	adds	r1, #48	@ 0x30
 800b312:	3e01      	subs	r6, #1
 800b314:	0020      	movs	r0, r4
 800b316:	7031      	strb	r1, [r6, #0]
 800b318:	210a      	movs	r1, #10
 800b31a:	9401      	str	r4, [sp, #4]
 800b31c:	f7f4 ff9a 	bl	8000254 <__divsi3>
 800b320:	9b01      	ldr	r3, [sp, #4]
 800b322:	0004      	movs	r4, r0
 800b324:	2b63      	cmp	r3, #99	@ 0x63
 800b326:	dcee      	bgt.n	800b306 <__exponent+0x1e>
 800b328:	1eba      	subs	r2, r7, #2
 800b32a:	1ca8      	adds	r0, r5, #2
 800b32c:	0001      	movs	r1, r0
 800b32e:	0013      	movs	r3, r2
 800b330:	3430      	adds	r4, #48	@ 0x30
 800b332:	7014      	strb	r4, [r2, #0]
 800b334:	ac02      	add	r4, sp, #8
 800b336:	3407      	adds	r4, #7
 800b338:	429c      	cmp	r4, r3
 800b33a:	d80a      	bhi.n	800b352 <__exponent+0x6a>
 800b33c:	2300      	movs	r3, #0
 800b33e:	42a2      	cmp	r2, r4
 800b340:	d803      	bhi.n	800b34a <__exponent+0x62>
 800b342:	3309      	adds	r3, #9
 800b344:	aa02      	add	r2, sp, #8
 800b346:	189b      	adds	r3, r3, r2
 800b348:	1bdb      	subs	r3, r3, r7
 800b34a:	18c0      	adds	r0, r0, r3
 800b34c:	1b40      	subs	r0, r0, r5
 800b34e:	b005      	add	sp, #20
 800b350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b352:	781c      	ldrb	r4, [r3, #0]
 800b354:	3301      	adds	r3, #1
 800b356:	700c      	strb	r4, [r1, #0]
 800b358:	3101      	adds	r1, #1
 800b35a:	e7eb      	b.n	800b334 <__exponent+0x4c>
 800b35c:	2330      	movs	r3, #48	@ 0x30
 800b35e:	18e4      	adds	r4, r4, r3
 800b360:	70ab      	strb	r3, [r5, #2]
 800b362:	1d28      	adds	r0, r5, #4
 800b364:	70ec      	strb	r4, [r5, #3]
 800b366:	e7f1      	b.n	800b34c <__exponent+0x64>

0800b368 <_printf_float>:
 800b368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b36a:	b097      	sub	sp, #92	@ 0x5c
 800b36c:	000d      	movs	r5, r1
 800b36e:	920a      	str	r2, [sp, #40]	@ 0x28
 800b370:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800b372:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b374:	9009      	str	r0, [sp, #36]	@ 0x24
 800b376:	f000 fcdb 	bl	800bd30 <_localeconv_r>
 800b37a:	6803      	ldr	r3, [r0, #0]
 800b37c:	0018      	movs	r0, r3
 800b37e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b380:	f7f4 fec2 	bl	8000108 <strlen>
 800b384:	2300      	movs	r3, #0
 800b386:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b388:	9314      	str	r3, [sp, #80]	@ 0x50
 800b38a:	7e2b      	ldrb	r3, [r5, #24]
 800b38c:	2207      	movs	r2, #7
 800b38e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	930e      	str	r3, [sp, #56]	@ 0x38
 800b394:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	05c9      	lsls	r1, r1, #23
 800b39a:	d545      	bpl.n	800b428 <_printf_float+0xc0>
 800b39c:	189b      	adds	r3, r3, r2
 800b39e:	4393      	bics	r3, r2
 800b3a0:	001a      	movs	r2, r3
 800b3a2:	3208      	adds	r2, #8
 800b3a4:	6022      	str	r2, [r4, #0]
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	681e      	ldr	r6, [r3, #0]
 800b3aa:	685f      	ldr	r7, [r3, #4]
 800b3ac:	007b      	lsls	r3, r7, #1
 800b3ae:	085b      	lsrs	r3, r3, #1
 800b3b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b3b2:	9610      	str	r6, [sp, #64]	@ 0x40
 800b3b4:	64ae      	str	r6, [r5, #72]	@ 0x48
 800b3b6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800b3b8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b3ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b3bc:	4ba7      	ldr	r3, [pc, #668]	@ (800b65c <_printf_float+0x2f4>)
 800b3be:	4252      	negs	r2, r2
 800b3c0:	f7f6 ffa6 	bl	8002310 <__aeabi_dcmpun>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	d131      	bne.n	800b42c <_printf_float+0xc4>
 800b3c8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b3ca:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	4ba3      	ldr	r3, [pc, #652]	@ (800b65c <_printf_float+0x2f4>)
 800b3d0:	4252      	negs	r2, r2
 800b3d2:	f7f5 f84b 	bl	800046c <__aeabi_dcmple>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	d128      	bne.n	800b42c <_printf_float+0xc4>
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	0030      	movs	r0, r6
 800b3e0:	0039      	movs	r1, r7
 800b3e2:	f7f5 f839 	bl	8000458 <__aeabi_dcmplt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d003      	beq.n	800b3f2 <_printf_float+0x8a>
 800b3ea:	002b      	movs	r3, r5
 800b3ec:	222d      	movs	r2, #45	@ 0x2d
 800b3ee:	3343      	adds	r3, #67	@ 0x43
 800b3f0:	701a      	strb	r2, [r3, #0]
 800b3f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3f4:	4f9a      	ldr	r7, [pc, #616]	@ (800b660 <_printf_float+0x2f8>)
 800b3f6:	2b47      	cmp	r3, #71	@ 0x47
 800b3f8:	d900      	bls.n	800b3fc <_printf_float+0x94>
 800b3fa:	4f9a      	ldr	r7, [pc, #616]	@ (800b664 <_printf_float+0x2fc>)
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	2400      	movs	r4, #0
 800b400:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b402:	612b      	str	r3, [r5, #16]
 800b404:	3301      	adds	r3, #1
 800b406:	439a      	bics	r2, r3
 800b408:	602a      	str	r2, [r5, #0]
 800b40a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b40c:	0029      	movs	r1, r5
 800b40e:	9300      	str	r3, [sp, #0]
 800b410:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b412:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b414:	aa15      	add	r2, sp, #84	@ 0x54
 800b416:	f000 f9e5 	bl	800b7e4 <_printf_common>
 800b41a:	3001      	adds	r0, #1
 800b41c:	d000      	beq.n	800b420 <_printf_float+0xb8>
 800b41e:	e09f      	b.n	800b560 <_printf_float+0x1f8>
 800b420:	2001      	movs	r0, #1
 800b422:	4240      	negs	r0, r0
 800b424:	b017      	add	sp, #92	@ 0x5c
 800b426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b428:	3307      	adds	r3, #7
 800b42a:	e7b8      	b.n	800b39e <_printf_float+0x36>
 800b42c:	0032      	movs	r2, r6
 800b42e:	003b      	movs	r3, r7
 800b430:	0030      	movs	r0, r6
 800b432:	0039      	movs	r1, r7
 800b434:	f7f6 ff6c 	bl	8002310 <__aeabi_dcmpun>
 800b438:	2800      	cmp	r0, #0
 800b43a:	d00b      	beq.n	800b454 <_printf_float+0xec>
 800b43c:	2f00      	cmp	r7, #0
 800b43e:	da03      	bge.n	800b448 <_printf_float+0xe0>
 800b440:	002b      	movs	r3, r5
 800b442:	222d      	movs	r2, #45	@ 0x2d
 800b444:	3343      	adds	r3, #67	@ 0x43
 800b446:	701a      	strb	r2, [r3, #0]
 800b448:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b44a:	4f87      	ldr	r7, [pc, #540]	@ (800b668 <_printf_float+0x300>)
 800b44c:	2b47      	cmp	r3, #71	@ 0x47
 800b44e:	d9d5      	bls.n	800b3fc <_printf_float+0x94>
 800b450:	4f86      	ldr	r7, [pc, #536]	@ (800b66c <_printf_float+0x304>)
 800b452:	e7d3      	b.n	800b3fc <_printf_float+0x94>
 800b454:	2220      	movs	r2, #32
 800b456:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b458:	686b      	ldr	r3, [r5, #4]
 800b45a:	4394      	bics	r4, r2
 800b45c:	1c5a      	adds	r2, r3, #1
 800b45e:	d146      	bne.n	800b4ee <_printf_float+0x186>
 800b460:	3307      	adds	r3, #7
 800b462:	606b      	str	r3, [r5, #4]
 800b464:	2380      	movs	r3, #128	@ 0x80
 800b466:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b468:	00db      	lsls	r3, r3, #3
 800b46a:	4313      	orrs	r3, r2
 800b46c:	2200      	movs	r2, #0
 800b46e:	602b      	str	r3, [r5, #0]
 800b470:	9206      	str	r2, [sp, #24]
 800b472:	aa14      	add	r2, sp, #80	@ 0x50
 800b474:	9205      	str	r2, [sp, #20]
 800b476:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b478:	a90a      	add	r1, sp, #40	@ 0x28
 800b47a:	9204      	str	r2, [sp, #16]
 800b47c:	aa13      	add	r2, sp, #76	@ 0x4c
 800b47e:	9203      	str	r2, [sp, #12]
 800b480:	2223      	movs	r2, #35	@ 0x23
 800b482:	1852      	adds	r2, r2, r1
 800b484:	9202      	str	r2, [sp, #8]
 800b486:	9301      	str	r3, [sp, #4]
 800b488:	686b      	ldr	r3, [r5, #4]
 800b48a:	0032      	movs	r2, r6
 800b48c:	9300      	str	r3, [sp, #0]
 800b48e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b490:	003b      	movs	r3, r7
 800b492:	f7ff fec3 	bl	800b21c <__cvt>
 800b496:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b498:	0007      	movs	r7, r0
 800b49a:	2c47      	cmp	r4, #71	@ 0x47
 800b49c:	d12d      	bne.n	800b4fa <_printf_float+0x192>
 800b49e:	1cd3      	adds	r3, r2, #3
 800b4a0:	db02      	blt.n	800b4a8 <_printf_float+0x140>
 800b4a2:	686b      	ldr	r3, [r5, #4]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	dd48      	ble.n	800b53a <_printf_float+0x1d2>
 800b4a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4aa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b4ac:	3b02      	subs	r3, #2
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b4b2:	0028      	movs	r0, r5
 800b4b4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b4b6:	3901      	subs	r1, #1
 800b4b8:	3050      	adds	r0, #80	@ 0x50
 800b4ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b4bc:	f7ff ff14 	bl	800b2e8 <__exponent>
 800b4c0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4c2:	0004      	movs	r4, r0
 800b4c4:	1813      	adds	r3, r2, r0
 800b4c6:	612b      	str	r3, [r5, #16]
 800b4c8:	2a01      	cmp	r2, #1
 800b4ca:	dc02      	bgt.n	800b4d2 <_printf_float+0x16a>
 800b4cc:	682a      	ldr	r2, [r5, #0]
 800b4ce:	07d2      	lsls	r2, r2, #31
 800b4d0:	d501      	bpl.n	800b4d6 <_printf_float+0x16e>
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	612b      	str	r3, [r5, #16]
 800b4d6:	2323      	movs	r3, #35	@ 0x23
 800b4d8:	aa0a      	add	r2, sp, #40	@ 0x28
 800b4da:	189b      	adds	r3, r3, r2
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d100      	bne.n	800b4e4 <_printf_float+0x17c>
 800b4e2:	e792      	b.n	800b40a <_printf_float+0xa2>
 800b4e4:	002b      	movs	r3, r5
 800b4e6:	222d      	movs	r2, #45	@ 0x2d
 800b4e8:	3343      	adds	r3, #67	@ 0x43
 800b4ea:	701a      	strb	r2, [r3, #0]
 800b4ec:	e78d      	b.n	800b40a <_printf_float+0xa2>
 800b4ee:	2c47      	cmp	r4, #71	@ 0x47
 800b4f0:	d1b8      	bne.n	800b464 <_printf_float+0xfc>
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d1b6      	bne.n	800b464 <_printf_float+0xfc>
 800b4f6:	3301      	adds	r3, #1
 800b4f8:	e7b3      	b.n	800b462 <_printf_float+0xfa>
 800b4fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4fc:	0011      	movs	r1, r2
 800b4fe:	2b65      	cmp	r3, #101	@ 0x65
 800b500:	d9d7      	bls.n	800b4b2 <_printf_float+0x14a>
 800b502:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b504:	2b66      	cmp	r3, #102	@ 0x66
 800b506:	d11a      	bne.n	800b53e <_printf_float+0x1d6>
 800b508:	686b      	ldr	r3, [r5, #4]
 800b50a:	2a00      	cmp	r2, #0
 800b50c:	dd09      	ble.n	800b522 <_printf_float+0x1ba>
 800b50e:	612a      	str	r2, [r5, #16]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d102      	bne.n	800b51a <_printf_float+0x1b2>
 800b514:	6829      	ldr	r1, [r5, #0]
 800b516:	07c9      	lsls	r1, r1, #31
 800b518:	d50b      	bpl.n	800b532 <_printf_float+0x1ca>
 800b51a:	3301      	adds	r3, #1
 800b51c:	189b      	adds	r3, r3, r2
 800b51e:	612b      	str	r3, [r5, #16]
 800b520:	e007      	b.n	800b532 <_printf_float+0x1ca>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d103      	bne.n	800b52e <_printf_float+0x1c6>
 800b526:	2201      	movs	r2, #1
 800b528:	6829      	ldr	r1, [r5, #0]
 800b52a:	4211      	tst	r1, r2
 800b52c:	d000      	beq.n	800b530 <_printf_float+0x1c8>
 800b52e:	1c9a      	adds	r2, r3, #2
 800b530:	612a      	str	r2, [r5, #16]
 800b532:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b534:	2400      	movs	r4, #0
 800b536:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b538:	e7cd      	b.n	800b4d6 <_printf_float+0x16e>
 800b53a:	2367      	movs	r3, #103	@ 0x67
 800b53c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b53e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b540:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b542:	4299      	cmp	r1, r3
 800b544:	db06      	blt.n	800b554 <_printf_float+0x1ec>
 800b546:	682b      	ldr	r3, [r5, #0]
 800b548:	6129      	str	r1, [r5, #16]
 800b54a:	07db      	lsls	r3, r3, #31
 800b54c:	d5f1      	bpl.n	800b532 <_printf_float+0x1ca>
 800b54e:	3101      	adds	r1, #1
 800b550:	6129      	str	r1, [r5, #16]
 800b552:	e7ee      	b.n	800b532 <_printf_float+0x1ca>
 800b554:	2201      	movs	r2, #1
 800b556:	2900      	cmp	r1, #0
 800b558:	dce0      	bgt.n	800b51c <_printf_float+0x1b4>
 800b55a:	1892      	adds	r2, r2, r2
 800b55c:	1a52      	subs	r2, r2, r1
 800b55e:	e7dd      	b.n	800b51c <_printf_float+0x1b4>
 800b560:	682a      	ldr	r2, [r5, #0]
 800b562:	0553      	lsls	r3, r2, #21
 800b564:	d408      	bmi.n	800b578 <_printf_float+0x210>
 800b566:	692b      	ldr	r3, [r5, #16]
 800b568:	003a      	movs	r2, r7
 800b56a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b56c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b56e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b570:	47a0      	blx	r4
 800b572:	3001      	adds	r0, #1
 800b574:	d129      	bne.n	800b5ca <_printf_float+0x262>
 800b576:	e753      	b.n	800b420 <_printf_float+0xb8>
 800b578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b57a:	2b65      	cmp	r3, #101	@ 0x65
 800b57c:	d800      	bhi.n	800b580 <_printf_float+0x218>
 800b57e:	e0da      	b.n	800b736 <_printf_float+0x3ce>
 800b580:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b582:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b584:	2200      	movs	r2, #0
 800b586:	2300      	movs	r3, #0
 800b588:	f7f4 ff60 	bl	800044c <__aeabi_dcmpeq>
 800b58c:	2800      	cmp	r0, #0
 800b58e:	d033      	beq.n	800b5f8 <_printf_float+0x290>
 800b590:	2301      	movs	r3, #1
 800b592:	4a37      	ldr	r2, [pc, #220]	@ (800b670 <_printf_float+0x308>)
 800b594:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b598:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b59a:	47a0      	blx	r4
 800b59c:	3001      	adds	r0, #1
 800b59e:	d100      	bne.n	800b5a2 <_printf_float+0x23a>
 800b5a0:	e73e      	b.n	800b420 <_printf_float+0xb8>
 800b5a2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b5a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5a6:	42b3      	cmp	r3, r6
 800b5a8:	db02      	blt.n	800b5b0 <_printf_float+0x248>
 800b5aa:	682b      	ldr	r3, [r5, #0]
 800b5ac:	07db      	lsls	r3, r3, #31
 800b5ae:	d50c      	bpl.n	800b5ca <_printf_float+0x262>
 800b5b0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b5b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b5b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5ba:	47a0      	blx	r4
 800b5bc:	2400      	movs	r4, #0
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d100      	bne.n	800b5c4 <_printf_float+0x25c>
 800b5c2:	e72d      	b.n	800b420 <_printf_float+0xb8>
 800b5c4:	1e73      	subs	r3, r6, #1
 800b5c6:	42a3      	cmp	r3, r4
 800b5c8:	dc0a      	bgt.n	800b5e0 <_printf_float+0x278>
 800b5ca:	682b      	ldr	r3, [r5, #0]
 800b5cc:	079b      	lsls	r3, r3, #30
 800b5ce:	d500      	bpl.n	800b5d2 <_printf_float+0x26a>
 800b5d0:	e105      	b.n	800b7de <_printf_float+0x476>
 800b5d2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b5d4:	68e8      	ldr	r0, [r5, #12]
 800b5d6:	4298      	cmp	r0, r3
 800b5d8:	db00      	blt.n	800b5dc <_printf_float+0x274>
 800b5da:	e723      	b.n	800b424 <_printf_float+0xbc>
 800b5dc:	0018      	movs	r0, r3
 800b5de:	e721      	b.n	800b424 <_printf_float+0xbc>
 800b5e0:	002a      	movs	r2, r5
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5e8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b5ea:	321a      	adds	r2, #26
 800b5ec:	47b8      	blx	r7
 800b5ee:	3001      	adds	r0, #1
 800b5f0:	d100      	bne.n	800b5f4 <_printf_float+0x28c>
 800b5f2:	e715      	b.n	800b420 <_printf_float+0xb8>
 800b5f4:	3401      	adds	r4, #1
 800b5f6:	e7e5      	b.n	800b5c4 <_printf_float+0x25c>
 800b5f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	dc3a      	bgt.n	800b674 <_printf_float+0x30c>
 800b5fe:	2301      	movs	r3, #1
 800b600:	4a1b      	ldr	r2, [pc, #108]	@ (800b670 <_printf_float+0x308>)
 800b602:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b604:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b606:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b608:	47a0      	blx	r4
 800b60a:	3001      	adds	r0, #1
 800b60c:	d100      	bne.n	800b610 <_printf_float+0x2a8>
 800b60e:	e707      	b.n	800b420 <_printf_float+0xb8>
 800b610:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b612:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b614:	4333      	orrs	r3, r6
 800b616:	d102      	bne.n	800b61e <_printf_float+0x2b6>
 800b618:	682b      	ldr	r3, [r5, #0]
 800b61a:	07db      	lsls	r3, r3, #31
 800b61c:	d5d5      	bpl.n	800b5ca <_printf_float+0x262>
 800b61e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b620:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b622:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b624:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b626:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b628:	47a0      	blx	r4
 800b62a:	2300      	movs	r3, #0
 800b62c:	3001      	adds	r0, #1
 800b62e:	d100      	bne.n	800b632 <_printf_float+0x2ca>
 800b630:	e6f6      	b.n	800b420 <_printf_float+0xb8>
 800b632:	930c      	str	r3, [sp, #48]	@ 0x30
 800b634:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b636:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b638:	425b      	negs	r3, r3
 800b63a:	4293      	cmp	r3, r2
 800b63c:	dc01      	bgt.n	800b642 <_printf_float+0x2da>
 800b63e:	0033      	movs	r3, r6
 800b640:	e792      	b.n	800b568 <_printf_float+0x200>
 800b642:	002a      	movs	r2, r5
 800b644:	2301      	movs	r3, #1
 800b646:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b648:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b64a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b64c:	321a      	adds	r2, #26
 800b64e:	47a0      	blx	r4
 800b650:	3001      	adds	r0, #1
 800b652:	d100      	bne.n	800b656 <_printf_float+0x2ee>
 800b654:	e6e4      	b.n	800b420 <_printf_float+0xb8>
 800b656:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b658:	3301      	adds	r3, #1
 800b65a:	e7ea      	b.n	800b632 <_printf_float+0x2ca>
 800b65c:	7fefffff 	.word	0x7fefffff
 800b660:	0800e1e4 	.word	0x0800e1e4
 800b664:	0800e1e8 	.word	0x0800e1e8
 800b668:	0800e1ec 	.word	0x0800e1ec
 800b66c:	0800e1f0 	.word	0x0800e1f0
 800b670:	0800e1f4 	.word	0x0800e1f4
 800b674:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b676:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b678:	930c      	str	r3, [sp, #48]	@ 0x30
 800b67a:	429e      	cmp	r6, r3
 800b67c:	dd00      	ble.n	800b680 <_printf_float+0x318>
 800b67e:	001e      	movs	r6, r3
 800b680:	2e00      	cmp	r6, #0
 800b682:	dc31      	bgt.n	800b6e8 <_printf_float+0x380>
 800b684:	43f3      	mvns	r3, r6
 800b686:	2400      	movs	r4, #0
 800b688:	17db      	asrs	r3, r3, #31
 800b68a:	4033      	ands	r3, r6
 800b68c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b68e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b690:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b692:	1af3      	subs	r3, r6, r3
 800b694:	42a3      	cmp	r3, r4
 800b696:	dc30      	bgt.n	800b6fa <_printf_float+0x392>
 800b698:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b69a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b69c:	429a      	cmp	r2, r3
 800b69e:	dc38      	bgt.n	800b712 <_printf_float+0x3aa>
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	07db      	lsls	r3, r3, #31
 800b6a4:	d435      	bmi.n	800b712 <_printf_float+0x3aa>
 800b6a6:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b6a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6ac:	1b9b      	subs	r3, r3, r6
 800b6ae:	1b14      	subs	r4, r2, r4
 800b6b0:	429c      	cmp	r4, r3
 800b6b2:	dd00      	ble.n	800b6b6 <_printf_float+0x34e>
 800b6b4:	001c      	movs	r4, r3
 800b6b6:	2c00      	cmp	r4, #0
 800b6b8:	dc34      	bgt.n	800b724 <_printf_float+0x3bc>
 800b6ba:	43e3      	mvns	r3, r4
 800b6bc:	2600      	movs	r6, #0
 800b6be:	17db      	asrs	r3, r3, #31
 800b6c0:	401c      	ands	r4, r3
 800b6c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b6c4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6c6:	1ad3      	subs	r3, r2, r3
 800b6c8:	1b1b      	subs	r3, r3, r4
 800b6ca:	42b3      	cmp	r3, r6
 800b6cc:	dc00      	bgt.n	800b6d0 <_printf_float+0x368>
 800b6ce:	e77c      	b.n	800b5ca <_printf_float+0x262>
 800b6d0:	002a      	movs	r2, r5
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b6d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6d8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b6da:	321a      	adds	r2, #26
 800b6dc:	47b8      	blx	r7
 800b6de:	3001      	adds	r0, #1
 800b6e0:	d100      	bne.n	800b6e4 <_printf_float+0x37c>
 800b6e2:	e69d      	b.n	800b420 <_printf_float+0xb8>
 800b6e4:	3601      	adds	r6, #1
 800b6e6:	e7ec      	b.n	800b6c2 <_printf_float+0x35a>
 800b6e8:	0033      	movs	r3, r6
 800b6ea:	003a      	movs	r2, r7
 800b6ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b6ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b6f2:	47a0      	blx	r4
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d1c5      	bne.n	800b684 <_printf_float+0x31c>
 800b6f8:	e692      	b.n	800b420 <_printf_float+0xb8>
 800b6fa:	002a      	movs	r2, r5
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b700:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b702:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b704:	321a      	adds	r2, #26
 800b706:	47b0      	blx	r6
 800b708:	3001      	adds	r0, #1
 800b70a:	d100      	bne.n	800b70e <_printf_float+0x3a6>
 800b70c:	e688      	b.n	800b420 <_printf_float+0xb8>
 800b70e:	3401      	adds	r4, #1
 800b710:	e7bd      	b.n	800b68e <_printf_float+0x326>
 800b712:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b714:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b716:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b718:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b71a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b71c:	47a0      	blx	r4
 800b71e:	3001      	adds	r0, #1
 800b720:	d1c1      	bne.n	800b6a6 <_printf_float+0x33e>
 800b722:	e67d      	b.n	800b420 <_printf_float+0xb8>
 800b724:	19ba      	adds	r2, r7, r6
 800b726:	0023      	movs	r3, r4
 800b728:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b72a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b72c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b72e:	47b0      	blx	r6
 800b730:	3001      	adds	r0, #1
 800b732:	d1c2      	bne.n	800b6ba <_printf_float+0x352>
 800b734:	e674      	b.n	800b420 <_printf_float+0xb8>
 800b736:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b738:	930c      	str	r3, [sp, #48]	@ 0x30
 800b73a:	2b01      	cmp	r3, #1
 800b73c:	dc02      	bgt.n	800b744 <_printf_float+0x3dc>
 800b73e:	2301      	movs	r3, #1
 800b740:	421a      	tst	r2, r3
 800b742:	d039      	beq.n	800b7b8 <_printf_float+0x450>
 800b744:	2301      	movs	r3, #1
 800b746:	003a      	movs	r2, r7
 800b748:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b74a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b74c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b74e:	47b0      	blx	r6
 800b750:	3001      	adds	r0, #1
 800b752:	d100      	bne.n	800b756 <_printf_float+0x3ee>
 800b754:	e664      	b.n	800b420 <_printf_float+0xb8>
 800b756:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b758:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b75a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b75c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b75e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b760:	47b0      	blx	r6
 800b762:	3001      	adds	r0, #1
 800b764:	d100      	bne.n	800b768 <_printf_float+0x400>
 800b766:	e65b      	b.n	800b420 <_printf_float+0xb8>
 800b768:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b76a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b76c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b76e:	2200      	movs	r2, #0
 800b770:	3b01      	subs	r3, #1
 800b772:	930c      	str	r3, [sp, #48]	@ 0x30
 800b774:	2300      	movs	r3, #0
 800b776:	f7f4 fe69 	bl	800044c <__aeabi_dcmpeq>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	d11a      	bne.n	800b7b4 <_printf_float+0x44c>
 800b77e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b780:	1c7a      	adds	r2, r7, #1
 800b782:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b784:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b786:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b788:	47b0      	blx	r6
 800b78a:	3001      	adds	r0, #1
 800b78c:	d10e      	bne.n	800b7ac <_printf_float+0x444>
 800b78e:	e647      	b.n	800b420 <_printf_float+0xb8>
 800b790:	002a      	movs	r2, r5
 800b792:	2301      	movs	r3, #1
 800b794:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b796:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b798:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b79a:	321a      	adds	r2, #26
 800b79c:	47b8      	blx	r7
 800b79e:	3001      	adds	r0, #1
 800b7a0:	d100      	bne.n	800b7a4 <_printf_float+0x43c>
 800b7a2:	e63d      	b.n	800b420 <_printf_float+0xb8>
 800b7a4:	3601      	adds	r6, #1
 800b7a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7a8:	429e      	cmp	r6, r3
 800b7aa:	dbf1      	blt.n	800b790 <_printf_float+0x428>
 800b7ac:	002a      	movs	r2, r5
 800b7ae:	0023      	movs	r3, r4
 800b7b0:	3250      	adds	r2, #80	@ 0x50
 800b7b2:	e6da      	b.n	800b56a <_printf_float+0x202>
 800b7b4:	2600      	movs	r6, #0
 800b7b6:	e7f6      	b.n	800b7a6 <_printf_float+0x43e>
 800b7b8:	003a      	movs	r2, r7
 800b7ba:	e7e2      	b.n	800b782 <_printf_float+0x41a>
 800b7bc:	002a      	movs	r2, r5
 800b7be:	2301      	movs	r3, #1
 800b7c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7c4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b7c6:	3219      	adds	r2, #25
 800b7c8:	47b0      	blx	r6
 800b7ca:	3001      	adds	r0, #1
 800b7cc:	d100      	bne.n	800b7d0 <_printf_float+0x468>
 800b7ce:	e627      	b.n	800b420 <_printf_float+0xb8>
 800b7d0:	3401      	adds	r4, #1
 800b7d2:	68eb      	ldr	r3, [r5, #12]
 800b7d4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b7d6:	1a9b      	subs	r3, r3, r2
 800b7d8:	42a3      	cmp	r3, r4
 800b7da:	dcef      	bgt.n	800b7bc <_printf_float+0x454>
 800b7dc:	e6f9      	b.n	800b5d2 <_printf_float+0x26a>
 800b7de:	2400      	movs	r4, #0
 800b7e0:	e7f7      	b.n	800b7d2 <_printf_float+0x46a>
 800b7e2:	46c0      	nop			@ (mov r8, r8)

0800b7e4 <_printf_common>:
 800b7e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7e6:	0016      	movs	r6, r2
 800b7e8:	9301      	str	r3, [sp, #4]
 800b7ea:	688a      	ldr	r2, [r1, #8]
 800b7ec:	690b      	ldr	r3, [r1, #16]
 800b7ee:	000c      	movs	r4, r1
 800b7f0:	9000      	str	r0, [sp, #0]
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	da00      	bge.n	800b7f8 <_printf_common+0x14>
 800b7f6:	0013      	movs	r3, r2
 800b7f8:	0022      	movs	r2, r4
 800b7fa:	6033      	str	r3, [r6, #0]
 800b7fc:	3243      	adds	r2, #67	@ 0x43
 800b7fe:	7812      	ldrb	r2, [r2, #0]
 800b800:	2a00      	cmp	r2, #0
 800b802:	d001      	beq.n	800b808 <_printf_common+0x24>
 800b804:	3301      	adds	r3, #1
 800b806:	6033      	str	r3, [r6, #0]
 800b808:	6823      	ldr	r3, [r4, #0]
 800b80a:	069b      	lsls	r3, r3, #26
 800b80c:	d502      	bpl.n	800b814 <_printf_common+0x30>
 800b80e:	6833      	ldr	r3, [r6, #0]
 800b810:	3302      	adds	r3, #2
 800b812:	6033      	str	r3, [r6, #0]
 800b814:	6822      	ldr	r2, [r4, #0]
 800b816:	2306      	movs	r3, #6
 800b818:	0015      	movs	r5, r2
 800b81a:	401d      	ands	r5, r3
 800b81c:	421a      	tst	r2, r3
 800b81e:	d027      	beq.n	800b870 <_printf_common+0x8c>
 800b820:	0023      	movs	r3, r4
 800b822:	3343      	adds	r3, #67	@ 0x43
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	1e5a      	subs	r2, r3, #1
 800b828:	4193      	sbcs	r3, r2
 800b82a:	6822      	ldr	r2, [r4, #0]
 800b82c:	0692      	lsls	r2, r2, #26
 800b82e:	d430      	bmi.n	800b892 <_printf_common+0xae>
 800b830:	0022      	movs	r2, r4
 800b832:	9901      	ldr	r1, [sp, #4]
 800b834:	9800      	ldr	r0, [sp, #0]
 800b836:	9d08      	ldr	r5, [sp, #32]
 800b838:	3243      	adds	r2, #67	@ 0x43
 800b83a:	47a8      	blx	r5
 800b83c:	3001      	adds	r0, #1
 800b83e:	d025      	beq.n	800b88c <_printf_common+0xa8>
 800b840:	2206      	movs	r2, #6
 800b842:	6823      	ldr	r3, [r4, #0]
 800b844:	2500      	movs	r5, #0
 800b846:	4013      	ands	r3, r2
 800b848:	2b04      	cmp	r3, #4
 800b84a:	d105      	bne.n	800b858 <_printf_common+0x74>
 800b84c:	6833      	ldr	r3, [r6, #0]
 800b84e:	68e5      	ldr	r5, [r4, #12]
 800b850:	1aed      	subs	r5, r5, r3
 800b852:	43eb      	mvns	r3, r5
 800b854:	17db      	asrs	r3, r3, #31
 800b856:	401d      	ands	r5, r3
 800b858:	68a3      	ldr	r3, [r4, #8]
 800b85a:	6922      	ldr	r2, [r4, #16]
 800b85c:	4293      	cmp	r3, r2
 800b85e:	dd01      	ble.n	800b864 <_printf_common+0x80>
 800b860:	1a9b      	subs	r3, r3, r2
 800b862:	18ed      	adds	r5, r5, r3
 800b864:	2600      	movs	r6, #0
 800b866:	42b5      	cmp	r5, r6
 800b868:	d120      	bne.n	800b8ac <_printf_common+0xc8>
 800b86a:	2000      	movs	r0, #0
 800b86c:	e010      	b.n	800b890 <_printf_common+0xac>
 800b86e:	3501      	adds	r5, #1
 800b870:	68e3      	ldr	r3, [r4, #12]
 800b872:	6832      	ldr	r2, [r6, #0]
 800b874:	1a9b      	subs	r3, r3, r2
 800b876:	42ab      	cmp	r3, r5
 800b878:	ddd2      	ble.n	800b820 <_printf_common+0x3c>
 800b87a:	0022      	movs	r2, r4
 800b87c:	2301      	movs	r3, #1
 800b87e:	9901      	ldr	r1, [sp, #4]
 800b880:	9800      	ldr	r0, [sp, #0]
 800b882:	9f08      	ldr	r7, [sp, #32]
 800b884:	3219      	adds	r2, #25
 800b886:	47b8      	blx	r7
 800b888:	3001      	adds	r0, #1
 800b88a:	d1f0      	bne.n	800b86e <_printf_common+0x8a>
 800b88c:	2001      	movs	r0, #1
 800b88e:	4240      	negs	r0, r0
 800b890:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b892:	2030      	movs	r0, #48	@ 0x30
 800b894:	18e1      	adds	r1, r4, r3
 800b896:	3143      	adds	r1, #67	@ 0x43
 800b898:	7008      	strb	r0, [r1, #0]
 800b89a:	0021      	movs	r1, r4
 800b89c:	1c5a      	adds	r2, r3, #1
 800b89e:	3145      	adds	r1, #69	@ 0x45
 800b8a0:	7809      	ldrb	r1, [r1, #0]
 800b8a2:	18a2      	adds	r2, r4, r2
 800b8a4:	3243      	adds	r2, #67	@ 0x43
 800b8a6:	3302      	adds	r3, #2
 800b8a8:	7011      	strb	r1, [r2, #0]
 800b8aa:	e7c1      	b.n	800b830 <_printf_common+0x4c>
 800b8ac:	0022      	movs	r2, r4
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	9901      	ldr	r1, [sp, #4]
 800b8b2:	9800      	ldr	r0, [sp, #0]
 800b8b4:	9f08      	ldr	r7, [sp, #32]
 800b8b6:	321a      	adds	r2, #26
 800b8b8:	47b8      	blx	r7
 800b8ba:	3001      	adds	r0, #1
 800b8bc:	d0e6      	beq.n	800b88c <_printf_common+0xa8>
 800b8be:	3601      	adds	r6, #1
 800b8c0:	e7d1      	b.n	800b866 <_printf_common+0x82>
	...

0800b8c4 <_printf_i>:
 800b8c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8c6:	b08b      	sub	sp, #44	@ 0x2c
 800b8c8:	9206      	str	r2, [sp, #24]
 800b8ca:	000a      	movs	r2, r1
 800b8cc:	3243      	adds	r2, #67	@ 0x43
 800b8ce:	9307      	str	r3, [sp, #28]
 800b8d0:	9005      	str	r0, [sp, #20]
 800b8d2:	9203      	str	r2, [sp, #12]
 800b8d4:	7e0a      	ldrb	r2, [r1, #24]
 800b8d6:	000c      	movs	r4, r1
 800b8d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8da:	2a78      	cmp	r2, #120	@ 0x78
 800b8dc:	d809      	bhi.n	800b8f2 <_printf_i+0x2e>
 800b8de:	2a62      	cmp	r2, #98	@ 0x62
 800b8e0:	d80b      	bhi.n	800b8fa <_printf_i+0x36>
 800b8e2:	2a00      	cmp	r2, #0
 800b8e4:	d100      	bne.n	800b8e8 <_printf_i+0x24>
 800b8e6:	e0bc      	b.n	800ba62 <_printf_i+0x19e>
 800b8e8:	497b      	ldr	r1, [pc, #492]	@ (800bad8 <_printf_i+0x214>)
 800b8ea:	9104      	str	r1, [sp, #16]
 800b8ec:	2a58      	cmp	r2, #88	@ 0x58
 800b8ee:	d100      	bne.n	800b8f2 <_printf_i+0x2e>
 800b8f0:	e090      	b.n	800ba14 <_printf_i+0x150>
 800b8f2:	0025      	movs	r5, r4
 800b8f4:	3542      	adds	r5, #66	@ 0x42
 800b8f6:	702a      	strb	r2, [r5, #0]
 800b8f8:	e022      	b.n	800b940 <_printf_i+0x7c>
 800b8fa:	0010      	movs	r0, r2
 800b8fc:	3863      	subs	r0, #99	@ 0x63
 800b8fe:	2815      	cmp	r0, #21
 800b900:	d8f7      	bhi.n	800b8f2 <_printf_i+0x2e>
 800b902:	f7f4 fc13 	bl	800012c <__gnu_thumb1_case_shi>
 800b906:	0016      	.short	0x0016
 800b908:	fff6001f 	.word	0xfff6001f
 800b90c:	fff6fff6 	.word	0xfff6fff6
 800b910:	001ffff6 	.word	0x001ffff6
 800b914:	fff6fff6 	.word	0xfff6fff6
 800b918:	fff6fff6 	.word	0xfff6fff6
 800b91c:	003600a1 	.word	0x003600a1
 800b920:	fff60080 	.word	0xfff60080
 800b924:	00b2fff6 	.word	0x00b2fff6
 800b928:	0036fff6 	.word	0x0036fff6
 800b92c:	fff6fff6 	.word	0xfff6fff6
 800b930:	0084      	.short	0x0084
 800b932:	0025      	movs	r5, r4
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	3542      	adds	r5, #66	@ 0x42
 800b938:	1d11      	adds	r1, r2, #4
 800b93a:	6019      	str	r1, [r3, #0]
 800b93c:	6813      	ldr	r3, [r2, #0]
 800b93e:	702b      	strb	r3, [r5, #0]
 800b940:	2301      	movs	r3, #1
 800b942:	e0a0      	b.n	800ba86 <_printf_i+0x1c2>
 800b944:	6818      	ldr	r0, [r3, #0]
 800b946:	6809      	ldr	r1, [r1, #0]
 800b948:	1d02      	adds	r2, r0, #4
 800b94a:	060d      	lsls	r5, r1, #24
 800b94c:	d50b      	bpl.n	800b966 <_printf_i+0xa2>
 800b94e:	6806      	ldr	r6, [r0, #0]
 800b950:	601a      	str	r2, [r3, #0]
 800b952:	2e00      	cmp	r6, #0
 800b954:	da03      	bge.n	800b95e <_printf_i+0x9a>
 800b956:	232d      	movs	r3, #45	@ 0x2d
 800b958:	9a03      	ldr	r2, [sp, #12]
 800b95a:	4276      	negs	r6, r6
 800b95c:	7013      	strb	r3, [r2, #0]
 800b95e:	4b5e      	ldr	r3, [pc, #376]	@ (800bad8 <_printf_i+0x214>)
 800b960:	270a      	movs	r7, #10
 800b962:	9304      	str	r3, [sp, #16]
 800b964:	e018      	b.n	800b998 <_printf_i+0xd4>
 800b966:	6806      	ldr	r6, [r0, #0]
 800b968:	601a      	str	r2, [r3, #0]
 800b96a:	0649      	lsls	r1, r1, #25
 800b96c:	d5f1      	bpl.n	800b952 <_printf_i+0x8e>
 800b96e:	b236      	sxth	r6, r6
 800b970:	e7ef      	b.n	800b952 <_printf_i+0x8e>
 800b972:	6808      	ldr	r0, [r1, #0]
 800b974:	6819      	ldr	r1, [r3, #0]
 800b976:	c940      	ldmia	r1!, {r6}
 800b978:	0605      	lsls	r5, r0, #24
 800b97a:	d402      	bmi.n	800b982 <_printf_i+0xbe>
 800b97c:	0640      	lsls	r0, r0, #25
 800b97e:	d500      	bpl.n	800b982 <_printf_i+0xbe>
 800b980:	b2b6      	uxth	r6, r6
 800b982:	6019      	str	r1, [r3, #0]
 800b984:	4b54      	ldr	r3, [pc, #336]	@ (800bad8 <_printf_i+0x214>)
 800b986:	270a      	movs	r7, #10
 800b988:	9304      	str	r3, [sp, #16]
 800b98a:	2a6f      	cmp	r2, #111	@ 0x6f
 800b98c:	d100      	bne.n	800b990 <_printf_i+0xcc>
 800b98e:	3f02      	subs	r7, #2
 800b990:	0023      	movs	r3, r4
 800b992:	2200      	movs	r2, #0
 800b994:	3343      	adds	r3, #67	@ 0x43
 800b996:	701a      	strb	r2, [r3, #0]
 800b998:	6863      	ldr	r3, [r4, #4]
 800b99a:	60a3      	str	r3, [r4, #8]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	db03      	blt.n	800b9a8 <_printf_i+0xe4>
 800b9a0:	2104      	movs	r1, #4
 800b9a2:	6822      	ldr	r2, [r4, #0]
 800b9a4:	438a      	bics	r2, r1
 800b9a6:	6022      	str	r2, [r4, #0]
 800b9a8:	2e00      	cmp	r6, #0
 800b9aa:	d102      	bne.n	800b9b2 <_printf_i+0xee>
 800b9ac:	9d03      	ldr	r5, [sp, #12]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d00c      	beq.n	800b9cc <_printf_i+0x108>
 800b9b2:	9d03      	ldr	r5, [sp, #12]
 800b9b4:	0030      	movs	r0, r6
 800b9b6:	0039      	movs	r1, r7
 800b9b8:	f7f4 fc48 	bl	800024c <__aeabi_uidivmod>
 800b9bc:	9b04      	ldr	r3, [sp, #16]
 800b9be:	3d01      	subs	r5, #1
 800b9c0:	5c5b      	ldrb	r3, [r3, r1]
 800b9c2:	702b      	strb	r3, [r5, #0]
 800b9c4:	0033      	movs	r3, r6
 800b9c6:	0006      	movs	r6, r0
 800b9c8:	429f      	cmp	r7, r3
 800b9ca:	d9f3      	bls.n	800b9b4 <_printf_i+0xf0>
 800b9cc:	2f08      	cmp	r7, #8
 800b9ce:	d109      	bne.n	800b9e4 <_printf_i+0x120>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	07db      	lsls	r3, r3, #31
 800b9d4:	d506      	bpl.n	800b9e4 <_printf_i+0x120>
 800b9d6:	6862      	ldr	r2, [r4, #4]
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	dc02      	bgt.n	800b9e4 <_printf_i+0x120>
 800b9de:	2330      	movs	r3, #48	@ 0x30
 800b9e0:	3d01      	subs	r5, #1
 800b9e2:	702b      	strb	r3, [r5, #0]
 800b9e4:	9b03      	ldr	r3, [sp, #12]
 800b9e6:	1b5b      	subs	r3, r3, r5
 800b9e8:	6123      	str	r3, [r4, #16]
 800b9ea:	9b07      	ldr	r3, [sp, #28]
 800b9ec:	0021      	movs	r1, r4
 800b9ee:	9300      	str	r3, [sp, #0]
 800b9f0:	9805      	ldr	r0, [sp, #20]
 800b9f2:	9b06      	ldr	r3, [sp, #24]
 800b9f4:	aa09      	add	r2, sp, #36	@ 0x24
 800b9f6:	f7ff fef5 	bl	800b7e4 <_printf_common>
 800b9fa:	3001      	adds	r0, #1
 800b9fc:	d148      	bne.n	800ba90 <_printf_i+0x1cc>
 800b9fe:	2001      	movs	r0, #1
 800ba00:	4240      	negs	r0, r0
 800ba02:	b00b      	add	sp, #44	@ 0x2c
 800ba04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba06:	2220      	movs	r2, #32
 800ba08:	6809      	ldr	r1, [r1, #0]
 800ba0a:	430a      	orrs	r2, r1
 800ba0c:	6022      	str	r2, [r4, #0]
 800ba0e:	2278      	movs	r2, #120	@ 0x78
 800ba10:	4932      	ldr	r1, [pc, #200]	@ (800badc <_printf_i+0x218>)
 800ba12:	9104      	str	r1, [sp, #16]
 800ba14:	0021      	movs	r1, r4
 800ba16:	3145      	adds	r1, #69	@ 0x45
 800ba18:	700a      	strb	r2, [r1, #0]
 800ba1a:	6819      	ldr	r1, [r3, #0]
 800ba1c:	6822      	ldr	r2, [r4, #0]
 800ba1e:	c940      	ldmia	r1!, {r6}
 800ba20:	0610      	lsls	r0, r2, #24
 800ba22:	d402      	bmi.n	800ba2a <_printf_i+0x166>
 800ba24:	0650      	lsls	r0, r2, #25
 800ba26:	d500      	bpl.n	800ba2a <_printf_i+0x166>
 800ba28:	b2b6      	uxth	r6, r6
 800ba2a:	6019      	str	r1, [r3, #0]
 800ba2c:	07d3      	lsls	r3, r2, #31
 800ba2e:	d502      	bpl.n	800ba36 <_printf_i+0x172>
 800ba30:	2320      	movs	r3, #32
 800ba32:	4313      	orrs	r3, r2
 800ba34:	6023      	str	r3, [r4, #0]
 800ba36:	2e00      	cmp	r6, #0
 800ba38:	d001      	beq.n	800ba3e <_printf_i+0x17a>
 800ba3a:	2710      	movs	r7, #16
 800ba3c:	e7a8      	b.n	800b990 <_printf_i+0xcc>
 800ba3e:	2220      	movs	r2, #32
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	4393      	bics	r3, r2
 800ba44:	6023      	str	r3, [r4, #0]
 800ba46:	e7f8      	b.n	800ba3a <_printf_i+0x176>
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	680d      	ldr	r5, [r1, #0]
 800ba4c:	1d10      	adds	r0, r2, #4
 800ba4e:	6949      	ldr	r1, [r1, #20]
 800ba50:	6018      	str	r0, [r3, #0]
 800ba52:	6813      	ldr	r3, [r2, #0]
 800ba54:	062e      	lsls	r6, r5, #24
 800ba56:	d501      	bpl.n	800ba5c <_printf_i+0x198>
 800ba58:	6019      	str	r1, [r3, #0]
 800ba5a:	e002      	b.n	800ba62 <_printf_i+0x19e>
 800ba5c:	066d      	lsls	r5, r5, #25
 800ba5e:	d5fb      	bpl.n	800ba58 <_printf_i+0x194>
 800ba60:	8019      	strh	r1, [r3, #0]
 800ba62:	2300      	movs	r3, #0
 800ba64:	9d03      	ldr	r5, [sp, #12]
 800ba66:	6123      	str	r3, [r4, #16]
 800ba68:	e7bf      	b.n	800b9ea <_printf_i+0x126>
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	1d11      	adds	r1, r2, #4
 800ba6e:	6019      	str	r1, [r3, #0]
 800ba70:	6815      	ldr	r5, [r2, #0]
 800ba72:	2100      	movs	r1, #0
 800ba74:	0028      	movs	r0, r5
 800ba76:	6862      	ldr	r2, [r4, #4]
 800ba78:	f000 f9eb 	bl	800be52 <memchr>
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	d001      	beq.n	800ba84 <_printf_i+0x1c0>
 800ba80:	1b40      	subs	r0, r0, r5
 800ba82:	6060      	str	r0, [r4, #4]
 800ba84:	6863      	ldr	r3, [r4, #4]
 800ba86:	6123      	str	r3, [r4, #16]
 800ba88:	2300      	movs	r3, #0
 800ba8a:	9a03      	ldr	r2, [sp, #12]
 800ba8c:	7013      	strb	r3, [r2, #0]
 800ba8e:	e7ac      	b.n	800b9ea <_printf_i+0x126>
 800ba90:	002a      	movs	r2, r5
 800ba92:	6923      	ldr	r3, [r4, #16]
 800ba94:	9906      	ldr	r1, [sp, #24]
 800ba96:	9805      	ldr	r0, [sp, #20]
 800ba98:	9d07      	ldr	r5, [sp, #28]
 800ba9a:	47a8      	blx	r5
 800ba9c:	3001      	adds	r0, #1
 800ba9e:	d0ae      	beq.n	800b9fe <_printf_i+0x13a>
 800baa0:	6823      	ldr	r3, [r4, #0]
 800baa2:	079b      	lsls	r3, r3, #30
 800baa4:	d415      	bmi.n	800bad2 <_printf_i+0x20e>
 800baa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baa8:	68e0      	ldr	r0, [r4, #12]
 800baaa:	4298      	cmp	r0, r3
 800baac:	daa9      	bge.n	800ba02 <_printf_i+0x13e>
 800baae:	0018      	movs	r0, r3
 800bab0:	e7a7      	b.n	800ba02 <_printf_i+0x13e>
 800bab2:	0022      	movs	r2, r4
 800bab4:	2301      	movs	r3, #1
 800bab6:	9906      	ldr	r1, [sp, #24]
 800bab8:	9805      	ldr	r0, [sp, #20]
 800baba:	9e07      	ldr	r6, [sp, #28]
 800babc:	3219      	adds	r2, #25
 800babe:	47b0      	blx	r6
 800bac0:	3001      	adds	r0, #1
 800bac2:	d09c      	beq.n	800b9fe <_printf_i+0x13a>
 800bac4:	3501      	adds	r5, #1
 800bac6:	68e3      	ldr	r3, [r4, #12]
 800bac8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baca:	1a9b      	subs	r3, r3, r2
 800bacc:	42ab      	cmp	r3, r5
 800bace:	dcf0      	bgt.n	800bab2 <_printf_i+0x1ee>
 800bad0:	e7e9      	b.n	800baa6 <_printf_i+0x1e2>
 800bad2:	2500      	movs	r5, #0
 800bad4:	e7f7      	b.n	800bac6 <_printf_i+0x202>
 800bad6:	46c0      	nop			@ (mov r8, r8)
 800bad8:	0800e1f6 	.word	0x0800e1f6
 800badc:	0800e207 	.word	0x0800e207

0800bae0 <std>:
 800bae0:	2300      	movs	r3, #0
 800bae2:	b510      	push	{r4, lr}
 800bae4:	0004      	movs	r4, r0
 800bae6:	6003      	str	r3, [r0, #0]
 800bae8:	6043      	str	r3, [r0, #4]
 800baea:	6083      	str	r3, [r0, #8]
 800baec:	8181      	strh	r1, [r0, #12]
 800baee:	6643      	str	r3, [r0, #100]	@ 0x64
 800baf0:	81c2      	strh	r2, [r0, #14]
 800baf2:	6103      	str	r3, [r0, #16]
 800baf4:	6143      	str	r3, [r0, #20]
 800baf6:	6183      	str	r3, [r0, #24]
 800baf8:	0019      	movs	r1, r3
 800bafa:	2208      	movs	r2, #8
 800bafc:	305c      	adds	r0, #92	@ 0x5c
 800bafe:	f000 f90f 	bl	800bd20 <memset>
 800bb02:	4b0b      	ldr	r3, [pc, #44]	@ (800bb30 <std+0x50>)
 800bb04:	6224      	str	r4, [r4, #32]
 800bb06:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb08:	4b0a      	ldr	r3, [pc, #40]	@ (800bb34 <std+0x54>)
 800bb0a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb38 <std+0x58>)
 800bb0e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bb10:	4b0a      	ldr	r3, [pc, #40]	@ (800bb3c <std+0x5c>)
 800bb12:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb14:	4b0a      	ldr	r3, [pc, #40]	@ (800bb40 <std+0x60>)
 800bb16:	429c      	cmp	r4, r3
 800bb18:	d005      	beq.n	800bb26 <std+0x46>
 800bb1a:	4b0a      	ldr	r3, [pc, #40]	@ (800bb44 <std+0x64>)
 800bb1c:	429c      	cmp	r4, r3
 800bb1e:	d002      	beq.n	800bb26 <std+0x46>
 800bb20:	4b09      	ldr	r3, [pc, #36]	@ (800bb48 <std+0x68>)
 800bb22:	429c      	cmp	r4, r3
 800bb24:	d103      	bne.n	800bb2e <std+0x4e>
 800bb26:	0020      	movs	r0, r4
 800bb28:	3058      	adds	r0, #88	@ 0x58
 800bb2a:	f000 f98f 	bl	800be4c <__retarget_lock_init_recursive>
 800bb2e:	bd10      	pop	{r4, pc}
 800bb30:	0800bc89 	.word	0x0800bc89
 800bb34:	0800bcb1 	.word	0x0800bcb1
 800bb38:	0800bce9 	.word	0x0800bce9
 800bb3c:	0800bd15 	.word	0x0800bd15
 800bb40:	20000450 	.word	0x20000450
 800bb44:	200004b8 	.word	0x200004b8
 800bb48:	20000520 	.word	0x20000520

0800bb4c <stdio_exit_handler>:
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	4a03      	ldr	r2, [pc, #12]	@ (800bb5c <stdio_exit_handler+0x10>)
 800bb50:	4903      	ldr	r1, [pc, #12]	@ (800bb60 <stdio_exit_handler+0x14>)
 800bb52:	4804      	ldr	r0, [pc, #16]	@ (800bb64 <stdio_exit_handler+0x18>)
 800bb54:	f000 f87c 	bl	800bc50 <_fwalk_sglue>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	46c0      	nop			@ (mov r8, r8)
 800bb5c:	20000010 	.word	0x20000010
 800bb60:	0800d6dd 	.word	0x0800d6dd
 800bb64:	20000020 	.word	0x20000020

0800bb68 <cleanup_stdio>:
 800bb68:	6841      	ldr	r1, [r0, #4]
 800bb6a:	4b0b      	ldr	r3, [pc, #44]	@ (800bb98 <cleanup_stdio+0x30>)
 800bb6c:	b510      	push	{r4, lr}
 800bb6e:	0004      	movs	r4, r0
 800bb70:	4299      	cmp	r1, r3
 800bb72:	d001      	beq.n	800bb78 <cleanup_stdio+0x10>
 800bb74:	f001 fdb2 	bl	800d6dc <_fflush_r>
 800bb78:	68a1      	ldr	r1, [r4, #8]
 800bb7a:	4b08      	ldr	r3, [pc, #32]	@ (800bb9c <cleanup_stdio+0x34>)
 800bb7c:	4299      	cmp	r1, r3
 800bb7e:	d002      	beq.n	800bb86 <cleanup_stdio+0x1e>
 800bb80:	0020      	movs	r0, r4
 800bb82:	f001 fdab 	bl	800d6dc <_fflush_r>
 800bb86:	68e1      	ldr	r1, [r4, #12]
 800bb88:	4b05      	ldr	r3, [pc, #20]	@ (800bba0 <cleanup_stdio+0x38>)
 800bb8a:	4299      	cmp	r1, r3
 800bb8c:	d002      	beq.n	800bb94 <cleanup_stdio+0x2c>
 800bb8e:	0020      	movs	r0, r4
 800bb90:	f001 fda4 	bl	800d6dc <_fflush_r>
 800bb94:	bd10      	pop	{r4, pc}
 800bb96:	46c0      	nop			@ (mov r8, r8)
 800bb98:	20000450 	.word	0x20000450
 800bb9c:	200004b8 	.word	0x200004b8
 800bba0:	20000520 	.word	0x20000520

0800bba4 <global_stdio_init.part.0>:
 800bba4:	b510      	push	{r4, lr}
 800bba6:	4b09      	ldr	r3, [pc, #36]	@ (800bbcc <global_stdio_init.part.0+0x28>)
 800bba8:	4a09      	ldr	r2, [pc, #36]	@ (800bbd0 <global_stdio_init.part.0+0x2c>)
 800bbaa:	2104      	movs	r1, #4
 800bbac:	601a      	str	r2, [r3, #0]
 800bbae:	4809      	ldr	r0, [pc, #36]	@ (800bbd4 <global_stdio_init.part.0+0x30>)
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	f7ff ff95 	bl	800bae0 <std>
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	2109      	movs	r1, #9
 800bbba:	4807      	ldr	r0, [pc, #28]	@ (800bbd8 <global_stdio_init.part.0+0x34>)
 800bbbc:	f7ff ff90 	bl	800bae0 <std>
 800bbc0:	2202      	movs	r2, #2
 800bbc2:	2112      	movs	r1, #18
 800bbc4:	4805      	ldr	r0, [pc, #20]	@ (800bbdc <global_stdio_init.part.0+0x38>)
 800bbc6:	f7ff ff8b 	bl	800bae0 <std>
 800bbca:	bd10      	pop	{r4, pc}
 800bbcc:	20000588 	.word	0x20000588
 800bbd0:	0800bb4d 	.word	0x0800bb4d
 800bbd4:	20000450 	.word	0x20000450
 800bbd8:	200004b8 	.word	0x200004b8
 800bbdc:	20000520 	.word	0x20000520

0800bbe0 <__sfp_lock_acquire>:
 800bbe0:	b510      	push	{r4, lr}
 800bbe2:	4802      	ldr	r0, [pc, #8]	@ (800bbec <__sfp_lock_acquire+0xc>)
 800bbe4:	f000 f933 	bl	800be4e <__retarget_lock_acquire_recursive>
 800bbe8:	bd10      	pop	{r4, pc}
 800bbea:	46c0      	nop			@ (mov r8, r8)
 800bbec:	20000591 	.word	0x20000591

0800bbf0 <__sfp_lock_release>:
 800bbf0:	b510      	push	{r4, lr}
 800bbf2:	4802      	ldr	r0, [pc, #8]	@ (800bbfc <__sfp_lock_release+0xc>)
 800bbf4:	f000 f92c 	bl	800be50 <__retarget_lock_release_recursive>
 800bbf8:	bd10      	pop	{r4, pc}
 800bbfa:	46c0      	nop			@ (mov r8, r8)
 800bbfc:	20000591 	.word	0x20000591

0800bc00 <__sinit>:
 800bc00:	b510      	push	{r4, lr}
 800bc02:	0004      	movs	r4, r0
 800bc04:	f7ff ffec 	bl	800bbe0 <__sfp_lock_acquire>
 800bc08:	6a23      	ldr	r3, [r4, #32]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d002      	beq.n	800bc14 <__sinit+0x14>
 800bc0e:	f7ff ffef 	bl	800bbf0 <__sfp_lock_release>
 800bc12:	bd10      	pop	{r4, pc}
 800bc14:	4b04      	ldr	r3, [pc, #16]	@ (800bc28 <__sinit+0x28>)
 800bc16:	6223      	str	r3, [r4, #32]
 800bc18:	4b04      	ldr	r3, [pc, #16]	@ (800bc2c <__sinit+0x2c>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d1f6      	bne.n	800bc0e <__sinit+0xe>
 800bc20:	f7ff ffc0 	bl	800bba4 <global_stdio_init.part.0>
 800bc24:	e7f3      	b.n	800bc0e <__sinit+0xe>
 800bc26:	46c0      	nop			@ (mov r8, r8)
 800bc28:	0800bb69 	.word	0x0800bb69
 800bc2c:	20000588 	.word	0x20000588

0800bc30 <fiprintf>:
 800bc30:	b40e      	push	{r1, r2, r3}
 800bc32:	b517      	push	{r0, r1, r2, r4, lr}
 800bc34:	4c05      	ldr	r4, [pc, #20]	@ (800bc4c <fiprintf+0x1c>)
 800bc36:	ab05      	add	r3, sp, #20
 800bc38:	cb04      	ldmia	r3!, {r2}
 800bc3a:	0001      	movs	r1, r0
 800bc3c:	6820      	ldr	r0, [r4, #0]
 800bc3e:	9301      	str	r3, [sp, #4]
 800bc40:	f001 fbaa 	bl	800d398 <_vfiprintf_r>
 800bc44:	bc1e      	pop	{r1, r2, r3, r4}
 800bc46:	bc08      	pop	{r3}
 800bc48:	b003      	add	sp, #12
 800bc4a:	4718      	bx	r3
 800bc4c:	2000001c 	.word	0x2000001c

0800bc50 <_fwalk_sglue>:
 800bc50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc52:	0014      	movs	r4, r2
 800bc54:	2600      	movs	r6, #0
 800bc56:	9000      	str	r0, [sp, #0]
 800bc58:	9101      	str	r1, [sp, #4]
 800bc5a:	68a5      	ldr	r5, [r4, #8]
 800bc5c:	6867      	ldr	r7, [r4, #4]
 800bc5e:	3f01      	subs	r7, #1
 800bc60:	d504      	bpl.n	800bc6c <_fwalk_sglue+0x1c>
 800bc62:	6824      	ldr	r4, [r4, #0]
 800bc64:	2c00      	cmp	r4, #0
 800bc66:	d1f8      	bne.n	800bc5a <_fwalk_sglue+0xa>
 800bc68:	0030      	movs	r0, r6
 800bc6a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc6c:	89ab      	ldrh	r3, [r5, #12]
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d908      	bls.n	800bc84 <_fwalk_sglue+0x34>
 800bc72:	220e      	movs	r2, #14
 800bc74:	5eab      	ldrsh	r3, [r5, r2]
 800bc76:	3301      	adds	r3, #1
 800bc78:	d004      	beq.n	800bc84 <_fwalk_sglue+0x34>
 800bc7a:	0029      	movs	r1, r5
 800bc7c:	9800      	ldr	r0, [sp, #0]
 800bc7e:	9b01      	ldr	r3, [sp, #4]
 800bc80:	4798      	blx	r3
 800bc82:	4306      	orrs	r6, r0
 800bc84:	3568      	adds	r5, #104	@ 0x68
 800bc86:	e7ea      	b.n	800bc5e <_fwalk_sglue+0xe>

0800bc88 <__sread>:
 800bc88:	b570      	push	{r4, r5, r6, lr}
 800bc8a:	000c      	movs	r4, r1
 800bc8c:	250e      	movs	r5, #14
 800bc8e:	5f49      	ldrsh	r1, [r1, r5]
 800bc90:	f000 f878 	bl	800bd84 <_read_r>
 800bc94:	2800      	cmp	r0, #0
 800bc96:	db03      	blt.n	800bca0 <__sread+0x18>
 800bc98:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bc9a:	181b      	adds	r3, r3, r0
 800bc9c:	6563      	str	r3, [r4, #84]	@ 0x54
 800bc9e:	bd70      	pop	{r4, r5, r6, pc}
 800bca0:	89a3      	ldrh	r3, [r4, #12]
 800bca2:	4a02      	ldr	r2, [pc, #8]	@ (800bcac <__sread+0x24>)
 800bca4:	4013      	ands	r3, r2
 800bca6:	81a3      	strh	r3, [r4, #12]
 800bca8:	e7f9      	b.n	800bc9e <__sread+0x16>
 800bcaa:	46c0      	nop			@ (mov r8, r8)
 800bcac:	ffffefff 	.word	0xffffefff

0800bcb0 <__swrite>:
 800bcb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcb2:	001f      	movs	r7, r3
 800bcb4:	898b      	ldrh	r3, [r1, #12]
 800bcb6:	0005      	movs	r5, r0
 800bcb8:	000c      	movs	r4, r1
 800bcba:	0016      	movs	r6, r2
 800bcbc:	05db      	lsls	r3, r3, #23
 800bcbe:	d505      	bpl.n	800bccc <__swrite+0x1c>
 800bcc0:	230e      	movs	r3, #14
 800bcc2:	5ec9      	ldrsh	r1, [r1, r3]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	2302      	movs	r3, #2
 800bcc8:	f000 f848 	bl	800bd5c <_lseek_r>
 800bccc:	89a3      	ldrh	r3, [r4, #12]
 800bcce:	4a05      	ldr	r2, [pc, #20]	@ (800bce4 <__swrite+0x34>)
 800bcd0:	0028      	movs	r0, r5
 800bcd2:	4013      	ands	r3, r2
 800bcd4:	81a3      	strh	r3, [r4, #12]
 800bcd6:	0032      	movs	r2, r6
 800bcd8:	230e      	movs	r3, #14
 800bcda:	5ee1      	ldrsh	r1, [r4, r3]
 800bcdc:	003b      	movs	r3, r7
 800bcde:	f000 f877 	bl	800bdd0 <_write_r>
 800bce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bce4:	ffffefff 	.word	0xffffefff

0800bce8 <__sseek>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	000c      	movs	r4, r1
 800bcec:	250e      	movs	r5, #14
 800bcee:	5f49      	ldrsh	r1, [r1, r5]
 800bcf0:	f000 f834 	bl	800bd5c <_lseek_r>
 800bcf4:	89a3      	ldrh	r3, [r4, #12]
 800bcf6:	1c42      	adds	r2, r0, #1
 800bcf8:	d103      	bne.n	800bd02 <__sseek+0x1a>
 800bcfa:	4a05      	ldr	r2, [pc, #20]	@ (800bd10 <__sseek+0x28>)
 800bcfc:	4013      	ands	r3, r2
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	bd70      	pop	{r4, r5, r6, pc}
 800bd02:	2280      	movs	r2, #128	@ 0x80
 800bd04:	0152      	lsls	r2, r2, #5
 800bd06:	4313      	orrs	r3, r2
 800bd08:	81a3      	strh	r3, [r4, #12]
 800bd0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bd0c:	e7f8      	b.n	800bd00 <__sseek+0x18>
 800bd0e:	46c0      	nop			@ (mov r8, r8)
 800bd10:	ffffefff 	.word	0xffffefff

0800bd14 <__sclose>:
 800bd14:	b510      	push	{r4, lr}
 800bd16:	230e      	movs	r3, #14
 800bd18:	5ec9      	ldrsh	r1, [r1, r3]
 800bd1a:	f000 f80d 	bl	800bd38 <_close_r>
 800bd1e:	bd10      	pop	{r4, pc}

0800bd20 <memset>:
 800bd20:	0003      	movs	r3, r0
 800bd22:	1882      	adds	r2, r0, r2
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d100      	bne.n	800bd2a <memset+0xa>
 800bd28:	4770      	bx	lr
 800bd2a:	7019      	strb	r1, [r3, #0]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	e7f9      	b.n	800bd24 <memset+0x4>

0800bd30 <_localeconv_r>:
 800bd30:	4800      	ldr	r0, [pc, #0]	@ (800bd34 <_localeconv_r+0x4>)
 800bd32:	4770      	bx	lr
 800bd34:	2000015c 	.word	0x2000015c

0800bd38 <_close_r>:
 800bd38:	2300      	movs	r3, #0
 800bd3a:	b570      	push	{r4, r5, r6, lr}
 800bd3c:	4d06      	ldr	r5, [pc, #24]	@ (800bd58 <_close_r+0x20>)
 800bd3e:	0004      	movs	r4, r0
 800bd40:	0008      	movs	r0, r1
 800bd42:	602b      	str	r3, [r5, #0]
 800bd44:	f7f9 fe3b 	bl	80059be <_close>
 800bd48:	1c43      	adds	r3, r0, #1
 800bd4a:	d103      	bne.n	800bd54 <_close_r+0x1c>
 800bd4c:	682b      	ldr	r3, [r5, #0]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d000      	beq.n	800bd54 <_close_r+0x1c>
 800bd52:	6023      	str	r3, [r4, #0]
 800bd54:	bd70      	pop	{r4, r5, r6, pc}
 800bd56:	46c0      	nop			@ (mov r8, r8)
 800bd58:	2000058c 	.word	0x2000058c

0800bd5c <_lseek_r>:
 800bd5c:	b570      	push	{r4, r5, r6, lr}
 800bd5e:	0004      	movs	r4, r0
 800bd60:	0008      	movs	r0, r1
 800bd62:	0011      	movs	r1, r2
 800bd64:	001a      	movs	r2, r3
 800bd66:	2300      	movs	r3, #0
 800bd68:	4d05      	ldr	r5, [pc, #20]	@ (800bd80 <_lseek_r+0x24>)
 800bd6a:	602b      	str	r3, [r5, #0]
 800bd6c:	f7f9 fe48 	bl	8005a00 <_lseek>
 800bd70:	1c43      	adds	r3, r0, #1
 800bd72:	d103      	bne.n	800bd7c <_lseek_r+0x20>
 800bd74:	682b      	ldr	r3, [r5, #0]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d000      	beq.n	800bd7c <_lseek_r+0x20>
 800bd7a:	6023      	str	r3, [r4, #0]
 800bd7c:	bd70      	pop	{r4, r5, r6, pc}
 800bd7e:	46c0      	nop			@ (mov r8, r8)
 800bd80:	2000058c 	.word	0x2000058c

0800bd84 <_read_r>:
 800bd84:	b570      	push	{r4, r5, r6, lr}
 800bd86:	0004      	movs	r4, r0
 800bd88:	0008      	movs	r0, r1
 800bd8a:	0011      	movs	r1, r2
 800bd8c:	001a      	movs	r2, r3
 800bd8e:	2300      	movs	r3, #0
 800bd90:	4d05      	ldr	r5, [pc, #20]	@ (800bda8 <_read_r+0x24>)
 800bd92:	602b      	str	r3, [r5, #0]
 800bd94:	f7f9 fdda 	bl	800594c <_read>
 800bd98:	1c43      	adds	r3, r0, #1
 800bd9a:	d103      	bne.n	800bda4 <_read_r+0x20>
 800bd9c:	682b      	ldr	r3, [r5, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d000      	beq.n	800bda4 <_read_r+0x20>
 800bda2:	6023      	str	r3, [r4, #0]
 800bda4:	bd70      	pop	{r4, r5, r6, pc}
 800bda6:	46c0      	nop			@ (mov r8, r8)
 800bda8:	2000058c 	.word	0x2000058c

0800bdac <_sbrk_r>:
 800bdac:	2300      	movs	r3, #0
 800bdae:	b570      	push	{r4, r5, r6, lr}
 800bdb0:	4d06      	ldr	r5, [pc, #24]	@ (800bdcc <_sbrk_r+0x20>)
 800bdb2:	0004      	movs	r4, r0
 800bdb4:	0008      	movs	r0, r1
 800bdb6:	602b      	str	r3, [r5, #0]
 800bdb8:	f7f9 fe2e 	bl	8005a18 <_sbrk>
 800bdbc:	1c43      	adds	r3, r0, #1
 800bdbe:	d103      	bne.n	800bdc8 <_sbrk_r+0x1c>
 800bdc0:	682b      	ldr	r3, [r5, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d000      	beq.n	800bdc8 <_sbrk_r+0x1c>
 800bdc6:	6023      	str	r3, [r4, #0]
 800bdc8:	bd70      	pop	{r4, r5, r6, pc}
 800bdca:	46c0      	nop			@ (mov r8, r8)
 800bdcc:	2000058c 	.word	0x2000058c

0800bdd0 <_write_r>:
 800bdd0:	b570      	push	{r4, r5, r6, lr}
 800bdd2:	0004      	movs	r4, r0
 800bdd4:	0008      	movs	r0, r1
 800bdd6:	0011      	movs	r1, r2
 800bdd8:	001a      	movs	r2, r3
 800bdda:	2300      	movs	r3, #0
 800bddc:	4d05      	ldr	r5, [pc, #20]	@ (800bdf4 <_write_r+0x24>)
 800bdde:	602b      	str	r3, [r5, #0]
 800bde0:	f7f9 fdd1 	bl	8005986 <_write>
 800bde4:	1c43      	adds	r3, r0, #1
 800bde6:	d103      	bne.n	800bdf0 <_write_r+0x20>
 800bde8:	682b      	ldr	r3, [r5, #0]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d000      	beq.n	800bdf0 <_write_r+0x20>
 800bdee:	6023      	str	r3, [r4, #0]
 800bdf0:	bd70      	pop	{r4, r5, r6, pc}
 800bdf2:	46c0      	nop			@ (mov r8, r8)
 800bdf4:	2000058c 	.word	0x2000058c

0800bdf8 <__errno>:
 800bdf8:	4b01      	ldr	r3, [pc, #4]	@ (800be00 <__errno+0x8>)
 800bdfa:	6818      	ldr	r0, [r3, #0]
 800bdfc:	4770      	bx	lr
 800bdfe:	46c0      	nop			@ (mov r8, r8)
 800be00:	2000001c 	.word	0x2000001c

0800be04 <__libc_init_array>:
 800be04:	b570      	push	{r4, r5, r6, lr}
 800be06:	2600      	movs	r6, #0
 800be08:	4c0c      	ldr	r4, [pc, #48]	@ (800be3c <__libc_init_array+0x38>)
 800be0a:	4d0d      	ldr	r5, [pc, #52]	@ (800be40 <__libc_init_array+0x3c>)
 800be0c:	1b64      	subs	r4, r4, r5
 800be0e:	10a4      	asrs	r4, r4, #2
 800be10:	42a6      	cmp	r6, r4
 800be12:	d109      	bne.n	800be28 <__libc_init_array+0x24>
 800be14:	2600      	movs	r6, #0
 800be16:	f001 fe81 	bl	800db1c <_init>
 800be1a:	4c0a      	ldr	r4, [pc, #40]	@ (800be44 <__libc_init_array+0x40>)
 800be1c:	4d0a      	ldr	r5, [pc, #40]	@ (800be48 <__libc_init_array+0x44>)
 800be1e:	1b64      	subs	r4, r4, r5
 800be20:	10a4      	asrs	r4, r4, #2
 800be22:	42a6      	cmp	r6, r4
 800be24:	d105      	bne.n	800be32 <__libc_init_array+0x2e>
 800be26:	bd70      	pop	{r4, r5, r6, pc}
 800be28:	00b3      	lsls	r3, r6, #2
 800be2a:	58eb      	ldr	r3, [r5, r3]
 800be2c:	4798      	blx	r3
 800be2e:	3601      	adds	r6, #1
 800be30:	e7ee      	b.n	800be10 <__libc_init_array+0xc>
 800be32:	00b3      	lsls	r3, r6, #2
 800be34:	58eb      	ldr	r3, [r5, r3]
 800be36:	4798      	blx	r3
 800be38:	3601      	adds	r6, #1
 800be3a:	e7f2      	b.n	800be22 <__libc_init_array+0x1e>
 800be3c:	0800e560 	.word	0x0800e560
 800be40:	0800e560 	.word	0x0800e560
 800be44:	0800e564 	.word	0x0800e564
 800be48:	0800e560 	.word	0x0800e560

0800be4c <__retarget_lock_init_recursive>:
 800be4c:	4770      	bx	lr

0800be4e <__retarget_lock_acquire_recursive>:
 800be4e:	4770      	bx	lr

0800be50 <__retarget_lock_release_recursive>:
 800be50:	4770      	bx	lr

0800be52 <memchr>:
 800be52:	b2c9      	uxtb	r1, r1
 800be54:	1882      	adds	r2, r0, r2
 800be56:	4290      	cmp	r0, r2
 800be58:	d101      	bne.n	800be5e <memchr+0xc>
 800be5a:	2000      	movs	r0, #0
 800be5c:	4770      	bx	lr
 800be5e:	7803      	ldrb	r3, [r0, #0]
 800be60:	428b      	cmp	r3, r1
 800be62:	d0fb      	beq.n	800be5c <memchr+0xa>
 800be64:	3001      	adds	r0, #1
 800be66:	e7f6      	b.n	800be56 <memchr+0x4>

0800be68 <quorem>:
 800be68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be6a:	6902      	ldr	r2, [r0, #16]
 800be6c:	690f      	ldr	r7, [r1, #16]
 800be6e:	b087      	sub	sp, #28
 800be70:	0006      	movs	r6, r0
 800be72:	000b      	movs	r3, r1
 800be74:	2000      	movs	r0, #0
 800be76:	9102      	str	r1, [sp, #8]
 800be78:	42ba      	cmp	r2, r7
 800be7a:	db6d      	blt.n	800bf58 <quorem+0xf0>
 800be7c:	3f01      	subs	r7, #1
 800be7e:	00bc      	lsls	r4, r7, #2
 800be80:	3314      	adds	r3, #20
 800be82:	9305      	str	r3, [sp, #20]
 800be84:	191b      	adds	r3, r3, r4
 800be86:	9303      	str	r3, [sp, #12]
 800be88:	0033      	movs	r3, r6
 800be8a:	3314      	adds	r3, #20
 800be8c:	191c      	adds	r4, r3, r4
 800be8e:	9301      	str	r3, [sp, #4]
 800be90:	6823      	ldr	r3, [r4, #0]
 800be92:	9304      	str	r3, [sp, #16]
 800be94:	9b03      	ldr	r3, [sp, #12]
 800be96:	9804      	ldr	r0, [sp, #16]
 800be98:	681d      	ldr	r5, [r3, #0]
 800be9a:	3501      	adds	r5, #1
 800be9c:	0029      	movs	r1, r5
 800be9e:	f7f4 f94f 	bl	8000140 <__udivsi3>
 800bea2:	9b04      	ldr	r3, [sp, #16]
 800bea4:	9000      	str	r0, [sp, #0]
 800bea6:	42ab      	cmp	r3, r5
 800bea8:	d32b      	bcc.n	800bf02 <quorem+0x9a>
 800beaa:	9b05      	ldr	r3, [sp, #20]
 800beac:	9d01      	ldr	r5, [sp, #4]
 800beae:	469c      	mov	ip, r3
 800beb0:	2300      	movs	r3, #0
 800beb2:	9305      	str	r3, [sp, #20]
 800beb4:	9304      	str	r3, [sp, #16]
 800beb6:	4662      	mov	r2, ip
 800beb8:	ca08      	ldmia	r2!, {r3}
 800beba:	6828      	ldr	r0, [r5, #0]
 800bebc:	4694      	mov	ip, r2
 800bebe:	9a00      	ldr	r2, [sp, #0]
 800bec0:	b299      	uxth	r1, r3
 800bec2:	4351      	muls	r1, r2
 800bec4:	9a05      	ldr	r2, [sp, #20]
 800bec6:	0c1b      	lsrs	r3, r3, #16
 800bec8:	1889      	adds	r1, r1, r2
 800beca:	9a00      	ldr	r2, [sp, #0]
 800becc:	4353      	muls	r3, r2
 800bece:	0c0a      	lsrs	r2, r1, #16
 800bed0:	189b      	adds	r3, r3, r2
 800bed2:	0c1a      	lsrs	r2, r3, #16
 800bed4:	b289      	uxth	r1, r1
 800bed6:	9205      	str	r2, [sp, #20]
 800bed8:	b282      	uxth	r2, r0
 800beda:	1a52      	subs	r2, r2, r1
 800bedc:	9904      	ldr	r1, [sp, #16]
 800bede:	0c00      	lsrs	r0, r0, #16
 800bee0:	1852      	adds	r2, r2, r1
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	1411      	asrs	r1, r2, #16
 800bee6:	1ac3      	subs	r3, r0, r3
 800bee8:	185b      	adds	r3, r3, r1
 800beea:	1419      	asrs	r1, r3, #16
 800beec:	b292      	uxth	r2, r2
 800beee:	041b      	lsls	r3, r3, #16
 800bef0:	431a      	orrs	r2, r3
 800bef2:	9b03      	ldr	r3, [sp, #12]
 800bef4:	9104      	str	r1, [sp, #16]
 800bef6:	c504      	stmia	r5!, {r2}
 800bef8:	4563      	cmp	r3, ip
 800befa:	d2dc      	bcs.n	800beb6 <quorem+0x4e>
 800befc:	6823      	ldr	r3, [r4, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d030      	beq.n	800bf64 <quorem+0xfc>
 800bf02:	0030      	movs	r0, r6
 800bf04:	9902      	ldr	r1, [sp, #8]
 800bf06:	f001 f909 	bl	800d11c <__mcmp>
 800bf0a:	2800      	cmp	r0, #0
 800bf0c:	db23      	blt.n	800bf56 <quorem+0xee>
 800bf0e:	0034      	movs	r4, r6
 800bf10:	2500      	movs	r5, #0
 800bf12:	9902      	ldr	r1, [sp, #8]
 800bf14:	3414      	adds	r4, #20
 800bf16:	3114      	adds	r1, #20
 800bf18:	6823      	ldr	r3, [r4, #0]
 800bf1a:	c901      	ldmia	r1!, {r0}
 800bf1c:	9302      	str	r3, [sp, #8]
 800bf1e:	466b      	mov	r3, sp
 800bf20:	891b      	ldrh	r3, [r3, #8]
 800bf22:	b282      	uxth	r2, r0
 800bf24:	1a9a      	subs	r2, r3, r2
 800bf26:	9b02      	ldr	r3, [sp, #8]
 800bf28:	1952      	adds	r2, r2, r5
 800bf2a:	0c00      	lsrs	r0, r0, #16
 800bf2c:	0c1b      	lsrs	r3, r3, #16
 800bf2e:	1a1b      	subs	r3, r3, r0
 800bf30:	1410      	asrs	r0, r2, #16
 800bf32:	181b      	adds	r3, r3, r0
 800bf34:	141d      	asrs	r5, r3, #16
 800bf36:	b292      	uxth	r2, r2
 800bf38:	041b      	lsls	r3, r3, #16
 800bf3a:	431a      	orrs	r2, r3
 800bf3c:	9b03      	ldr	r3, [sp, #12]
 800bf3e:	c404      	stmia	r4!, {r2}
 800bf40:	428b      	cmp	r3, r1
 800bf42:	d2e9      	bcs.n	800bf18 <quorem+0xb0>
 800bf44:	9a01      	ldr	r2, [sp, #4]
 800bf46:	00bb      	lsls	r3, r7, #2
 800bf48:	18d3      	adds	r3, r2, r3
 800bf4a:	681a      	ldr	r2, [r3, #0]
 800bf4c:	2a00      	cmp	r2, #0
 800bf4e:	d013      	beq.n	800bf78 <quorem+0x110>
 800bf50:	9b00      	ldr	r3, [sp, #0]
 800bf52:	3301      	adds	r3, #1
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	9800      	ldr	r0, [sp, #0]
 800bf58:	b007      	add	sp, #28
 800bf5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf5c:	6823      	ldr	r3, [r4, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d104      	bne.n	800bf6c <quorem+0x104>
 800bf62:	3f01      	subs	r7, #1
 800bf64:	9b01      	ldr	r3, [sp, #4]
 800bf66:	3c04      	subs	r4, #4
 800bf68:	42a3      	cmp	r3, r4
 800bf6a:	d3f7      	bcc.n	800bf5c <quorem+0xf4>
 800bf6c:	6137      	str	r7, [r6, #16]
 800bf6e:	e7c8      	b.n	800bf02 <quorem+0x9a>
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	2a00      	cmp	r2, #0
 800bf74:	d104      	bne.n	800bf80 <quorem+0x118>
 800bf76:	3f01      	subs	r7, #1
 800bf78:	9a01      	ldr	r2, [sp, #4]
 800bf7a:	3b04      	subs	r3, #4
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d3f7      	bcc.n	800bf70 <quorem+0x108>
 800bf80:	6137      	str	r7, [r6, #16]
 800bf82:	e7e5      	b.n	800bf50 <quorem+0xe8>

0800bf84 <_dtoa_r>:
 800bf84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf86:	0014      	movs	r4, r2
 800bf88:	001d      	movs	r5, r3
 800bf8a:	69c6      	ldr	r6, [r0, #28]
 800bf8c:	b09d      	sub	sp, #116	@ 0x74
 800bf8e:	940a      	str	r4, [sp, #40]	@ 0x28
 800bf90:	950b      	str	r5, [sp, #44]	@ 0x2c
 800bf92:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800bf94:	9003      	str	r0, [sp, #12]
 800bf96:	2e00      	cmp	r6, #0
 800bf98:	d10f      	bne.n	800bfba <_dtoa_r+0x36>
 800bf9a:	2010      	movs	r0, #16
 800bf9c:	f7ff f882 	bl	800b0a4 <malloc>
 800bfa0:	9b03      	ldr	r3, [sp, #12]
 800bfa2:	1e02      	subs	r2, r0, #0
 800bfa4:	61d8      	str	r0, [r3, #28]
 800bfa6:	d104      	bne.n	800bfb2 <_dtoa_r+0x2e>
 800bfa8:	21ef      	movs	r1, #239	@ 0xef
 800bfaa:	4bc7      	ldr	r3, [pc, #796]	@ (800c2c8 <_dtoa_r+0x344>)
 800bfac:	48c7      	ldr	r0, [pc, #796]	@ (800c2cc <_dtoa_r+0x348>)
 800bfae:	f001 fc6b 	bl	800d888 <__assert_func>
 800bfb2:	6046      	str	r6, [r0, #4]
 800bfb4:	6086      	str	r6, [r0, #8]
 800bfb6:	6006      	str	r6, [r0, #0]
 800bfb8:	60c6      	str	r6, [r0, #12]
 800bfba:	9b03      	ldr	r3, [sp, #12]
 800bfbc:	69db      	ldr	r3, [r3, #28]
 800bfbe:	6819      	ldr	r1, [r3, #0]
 800bfc0:	2900      	cmp	r1, #0
 800bfc2:	d00b      	beq.n	800bfdc <_dtoa_r+0x58>
 800bfc4:	685a      	ldr	r2, [r3, #4]
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	4093      	lsls	r3, r2
 800bfca:	604a      	str	r2, [r1, #4]
 800bfcc:	608b      	str	r3, [r1, #8]
 800bfce:	9803      	ldr	r0, [sp, #12]
 800bfd0:	f000 fe5a 	bl	800cc88 <_Bfree>
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	9b03      	ldr	r3, [sp, #12]
 800bfd8:	69db      	ldr	r3, [r3, #28]
 800bfda:	601a      	str	r2, [r3, #0]
 800bfdc:	2d00      	cmp	r5, #0
 800bfde:	da1e      	bge.n	800c01e <_dtoa_r+0x9a>
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	603b      	str	r3, [r7, #0]
 800bfe4:	006b      	lsls	r3, r5, #1
 800bfe6:	085b      	lsrs	r3, r3, #1
 800bfe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfea:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bfec:	4bb8      	ldr	r3, [pc, #736]	@ (800c2d0 <_dtoa_r+0x34c>)
 800bfee:	4ab8      	ldr	r2, [pc, #736]	@ (800c2d0 <_dtoa_r+0x34c>)
 800bff0:	403b      	ands	r3, r7
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d116      	bne.n	800c024 <_dtoa_r+0xa0>
 800bff6:	4bb7      	ldr	r3, [pc, #732]	@ (800c2d4 <_dtoa_r+0x350>)
 800bff8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bffa:	6013      	str	r3, [r2, #0]
 800bffc:	033b      	lsls	r3, r7, #12
 800bffe:	0b1b      	lsrs	r3, r3, #12
 800c000:	4323      	orrs	r3, r4
 800c002:	d101      	bne.n	800c008 <_dtoa_r+0x84>
 800c004:	f000 fd83 	bl	800cb0e <_dtoa_r+0xb8a>
 800c008:	4bb3      	ldr	r3, [pc, #716]	@ (800c2d8 <_dtoa_r+0x354>)
 800c00a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c00c:	9308      	str	r3, [sp, #32]
 800c00e:	2a00      	cmp	r2, #0
 800c010:	d002      	beq.n	800c018 <_dtoa_r+0x94>
 800c012:	4bb2      	ldr	r3, [pc, #712]	@ (800c2dc <_dtoa_r+0x358>)
 800c014:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c016:	6013      	str	r3, [r2, #0]
 800c018:	9808      	ldr	r0, [sp, #32]
 800c01a:	b01d      	add	sp, #116	@ 0x74
 800c01c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c01e:	2300      	movs	r3, #0
 800c020:	603b      	str	r3, [r7, #0]
 800c022:	e7e2      	b.n	800bfea <_dtoa_r+0x66>
 800c024:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c028:	9212      	str	r2, [sp, #72]	@ 0x48
 800c02a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c02c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c02e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c030:	2200      	movs	r2, #0
 800c032:	2300      	movs	r3, #0
 800c034:	f7f4 fa0a 	bl	800044c <__aeabi_dcmpeq>
 800c038:	1e06      	subs	r6, r0, #0
 800c03a:	d00b      	beq.n	800c054 <_dtoa_r+0xd0>
 800c03c:	2301      	movs	r3, #1
 800c03e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c040:	6013      	str	r3, [r2, #0]
 800c042:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c044:	2b00      	cmp	r3, #0
 800c046:	d002      	beq.n	800c04e <_dtoa_r+0xca>
 800c048:	4ba5      	ldr	r3, [pc, #660]	@ (800c2e0 <_dtoa_r+0x35c>)
 800c04a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c04c:	6013      	str	r3, [r2, #0]
 800c04e:	4ba5      	ldr	r3, [pc, #660]	@ (800c2e4 <_dtoa_r+0x360>)
 800c050:	9308      	str	r3, [sp, #32]
 800c052:	e7e1      	b.n	800c018 <_dtoa_r+0x94>
 800c054:	ab1a      	add	r3, sp, #104	@ 0x68
 800c056:	9301      	str	r3, [sp, #4]
 800c058:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c05a:	9300      	str	r3, [sp, #0]
 800c05c:	9803      	ldr	r0, [sp, #12]
 800c05e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c060:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c062:	f001 f911 	bl	800d288 <__d2b>
 800c066:	007a      	lsls	r2, r7, #1
 800c068:	9005      	str	r0, [sp, #20]
 800c06a:	0d52      	lsrs	r2, r2, #21
 800c06c:	d100      	bne.n	800c070 <_dtoa_r+0xec>
 800c06e:	e07b      	b.n	800c168 <_dtoa_r+0x1e4>
 800c070:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c072:	9618      	str	r6, [sp, #96]	@ 0x60
 800c074:	0319      	lsls	r1, r3, #12
 800c076:	4b9c      	ldr	r3, [pc, #624]	@ (800c2e8 <_dtoa_r+0x364>)
 800c078:	0b09      	lsrs	r1, r1, #12
 800c07a:	430b      	orrs	r3, r1
 800c07c:	499b      	ldr	r1, [pc, #620]	@ (800c2ec <_dtoa_r+0x368>)
 800c07e:	1857      	adds	r7, r2, r1
 800c080:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c082:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c084:	0019      	movs	r1, r3
 800c086:	2200      	movs	r2, #0
 800c088:	4b99      	ldr	r3, [pc, #612]	@ (800c2f0 <_dtoa_r+0x36c>)
 800c08a:	f7f5 fda5 	bl	8001bd8 <__aeabi_dsub>
 800c08e:	4a99      	ldr	r2, [pc, #612]	@ (800c2f4 <_dtoa_r+0x370>)
 800c090:	4b99      	ldr	r3, [pc, #612]	@ (800c2f8 <_dtoa_r+0x374>)
 800c092:	f7f5 fad9 	bl	8001648 <__aeabi_dmul>
 800c096:	4a99      	ldr	r2, [pc, #612]	@ (800c2fc <_dtoa_r+0x378>)
 800c098:	4b99      	ldr	r3, [pc, #612]	@ (800c300 <_dtoa_r+0x37c>)
 800c09a:	f7f4 fb2d 	bl	80006f8 <__aeabi_dadd>
 800c09e:	0004      	movs	r4, r0
 800c0a0:	0038      	movs	r0, r7
 800c0a2:	000d      	movs	r5, r1
 800c0a4:	f7f6 f992 	bl	80023cc <__aeabi_i2d>
 800c0a8:	4a96      	ldr	r2, [pc, #600]	@ (800c304 <_dtoa_r+0x380>)
 800c0aa:	4b97      	ldr	r3, [pc, #604]	@ (800c308 <_dtoa_r+0x384>)
 800c0ac:	f7f5 facc 	bl	8001648 <__aeabi_dmul>
 800c0b0:	0002      	movs	r2, r0
 800c0b2:	000b      	movs	r3, r1
 800c0b4:	0020      	movs	r0, r4
 800c0b6:	0029      	movs	r1, r5
 800c0b8:	f7f4 fb1e 	bl	80006f8 <__aeabi_dadd>
 800c0bc:	0004      	movs	r4, r0
 800c0be:	000d      	movs	r5, r1
 800c0c0:	f7f6 f948 	bl	8002354 <__aeabi_d2iz>
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	9004      	str	r0, [sp, #16]
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	0020      	movs	r0, r4
 800c0cc:	0029      	movs	r1, r5
 800c0ce:	f7f4 f9c3 	bl	8000458 <__aeabi_dcmplt>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	d00b      	beq.n	800c0ee <_dtoa_r+0x16a>
 800c0d6:	9804      	ldr	r0, [sp, #16]
 800c0d8:	f7f6 f978 	bl	80023cc <__aeabi_i2d>
 800c0dc:	002b      	movs	r3, r5
 800c0de:	0022      	movs	r2, r4
 800c0e0:	f7f4 f9b4 	bl	800044c <__aeabi_dcmpeq>
 800c0e4:	4243      	negs	r3, r0
 800c0e6:	4158      	adcs	r0, r3
 800c0e8:	9b04      	ldr	r3, [sp, #16]
 800c0ea:	1a1b      	subs	r3, r3, r0
 800c0ec:	9304      	str	r3, [sp, #16]
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	9315      	str	r3, [sp, #84]	@ 0x54
 800c0f2:	9b04      	ldr	r3, [sp, #16]
 800c0f4:	2b16      	cmp	r3, #22
 800c0f6:	d810      	bhi.n	800c11a <_dtoa_r+0x196>
 800c0f8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c0fa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c0fc:	9a04      	ldr	r2, [sp, #16]
 800c0fe:	4b83      	ldr	r3, [pc, #524]	@ (800c30c <_dtoa_r+0x388>)
 800c100:	00d2      	lsls	r2, r2, #3
 800c102:	189b      	adds	r3, r3, r2
 800c104:	681a      	ldr	r2, [r3, #0]
 800c106:	685b      	ldr	r3, [r3, #4]
 800c108:	f7f4 f9a6 	bl	8000458 <__aeabi_dcmplt>
 800c10c:	2800      	cmp	r0, #0
 800c10e:	d047      	beq.n	800c1a0 <_dtoa_r+0x21c>
 800c110:	9b04      	ldr	r3, [sp, #16]
 800c112:	3b01      	subs	r3, #1
 800c114:	9304      	str	r3, [sp, #16]
 800c116:	2300      	movs	r3, #0
 800c118:	9315      	str	r3, [sp, #84]	@ 0x54
 800c11a:	2200      	movs	r2, #0
 800c11c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800c11e:	9206      	str	r2, [sp, #24]
 800c120:	1bdb      	subs	r3, r3, r7
 800c122:	1e5a      	subs	r2, r3, #1
 800c124:	d53e      	bpl.n	800c1a4 <_dtoa_r+0x220>
 800c126:	2201      	movs	r2, #1
 800c128:	1ad3      	subs	r3, r2, r3
 800c12a:	9306      	str	r3, [sp, #24]
 800c12c:	2300      	movs	r3, #0
 800c12e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c130:	9b04      	ldr	r3, [sp, #16]
 800c132:	2b00      	cmp	r3, #0
 800c134:	db38      	blt.n	800c1a8 <_dtoa_r+0x224>
 800c136:	9a04      	ldr	r2, [sp, #16]
 800c138:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c13a:	4694      	mov	ip, r2
 800c13c:	4463      	add	r3, ip
 800c13e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c140:	2300      	movs	r3, #0
 800c142:	9214      	str	r2, [sp, #80]	@ 0x50
 800c144:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c146:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c148:	2401      	movs	r4, #1
 800c14a:	2b09      	cmp	r3, #9
 800c14c:	d867      	bhi.n	800c21e <_dtoa_r+0x29a>
 800c14e:	2b05      	cmp	r3, #5
 800c150:	dd02      	ble.n	800c158 <_dtoa_r+0x1d4>
 800c152:	2400      	movs	r4, #0
 800c154:	3b04      	subs	r3, #4
 800c156:	9322      	str	r3, [sp, #136]	@ 0x88
 800c158:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c15a:	1e98      	subs	r0, r3, #2
 800c15c:	2803      	cmp	r0, #3
 800c15e:	d867      	bhi.n	800c230 <_dtoa_r+0x2ac>
 800c160:	f7f3 ffda 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c164:	5b383a2b 	.word	0x5b383a2b
 800c168:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c16a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c16c:	18f6      	adds	r6, r6, r3
 800c16e:	4b68      	ldr	r3, [pc, #416]	@ (800c310 <_dtoa_r+0x38c>)
 800c170:	18f2      	adds	r2, r6, r3
 800c172:	2a20      	cmp	r2, #32
 800c174:	dd0f      	ble.n	800c196 <_dtoa_r+0x212>
 800c176:	2340      	movs	r3, #64	@ 0x40
 800c178:	1a9b      	subs	r3, r3, r2
 800c17a:	409f      	lsls	r7, r3
 800c17c:	4b65      	ldr	r3, [pc, #404]	@ (800c314 <_dtoa_r+0x390>)
 800c17e:	0038      	movs	r0, r7
 800c180:	18f3      	adds	r3, r6, r3
 800c182:	40dc      	lsrs	r4, r3
 800c184:	4320      	orrs	r0, r4
 800c186:	f7f6 f94f 	bl	8002428 <__aeabi_ui2d>
 800c18a:	2201      	movs	r2, #1
 800c18c:	4b62      	ldr	r3, [pc, #392]	@ (800c318 <_dtoa_r+0x394>)
 800c18e:	1e77      	subs	r7, r6, #1
 800c190:	18cb      	adds	r3, r1, r3
 800c192:	9218      	str	r2, [sp, #96]	@ 0x60
 800c194:	e776      	b.n	800c084 <_dtoa_r+0x100>
 800c196:	2320      	movs	r3, #32
 800c198:	0020      	movs	r0, r4
 800c19a:	1a9b      	subs	r3, r3, r2
 800c19c:	4098      	lsls	r0, r3
 800c19e:	e7f2      	b.n	800c186 <_dtoa_r+0x202>
 800c1a0:	9015      	str	r0, [sp, #84]	@ 0x54
 800c1a2:	e7ba      	b.n	800c11a <_dtoa_r+0x196>
 800c1a4:	920d      	str	r2, [sp, #52]	@ 0x34
 800c1a6:	e7c3      	b.n	800c130 <_dtoa_r+0x1ac>
 800c1a8:	9b06      	ldr	r3, [sp, #24]
 800c1aa:	9a04      	ldr	r2, [sp, #16]
 800c1ac:	1a9b      	subs	r3, r3, r2
 800c1ae:	9306      	str	r3, [sp, #24]
 800c1b0:	4253      	negs	r3, r2
 800c1b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	9314      	str	r3, [sp, #80]	@ 0x50
 800c1b8:	e7c5      	b.n	800c146 <_dtoa_r+0x1c2>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	9310      	str	r3, [sp, #64]	@ 0x40
 800c1be:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c1c0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	dc13      	bgt.n	800c1f0 <_dtoa_r+0x26c>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	001a      	movs	r2, r3
 800c1cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1d0:	9223      	str	r2, [sp, #140]	@ 0x8c
 800c1d2:	e00d      	b.n	800c1f0 <_dtoa_r+0x26c>
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	e7f1      	b.n	800c1bc <_dtoa_r+0x238>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c1dc:	9310      	str	r3, [sp, #64]	@ 0x40
 800c1de:	4694      	mov	ip, r2
 800c1e0:	9b04      	ldr	r3, [sp, #16]
 800c1e2:	4463      	add	r3, ip
 800c1e4:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	dc00      	bgt.n	800c1f0 <_dtoa_r+0x26c>
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	9a03      	ldr	r2, [sp, #12]
 800c1f2:	2100      	movs	r1, #0
 800c1f4:	69d0      	ldr	r0, [r2, #28]
 800c1f6:	2204      	movs	r2, #4
 800c1f8:	0015      	movs	r5, r2
 800c1fa:	3514      	adds	r5, #20
 800c1fc:	429d      	cmp	r5, r3
 800c1fe:	d91b      	bls.n	800c238 <_dtoa_r+0x2b4>
 800c200:	6041      	str	r1, [r0, #4]
 800c202:	9803      	ldr	r0, [sp, #12]
 800c204:	f000 fcfc 	bl	800cc00 <_Balloc>
 800c208:	9008      	str	r0, [sp, #32]
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d117      	bne.n	800c23e <_dtoa_r+0x2ba>
 800c20e:	21b0      	movs	r1, #176	@ 0xb0
 800c210:	4b42      	ldr	r3, [pc, #264]	@ (800c31c <_dtoa_r+0x398>)
 800c212:	482e      	ldr	r0, [pc, #184]	@ (800c2cc <_dtoa_r+0x348>)
 800c214:	9a08      	ldr	r2, [sp, #32]
 800c216:	31ff      	adds	r1, #255	@ 0xff
 800c218:	e6c9      	b.n	800bfae <_dtoa_r+0x2a>
 800c21a:	2301      	movs	r3, #1
 800c21c:	e7dd      	b.n	800c1da <_dtoa_r+0x256>
 800c21e:	2300      	movs	r3, #0
 800c220:	9410      	str	r4, [sp, #64]	@ 0x40
 800c222:	9322      	str	r3, [sp, #136]	@ 0x88
 800c224:	3b01      	subs	r3, #1
 800c226:	930e      	str	r3, [sp, #56]	@ 0x38
 800c228:	9309      	str	r3, [sp, #36]	@ 0x24
 800c22a:	2200      	movs	r2, #0
 800c22c:	3313      	adds	r3, #19
 800c22e:	e7cf      	b.n	800c1d0 <_dtoa_r+0x24c>
 800c230:	2301      	movs	r3, #1
 800c232:	9310      	str	r3, [sp, #64]	@ 0x40
 800c234:	3b02      	subs	r3, #2
 800c236:	e7f6      	b.n	800c226 <_dtoa_r+0x2a2>
 800c238:	3101      	adds	r1, #1
 800c23a:	0052      	lsls	r2, r2, #1
 800c23c:	e7dc      	b.n	800c1f8 <_dtoa_r+0x274>
 800c23e:	9b03      	ldr	r3, [sp, #12]
 800c240:	9a08      	ldr	r2, [sp, #32]
 800c242:	69db      	ldr	r3, [r3, #28]
 800c244:	601a      	str	r2, [r3, #0]
 800c246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c248:	2b0e      	cmp	r3, #14
 800c24a:	d900      	bls.n	800c24e <_dtoa_r+0x2ca>
 800c24c:	e0d9      	b.n	800c402 <_dtoa_r+0x47e>
 800c24e:	2c00      	cmp	r4, #0
 800c250:	d100      	bne.n	800c254 <_dtoa_r+0x2d0>
 800c252:	e0d6      	b.n	800c402 <_dtoa_r+0x47e>
 800c254:	9b04      	ldr	r3, [sp, #16]
 800c256:	2b00      	cmp	r3, #0
 800c258:	dd64      	ble.n	800c324 <_dtoa_r+0x3a0>
 800c25a:	210f      	movs	r1, #15
 800c25c:	9a04      	ldr	r2, [sp, #16]
 800c25e:	4b2b      	ldr	r3, [pc, #172]	@ (800c30c <_dtoa_r+0x388>)
 800c260:	400a      	ands	r2, r1
 800c262:	00d2      	lsls	r2, r2, #3
 800c264:	189b      	adds	r3, r3, r2
 800c266:	681e      	ldr	r6, [r3, #0]
 800c268:	685f      	ldr	r7, [r3, #4]
 800c26a:	9b04      	ldr	r3, [sp, #16]
 800c26c:	2402      	movs	r4, #2
 800c26e:	111d      	asrs	r5, r3, #4
 800c270:	05db      	lsls	r3, r3, #23
 800c272:	d50a      	bpl.n	800c28a <_dtoa_r+0x306>
 800c274:	4b2a      	ldr	r3, [pc, #168]	@ (800c320 <_dtoa_r+0x39c>)
 800c276:	400d      	ands	r5, r1
 800c278:	6a1a      	ldr	r2, [r3, #32]
 800c27a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c27c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c27e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c280:	f7f4 fd9e 	bl	8000dc0 <__aeabi_ddiv>
 800c284:	900a      	str	r0, [sp, #40]	@ 0x28
 800c286:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c288:	3401      	adds	r4, #1
 800c28a:	4b25      	ldr	r3, [pc, #148]	@ (800c320 <_dtoa_r+0x39c>)
 800c28c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c28e:	2d00      	cmp	r5, #0
 800c290:	d108      	bne.n	800c2a4 <_dtoa_r+0x320>
 800c292:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c294:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c296:	0032      	movs	r2, r6
 800c298:	003b      	movs	r3, r7
 800c29a:	f7f4 fd91 	bl	8000dc0 <__aeabi_ddiv>
 800c29e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c2a0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c2a2:	e05a      	b.n	800c35a <_dtoa_r+0x3d6>
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	421d      	tst	r5, r3
 800c2a8:	d009      	beq.n	800c2be <_dtoa_r+0x33a>
 800c2aa:	18e4      	adds	r4, r4, r3
 800c2ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2ae:	0030      	movs	r0, r6
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	685b      	ldr	r3, [r3, #4]
 800c2b4:	0039      	movs	r1, r7
 800c2b6:	f7f5 f9c7 	bl	8001648 <__aeabi_dmul>
 800c2ba:	0006      	movs	r6, r0
 800c2bc:	000f      	movs	r7, r1
 800c2be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2c0:	106d      	asrs	r5, r5, #1
 800c2c2:	3308      	adds	r3, #8
 800c2c4:	e7e2      	b.n	800c28c <_dtoa_r+0x308>
 800c2c6:	46c0      	nop			@ (mov r8, r8)
 800c2c8:	0800e225 	.word	0x0800e225
 800c2cc:	0800e23c 	.word	0x0800e23c
 800c2d0:	7ff00000 	.word	0x7ff00000
 800c2d4:	0000270f 	.word	0x0000270f
 800c2d8:	0800e221 	.word	0x0800e221
 800c2dc:	0800e224 	.word	0x0800e224
 800c2e0:	0800e1f5 	.word	0x0800e1f5
 800c2e4:	0800e1f4 	.word	0x0800e1f4
 800c2e8:	3ff00000 	.word	0x3ff00000
 800c2ec:	fffffc01 	.word	0xfffffc01
 800c2f0:	3ff80000 	.word	0x3ff80000
 800c2f4:	636f4361 	.word	0x636f4361
 800c2f8:	3fd287a7 	.word	0x3fd287a7
 800c2fc:	8b60c8b3 	.word	0x8b60c8b3
 800c300:	3fc68a28 	.word	0x3fc68a28
 800c304:	509f79fb 	.word	0x509f79fb
 800c308:	3fd34413 	.word	0x3fd34413
 800c30c:	0800e338 	.word	0x0800e338
 800c310:	00000432 	.word	0x00000432
 800c314:	00000412 	.word	0x00000412
 800c318:	fe100000 	.word	0xfe100000
 800c31c:	0800e294 	.word	0x0800e294
 800c320:	0800e310 	.word	0x0800e310
 800c324:	9b04      	ldr	r3, [sp, #16]
 800c326:	2402      	movs	r4, #2
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d016      	beq.n	800c35a <_dtoa_r+0x3d6>
 800c32c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c32e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c330:	220f      	movs	r2, #15
 800c332:	425d      	negs	r5, r3
 800c334:	402a      	ands	r2, r5
 800c336:	4bd7      	ldr	r3, [pc, #860]	@ (800c694 <_dtoa_r+0x710>)
 800c338:	00d2      	lsls	r2, r2, #3
 800c33a:	189b      	adds	r3, r3, r2
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	f7f5 f982 	bl	8001648 <__aeabi_dmul>
 800c344:	2701      	movs	r7, #1
 800c346:	2300      	movs	r3, #0
 800c348:	900a      	str	r0, [sp, #40]	@ 0x28
 800c34a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c34c:	4ed2      	ldr	r6, [pc, #840]	@ (800c698 <_dtoa_r+0x714>)
 800c34e:	112d      	asrs	r5, r5, #4
 800c350:	2d00      	cmp	r5, #0
 800c352:	d000      	beq.n	800c356 <_dtoa_r+0x3d2>
 800c354:	e0ba      	b.n	800c4cc <_dtoa_r+0x548>
 800c356:	2b00      	cmp	r3, #0
 800c358:	d1a1      	bne.n	800c29e <_dtoa_r+0x31a>
 800c35a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c35c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c35e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c360:	2b00      	cmp	r3, #0
 800c362:	d100      	bne.n	800c366 <_dtoa_r+0x3e2>
 800c364:	e0bd      	b.n	800c4e2 <_dtoa_r+0x55e>
 800c366:	2200      	movs	r2, #0
 800c368:	0030      	movs	r0, r6
 800c36a:	0039      	movs	r1, r7
 800c36c:	4bcb      	ldr	r3, [pc, #812]	@ (800c69c <_dtoa_r+0x718>)
 800c36e:	f7f4 f873 	bl	8000458 <__aeabi_dcmplt>
 800c372:	2800      	cmp	r0, #0
 800c374:	d100      	bne.n	800c378 <_dtoa_r+0x3f4>
 800c376:	e0b4      	b.n	800c4e2 <_dtoa_r+0x55e>
 800c378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d100      	bne.n	800c380 <_dtoa_r+0x3fc>
 800c37e:	e0b0      	b.n	800c4e2 <_dtoa_r+0x55e>
 800c380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c382:	2b00      	cmp	r3, #0
 800c384:	dd39      	ble.n	800c3fa <_dtoa_r+0x476>
 800c386:	9b04      	ldr	r3, [sp, #16]
 800c388:	2200      	movs	r2, #0
 800c38a:	3b01      	subs	r3, #1
 800c38c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c38e:	0030      	movs	r0, r6
 800c390:	4bc3      	ldr	r3, [pc, #780]	@ (800c6a0 <_dtoa_r+0x71c>)
 800c392:	0039      	movs	r1, r7
 800c394:	f7f5 f958 	bl	8001648 <__aeabi_dmul>
 800c398:	900a      	str	r0, [sp, #40]	@ 0x28
 800c39a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c39c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c39e:	3401      	adds	r4, #1
 800c3a0:	0020      	movs	r0, r4
 800c3a2:	9311      	str	r3, [sp, #68]	@ 0x44
 800c3a4:	f7f6 f812 	bl	80023cc <__aeabi_i2d>
 800c3a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c3aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3ac:	f7f5 f94c 	bl	8001648 <__aeabi_dmul>
 800c3b0:	4bbc      	ldr	r3, [pc, #752]	@ (800c6a4 <_dtoa_r+0x720>)
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f7f4 f9a0 	bl	80006f8 <__aeabi_dadd>
 800c3b8:	4bbb      	ldr	r3, [pc, #748]	@ (800c6a8 <_dtoa_r+0x724>)
 800c3ba:	0006      	movs	r6, r0
 800c3bc:	18cf      	adds	r7, r1, r3
 800c3be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d000      	beq.n	800c3c6 <_dtoa_r+0x442>
 800c3c4:	e091      	b.n	800c4ea <_dtoa_r+0x566>
 800c3c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c3c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	4bb7      	ldr	r3, [pc, #732]	@ (800c6ac <_dtoa_r+0x728>)
 800c3ce:	f7f5 fc03 	bl	8001bd8 <__aeabi_dsub>
 800c3d2:	0032      	movs	r2, r6
 800c3d4:	003b      	movs	r3, r7
 800c3d6:	0004      	movs	r4, r0
 800c3d8:	000d      	movs	r5, r1
 800c3da:	f7f4 f851 	bl	8000480 <__aeabi_dcmpgt>
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	d000      	beq.n	800c3e4 <_dtoa_r+0x460>
 800c3e2:	e29d      	b.n	800c920 <_dtoa_r+0x99c>
 800c3e4:	2180      	movs	r1, #128	@ 0x80
 800c3e6:	0609      	lsls	r1, r1, #24
 800c3e8:	187b      	adds	r3, r7, r1
 800c3ea:	0032      	movs	r2, r6
 800c3ec:	0020      	movs	r0, r4
 800c3ee:	0029      	movs	r1, r5
 800c3f0:	f7f4 f832 	bl	8000458 <__aeabi_dcmplt>
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	d000      	beq.n	800c3fa <_dtoa_r+0x476>
 800c3f8:	e130      	b.n	800c65c <_dtoa_r+0x6d8>
 800c3fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c3fc:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800c3fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800c400:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c402:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c404:	2b00      	cmp	r3, #0
 800c406:	da00      	bge.n	800c40a <_dtoa_r+0x486>
 800c408:	e177      	b.n	800c6fa <_dtoa_r+0x776>
 800c40a:	9a04      	ldr	r2, [sp, #16]
 800c40c:	2a0e      	cmp	r2, #14
 800c40e:	dd00      	ble.n	800c412 <_dtoa_r+0x48e>
 800c410:	e173      	b.n	800c6fa <_dtoa_r+0x776>
 800c412:	4ba0      	ldr	r3, [pc, #640]	@ (800c694 <_dtoa_r+0x710>)
 800c414:	00d2      	lsls	r2, r2, #3
 800c416:	189b      	adds	r3, r3, r2
 800c418:	685c      	ldr	r4, [r3, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	9306      	str	r3, [sp, #24]
 800c41e:	9407      	str	r4, [sp, #28]
 800c420:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c422:	2b00      	cmp	r3, #0
 800c424:	da03      	bge.n	800c42e <_dtoa_r+0x4aa>
 800c426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c428:	2b00      	cmp	r3, #0
 800c42a:	dc00      	bgt.n	800c42e <_dtoa_r+0x4aa>
 800c42c:	e106      	b.n	800c63c <_dtoa_r+0x6b8>
 800c42e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c430:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c434:	9d08      	ldr	r5, [sp, #32]
 800c436:	3b01      	subs	r3, #1
 800c438:	195b      	adds	r3, r3, r5
 800c43a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c43c:	9a06      	ldr	r2, [sp, #24]
 800c43e:	9b07      	ldr	r3, [sp, #28]
 800c440:	0030      	movs	r0, r6
 800c442:	0039      	movs	r1, r7
 800c444:	f7f4 fcbc 	bl	8000dc0 <__aeabi_ddiv>
 800c448:	f7f5 ff84 	bl	8002354 <__aeabi_d2iz>
 800c44c:	9009      	str	r0, [sp, #36]	@ 0x24
 800c44e:	f7f5 ffbd 	bl	80023cc <__aeabi_i2d>
 800c452:	9a06      	ldr	r2, [sp, #24]
 800c454:	9b07      	ldr	r3, [sp, #28]
 800c456:	f7f5 f8f7 	bl	8001648 <__aeabi_dmul>
 800c45a:	0002      	movs	r2, r0
 800c45c:	000b      	movs	r3, r1
 800c45e:	0030      	movs	r0, r6
 800c460:	0039      	movs	r1, r7
 800c462:	f7f5 fbb9 	bl	8001bd8 <__aeabi_dsub>
 800c466:	002b      	movs	r3, r5
 800c468:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c46a:	3501      	adds	r5, #1
 800c46c:	3230      	adds	r2, #48	@ 0x30
 800c46e:	701a      	strb	r2, [r3, #0]
 800c470:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c472:	002c      	movs	r4, r5
 800c474:	429a      	cmp	r2, r3
 800c476:	d000      	beq.n	800c47a <_dtoa_r+0x4f6>
 800c478:	e131      	b.n	800c6de <_dtoa_r+0x75a>
 800c47a:	0002      	movs	r2, r0
 800c47c:	000b      	movs	r3, r1
 800c47e:	f7f4 f93b 	bl	80006f8 <__aeabi_dadd>
 800c482:	9a06      	ldr	r2, [sp, #24]
 800c484:	9b07      	ldr	r3, [sp, #28]
 800c486:	0006      	movs	r6, r0
 800c488:	000f      	movs	r7, r1
 800c48a:	f7f3 fff9 	bl	8000480 <__aeabi_dcmpgt>
 800c48e:	2800      	cmp	r0, #0
 800c490:	d000      	beq.n	800c494 <_dtoa_r+0x510>
 800c492:	e10f      	b.n	800c6b4 <_dtoa_r+0x730>
 800c494:	9a06      	ldr	r2, [sp, #24]
 800c496:	9b07      	ldr	r3, [sp, #28]
 800c498:	0030      	movs	r0, r6
 800c49a:	0039      	movs	r1, r7
 800c49c:	f7f3 ffd6 	bl	800044c <__aeabi_dcmpeq>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	d003      	beq.n	800c4ac <_dtoa_r+0x528>
 800c4a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4a6:	07dd      	lsls	r5, r3, #31
 800c4a8:	d500      	bpl.n	800c4ac <_dtoa_r+0x528>
 800c4aa:	e103      	b.n	800c6b4 <_dtoa_r+0x730>
 800c4ac:	9905      	ldr	r1, [sp, #20]
 800c4ae:	9803      	ldr	r0, [sp, #12]
 800c4b0:	f000 fbea 	bl	800cc88 <_Bfree>
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	7023      	strb	r3, [r4, #0]
 800c4b8:	9b04      	ldr	r3, [sp, #16]
 800c4ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c4bc:	3301      	adds	r3, #1
 800c4be:	6013      	str	r3, [r2, #0]
 800c4c0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d100      	bne.n	800c4c8 <_dtoa_r+0x544>
 800c4c6:	e5a7      	b.n	800c018 <_dtoa_r+0x94>
 800c4c8:	601c      	str	r4, [r3, #0]
 800c4ca:	e5a5      	b.n	800c018 <_dtoa_r+0x94>
 800c4cc:	423d      	tst	r5, r7
 800c4ce:	d005      	beq.n	800c4dc <_dtoa_r+0x558>
 800c4d0:	6832      	ldr	r2, [r6, #0]
 800c4d2:	6873      	ldr	r3, [r6, #4]
 800c4d4:	f7f5 f8b8 	bl	8001648 <__aeabi_dmul>
 800c4d8:	003b      	movs	r3, r7
 800c4da:	3401      	adds	r4, #1
 800c4dc:	106d      	asrs	r5, r5, #1
 800c4de:	3608      	adds	r6, #8
 800c4e0:	e736      	b.n	800c350 <_dtoa_r+0x3cc>
 800c4e2:	9b04      	ldr	r3, [sp, #16]
 800c4e4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4e8:	e75a      	b.n	800c3a0 <_dtoa_r+0x41c>
 800c4ea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4ec:	4b69      	ldr	r3, [pc, #420]	@ (800c694 <_dtoa_r+0x710>)
 800c4ee:	3a01      	subs	r2, #1
 800c4f0:	00d2      	lsls	r2, r2, #3
 800c4f2:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c4f4:	189b      	adds	r3, r3, r2
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	2900      	cmp	r1, #0
 800c4fc:	d04c      	beq.n	800c598 <_dtoa_r+0x614>
 800c4fe:	2000      	movs	r0, #0
 800c500:	496b      	ldr	r1, [pc, #428]	@ (800c6b0 <_dtoa_r+0x72c>)
 800c502:	f7f4 fc5d 	bl	8000dc0 <__aeabi_ddiv>
 800c506:	0032      	movs	r2, r6
 800c508:	003b      	movs	r3, r7
 800c50a:	f7f5 fb65 	bl	8001bd8 <__aeabi_dsub>
 800c50e:	9a08      	ldr	r2, [sp, #32]
 800c510:	0006      	movs	r6, r0
 800c512:	4694      	mov	ip, r2
 800c514:	000f      	movs	r7, r1
 800c516:	9b08      	ldr	r3, [sp, #32]
 800c518:	9316      	str	r3, [sp, #88]	@ 0x58
 800c51a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c51c:	4463      	add	r3, ip
 800c51e:	9311      	str	r3, [sp, #68]	@ 0x44
 800c520:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c522:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c524:	f7f5 ff16 	bl	8002354 <__aeabi_d2iz>
 800c528:	0005      	movs	r5, r0
 800c52a:	f7f5 ff4f 	bl	80023cc <__aeabi_i2d>
 800c52e:	0002      	movs	r2, r0
 800c530:	000b      	movs	r3, r1
 800c532:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c534:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c536:	f7f5 fb4f 	bl	8001bd8 <__aeabi_dsub>
 800c53a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c53c:	3530      	adds	r5, #48	@ 0x30
 800c53e:	1c5c      	adds	r4, r3, #1
 800c540:	701d      	strb	r5, [r3, #0]
 800c542:	0032      	movs	r2, r6
 800c544:	003b      	movs	r3, r7
 800c546:	900a      	str	r0, [sp, #40]	@ 0x28
 800c548:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c54a:	f7f3 ff85 	bl	8000458 <__aeabi_dcmplt>
 800c54e:	2800      	cmp	r0, #0
 800c550:	d16a      	bne.n	800c628 <_dtoa_r+0x6a4>
 800c552:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c554:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c556:	2000      	movs	r0, #0
 800c558:	4950      	ldr	r1, [pc, #320]	@ (800c69c <_dtoa_r+0x718>)
 800c55a:	f7f5 fb3d 	bl	8001bd8 <__aeabi_dsub>
 800c55e:	0032      	movs	r2, r6
 800c560:	003b      	movs	r3, r7
 800c562:	f7f3 ff79 	bl	8000458 <__aeabi_dcmplt>
 800c566:	2800      	cmp	r0, #0
 800c568:	d000      	beq.n	800c56c <_dtoa_r+0x5e8>
 800c56a:	e0a5      	b.n	800c6b8 <_dtoa_r+0x734>
 800c56c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c56e:	42a3      	cmp	r3, r4
 800c570:	d100      	bne.n	800c574 <_dtoa_r+0x5f0>
 800c572:	e742      	b.n	800c3fa <_dtoa_r+0x476>
 800c574:	2200      	movs	r2, #0
 800c576:	0030      	movs	r0, r6
 800c578:	0039      	movs	r1, r7
 800c57a:	4b49      	ldr	r3, [pc, #292]	@ (800c6a0 <_dtoa_r+0x71c>)
 800c57c:	f7f5 f864 	bl	8001648 <__aeabi_dmul>
 800c580:	2200      	movs	r2, #0
 800c582:	0006      	movs	r6, r0
 800c584:	000f      	movs	r7, r1
 800c586:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c58a:	4b45      	ldr	r3, [pc, #276]	@ (800c6a0 <_dtoa_r+0x71c>)
 800c58c:	f7f5 f85c 	bl	8001648 <__aeabi_dmul>
 800c590:	9416      	str	r4, [sp, #88]	@ 0x58
 800c592:	900a      	str	r0, [sp, #40]	@ 0x28
 800c594:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c596:	e7c3      	b.n	800c520 <_dtoa_r+0x59c>
 800c598:	0030      	movs	r0, r6
 800c59a:	0039      	movs	r1, r7
 800c59c:	f7f5 f854 	bl	8001648 <__aeabi_dmul>
 800c5a0:	9d08      	ldr	r5, [sp, #32]
 800c5a2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5a4:	002b      	movs	r3, r5
 800c5a6:	4694      	mov	ip, r2
 800c5a8:	9016      	str	r0, [sp, #88]	@ 0x58
 800c5aa:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c5ac:	4463      	add	r3, ip
 800c5ae:	9319      	str	r3, [sp, #100]	@ 0x64
 800c5b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5b4:	f7f5 fece 	bl	8002354 <__aeabi_d2iz>
 800c5b8:	0004      	movs	r4, r0
 800c5ba:	f7f5 ff07 	bl	80023cc <__aeabi_i2d>
 800c5be:	000b      	movs	r3, r1
 800c5c0:	0002      	movs	r2, r0
 800c5c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5c6:	f7f5 fb07 	bl	8001bd8 <__aeabi_dsub>
 800c5ca:	3430      	adds	r4, #48	@ 0x30
 800c5cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5ce:	702c      	strb	r4, [r5, #0]
 800c5d0:	3501      	adds	r5, #1
 800c5d2:	0006      	movs	r6, r0
 800c5d4:	000f      	movs	r7, r1
 800c5d6:	42ab      	cmp	r3, r5
 800c5d8:	d129      	bne.n	800c62e <_dtoa_r+0x6aa>
 800c5da:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c5dc:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800c5de:	9b08      	ldr	r3, [sp, #32]
 800c5e0:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800c5e2:	469c      	mov	ip, r3
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	4b32      	ldr	r3, [pc, #200]	@ (800c6b0 <_dtoa_r+0x72c>)
 800c5e8:	4464      	add	r4, ip
 800c5ea:	f7f4 f885 	bl	80006f8 <__aeabi_dadd>
 800c5ee:	0002      	movs	r2, r0
 800c5f0:	000b      	movs	r3, r1
 800c5f2:	0030      	movs	r0, r6
 800c5f4:	0039      	movs	r1, r7
 800c5f6:	f7f3 ff43 	bl	8000480 <__aeabi_dcmpgt>
 800c5fa:	2800      	cmp	r0, #0
 800c5fc:	d15c      	bne.n	800c6b8 <_dtoa_r+0x734>
 800c5fe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c600:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c602:	2000      	movs	r0, #0
 800c604:	492a      	ldr	r1, [pc, #168]	@ (800c6b0 <_dtoa_r+0x72c>)
 800c606:	f7f5 fae7 	bl	8001bd8 <__aeabi_dsub>
 800c60a:	0002      	movs	r2, r0
 800c60c:	000b      	movs	r3, r1
 800c60e:	0030      	movs	r0, r6
 800c610:	0039      	movs	r1, r7
 800c612:	f7f3 ff21 	bl	8000458 <__aeabi_dcmplt>
 800c616:	2800      	cmp	r0, #0
 800c618:	d100      	bne.n	800c61c <_dtoa_r+0x698>
 800c61a:	e6ee      	b.n	800c3fa <_dtoa_r+0x476>
 800c61c:	0023      	movs	r3, r4
 800c61e:	3c01      	subs	r4, #1
 800c620:	7822      	ldrb	r2, [r4, #0]
 800c622:	2a30      	cmp	r2, #48	@ 0x30
 800c624:	d0fa      	beq.n	800c61c <_dtoa_r+0x698>
 800c626:	001c      	movs	r4, r3
 800c628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	e73e      	b.n	800c4ac <_dtoa_r+0x528>
 800c62e:	2200      	movs	r2, #0
 800c630:	4b1b      	ldr	r3, [pc, #108]	@ (800c6a0 <_dtoa_r+0x71c>)
 800c632:	f7f5 f809 	bl	8001648 <__aeabi_dmul>
 800c636:	900a      	str	r0, [sp, #40]	@ 0x28
 800c638:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c63a:	e7b9      	b.n	800c5b0 <_dtoa_r+0x62c>
 800c63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d10c      	bne.n	800c65c <_dtoa_r+0x6d8>
 800c642:	9806      	ldr	r0, [sp, #24]
 800c644:	9907      	ldr	r1, [sp, #28]
 800c646:	2200      	movs	r2, #0
 800c648:	4b18      	ldr	r3, [pc, #96]	@ (800c6ac <_dtoa_r+0x728>)
 800c64a:	f7f4 fffd 	bl	8001648 <__aeabi_dmul>
 800c64e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c650:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c652:	f7f3 ff1f 	bl	8000494 <__aeabi_dcmpge>
 800c656:	2800      	cmp	r0, #0
 800c658:	d100      	bne.n	800c65c <_dtoa_r+0x6d8>
 800c65a:	e164      	b.n	800c926 <_dtoa_r+0x9a2>
 800c65c:	2600      	movs	r6, #0
 800c65e:	0037      	movs	r7, r6
 800c660:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c662:	9c08      	ldr	r4, [sp, #32]
 800c664:	43db      	mvns	r3, r3
 800c666:	930c      	str	r3, [sp, #48]	@ 0x30
 800c668:	2300      	movs	r3, #0
 800c66a:	9304      	str	r3, [sp, #16]
 800c66c:	0031      	movs	r1, r6
 800c66e:	9803      	ldr	r0, [sp, #12]
 800c670:	f000 fb0a 	bl	800cc88 <_Bfree>
 800c674:	2f00      	cmp	r7, #0
 800c676:	d0d7      	beq.n	800c628 <_dtoa_r+0x6a4>
 800c678:	9b04      	ldr	r3, [sp, #16]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d005      	beq.n	800c68a <_dtoa_r+0x706>
 800c67e:	42bb      	cmp	r3, r7
 800c680:	d003      	beq.n	800c68a <_dtoa_r+0x706>
 800c682:	0019      	movs	r1, r3
 800c684:	9803      	ldr	r0, [sp, #12]
 800c686:	f000 faff 	bl	800cc88 <_Bfree>
 800c68a:	0039      	movs	r1, r7
 800c68c:	9803      	ldr	r0, [sp, #12]
 800c68e:	f000 fafb 	bl	800cc88 <_Bfree>
 800c692:	e7c9      	b.n	800c628 <_dtoa_r+0x6a4>
 800c694:	0800e338 	.word	0x0800e338
 800c698:	0800e310 	.word	0x0800e310
 800c69c:	3ff00000 	.word	0x3ff00000
 800c6a0:	40240000 	.word	0x40240000
 800c6a4:	401c0000 	.word	0x401c0000
 800c6a8:	fcc00000 	.word	0xfcc00000
 800c6ac:	40140000 	.word	0x40140000
 800c6b0:	3fe00000 	.word	0x3fe00000
 800c6b4:	9b04      	ldr	r3, [sp, #16]
 800c6b6:	930c      	str	r3, [sp, #48]	@ 0x30
 800c6b8:	0023      	movs	r3, r4
 800c6ba:	001c      	movs	r4, r3
 800c6bc:	3b01      	subs	r3, #1
 800c6be:	781a      	ldrb	r2, [r3, #0]
 800c6c0:	2a39      	cmp	r2, #57	@ 0x39
 800c6c2:	d108      	bne.n	800c6d6 <_dtoa_r+0x752>
 800c6c4:	9a08      	ldr	r2, [sp, #32]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d1f7      	bne.n	800c6ba <_dtoa_r+0x736>
 800c6ca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c6cc:	9908      	ldr	r1, [sp, #32]
 800c6ce:	3201      	adds	r2, #1
 800c6d0:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6d2:	2230      	movs	r2, #48	@ 0x30
 800c6d4:	700a      	strb	r2, [r1, #0]
 800c6d6:	781a      	ldrb	r2, [r3, #0]
 800c6d8:	3201      	adds	r2, #1
 800c6da:	701a      	strb	r2, [r3, #0]
 800c6dc:	e7a4      	b.n	800c628 <_dtoa_r+0x6a4>
 800c6de:	2200      	movs	r2, #0
 800c6e0:	4bc6      	ldr	r3, [pc, #792]	@ (800c9fc <_dtoa_r+0xa78>)
 800c6e2:	f7f4 ffb1 	bl	8001648 <__aeabi_dmul>
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	0006      	movs	r6, r0
 800c6ec:	000f      	movs	r7, r1
 800c6ee:	f7f3 fead 	bl	800044c <__aeabi_dcmpeq>
 800c6f2:	2800      	cmp	r0, #0
 800c6f4:	d100      	bne.n	800c6f8 <_dtoa_r+0x774>
 800c6f6:	e6a1      	b.n	800c43c <_dtoa_r+0x4b8>
 800c6f8:	e6d8      	b.n	800c4ac <_dtoa_r+0x528>
 800c6fa:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c6fc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c6fe:	9c06      	ldr	r4, [sp, #24]
 800c700:	2f00      	cmp	r7, #0
 800c702:	d014      	beq.n	800c72e <_dtoa_r+0x7aa>
 800c704:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c706:	2a01      	cmp	r2, #1
 800c708:	dd00      	ble.n	800c70c <_dtoa_r+0x788>
 800c70a:	e0c8      	b.n	800c89e <_dtoa_r+0x91a>
 800c70c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c70e:	2a00      	cmp	r2, #0
 800c710:	d100      	bne.n	800c714 <_dtoa_r+0x790>
 800c712:	e0be      	b.n	800c892 <_dtoa_r+0x90e>
 800c714:	4aba      	ldr	r2, [pc, #744]	@ (800ca00 <_dtoa_r+0xa7c>)
 800c716:	189b      	adds	r3, r3, r2
 800c718:	9a06      	ldr	r2, [sp, #24]
 800c71a:	2101      	movs	r1, #1
 800c71c:	18d2      	adds	r2, r2, r3
 800c71e:	9206      	str	r2, [sp, #24]
 800c720:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c722:	9803      	ldr	r0, [sp, #12]
 800c724:	18d3      	adds	r3, r2, r3
 800c726:	930d      	str	r3, [sp, #52]	@ 0x34
 800c728:	f000 fb66 	bl	800cdf8 <__i2b>
 800c72c:	0007      	movs	r7, r0
 800c72e:	2c00      	cmp	r4, #0
 800c730:	d00e      	beq.n	800c750 <_dtoa_r+0x7cc>
 800c732:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c734:	2b00      	cmp	r3, #0
 800c736:	dd0b      	ble.n	800c750 <_dtoa_r+0x7cc>
 800c738:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c73a:	0023      	movs	r3, r4
 800c73c:	4294      	cmp	r4, r2
 800c73e:	dd00      	ble.n	800c742 <_dtoa_r+0x7be>
 800c740:	0013      	movs	r3, r2
 800c742:	9a06      	ldr	r2, [sp, #24]
 800c744:	1ae4      	subs	r4, r4, r3
 800c746:	1ad2      	subs	r2, r2, r3
 800c748:	9206      	str	r2, [sp, #24]
 800c74a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c74c:	1ad3      	subs	r3, r2, r3
 800c74e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c752:	2b00      	cmp	r3, #0
 800c754:	d01f      	beq.n	800c796 <_dtoa_r+0x812>
 800c756:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d100      	bne.n	800c75e <_dtoa_r+0x7da>
 800c75c:	e0b5      	b.n	800c8ca <_dtoa_r+0x946>
 800c75e:	2d00      	cmp	r5, #0
 800c760:	d010      	beq.n	800c784 <_dtoa_r+0x800>
 800c762:	0039      	movs	r1, r7
 800c764:	002a      	movs	r2, r5
 800c766:	9803      	ldr	r0, [sp, #12]
 800c768:	f000 fc10 	bl	800cf8c <__pow5mult>
 800c76c:	9a05      	ldr	r2, [sp, #20]
 800c76e:	0001      	movs	r1, r0
 800c770:	0007      	movs	r7, r0
 800c772:	9803      	ldr	r0, [sp, #12]
 800c774:	f000 fb58 	bl	800ce28 <__multiply>
 800c778:	0006      	movs	r6, r0
 800c77a:	9905      	ldr	r1, [sp, #20]
 800c77c:	9803      	ldr	r0, [sp, #12]
 800c77e:	f000 fa83 	bl	800cc88 <_Bfree>
 800c782:	9605      	str	r6, [sp, #20]
 800c784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c786:	1b5a      	subs	r2, r3, r5
 800c788:	42ab      	cmp	r3, r5
 800c78a:	d004      	beq.n	800c796 <_dtoa_r+0x812>
 800c78c:	9905      	ldr	r1, [sp, #20]
 800c78e:	9803      	ldr	r0, [sp, #12]
 800c790:	f000 fbfc 	bl	800cf8c <__pow5mult>
 800c794:	9005      	str	r0, [sp, #20]
 800c796:	2101      	movs	r1, #1
 800c798:	9803      	ldr	r0, [sp, #12]
 800c79a:	f000 fb2d 	bl	800cdf8 <__i2b>
 800c79e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7a0:	0006      	movs	r6, r0
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d100      	bne.n	800c7a8 <_dtoa_r+0x824>
 800c7a6:	e1bc      	b.n	800cb22 <_dtoa_r+0xb9e>
 800c7a8:	001a      	movs	r2, r3
 800c7aa:	0001      	movs	r1, r0
 800c7ac:	9803      	ldr	r0, [sp, #12]
 800c7ae:	f000 fbed 	bl	800cf8c <__pow5mult>
 800c7b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c7b4:	0006      	movs	r6, r0
 800c7b6:	2500      	movs	r5, #0
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	dc16      	bgt.n	800c7ea <_dtoa_r+0x866>
 800c7bc:	2500      	movs	r5, #0
 800c7be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7c0:	42ab      	cmp	r3, r5
 800c7c2:	d10e      	bne.n	800c7e2 <_dtoa_r+0x85e>
 800c7c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7c6:	031b      	lsls	r3, r3, #12
 800c7c8:	42ab      	cmp	r3, r5
 800c7ca:	d10a      	bne.n	800c7e2 <_dtoa_r+0x85e>
 800c7cc:	4b8d      	ldr	r3, [pc, #564]	@ (800ca04 <_dtoa_r+0xa80>)
 800c7ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c7d0:	4213      	tst	r3, r2
 800c7d2:	d006      	beq.n	800c7e2 <_dtoa_r+0x85e>
 800c7d4:	9b06      	ldr	r3, [sp, #24]
 800c7d6:	3501      	adds	r5, #1
 800c7d8:	3301      	adds	r3, #1
 800c7da:	9306      	str	r3, [sp, #24]
 800c7dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7de:	3301      	adds	r3, #1
 800c7e0:	930d      	str	r3, [sp, #52]	@ 0x34
 800c7e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7e4:	2001      	movs	r0, #1
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d008      	beq.n	800c7fc <_dtoa_r+0x878>
 800c7ea:	6933      	ldr	r3, [r6, #16]
 800c7ec:	3303      	adds	r3, #3
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	18f3      	adds	r3, r6, r3
 800c7f2:	6858      	ldr	r0, [r3, #4]
 800c7f4:	f000 fab0 	bl	800cd58 <__hi0bits>
 800c7f8:	2320      	movs	r3, #32
 800c7fa:	1a18      	subs	r0, r3, r0
 800c7fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7fe:	1818      	adds	r0, r3, r0
 800c800:	0002      	movs	r2, r0
 800c802:	231f      	movs	r3, #31
 800c804:	401a      	ands	r2, r3
 800c806:	4218      	tst	r0, r3
 800c808:	d065      	beq.n	800c8d6 <_dtoa_r+0x952>
 800c80a:	3301      	adds	r3, #1
 800c80c:	1a9b      	subs	r3, r3, r2
 800c80e:	2b04      	cmp	r3, #4
 800c810:	dd5d      	ble.n	800c8ce <_dtoa_r+0x94a>
 800c812:	231c      	movs	r3, #28
 800c814:	1a9b      	subs	r3, r3, r2
 800c816:	9a06      	ldr	r2, [sp, #24]
 800c818:	18e4      	adds	r4, r4, r3
 800c81a:	18d2      	adds	r2, r2, r3
 800c81c:	9206      	str	r2, [sp, #24]
 800c81e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c820:	18d3      	adds	r3, r2, r3
 800c822:	930d      	str	r3, [sp, #52]	@ 0x34
 800c824:	9b06      	ldr	r3, [sp, #24]
 800c826:	2b00      	cmp	r3, #0
 800c828:	dd05      	ble.n	800c836 <_dtoa_r+0x8b2>
 800c82a:	001a      	movs	r2, r3
 800c82c:	9905      	ldr	r1, [sp, #20]
 800c82e:	9803      	ldr	r0, [sp, #12]
 800c830:	f000 fc08 	bl	800d044 <__lshift>
 800c834:	9005      	str	r0, [sp, #20]
 800c836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c838:	2b00      	cmp	r3, #0
 800c83a:	dd05      	ble.n	800c848 <_dtoa_r+0x8c4>
 800c83c:	0031      	movs	r1, r6
 800c83e:	001a      	movs	r2, r3
 800c840:	9803      	ldr	r0, [sp, #12]
 800c842:	f000 fbff 	bl	800d044 <__lshift>
 800c846:	0006      	movs	r6, r0
 800c848:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d045      	beq.n	800c8da <_dtoa_r+0x956>
 800c84e:	0031      	movs	r1, r6
 800c850:	9805      	ldr	r0, [sp, #20]
 800c852:	f000 fc63 	bl	800d11c <__mcmp>
 800c856:	2800      	cmp	r0, #0
 800c858:	da3f      	bge.n	800c8da <_dtoa_r+0x956>
 800c85a:	9b04      	ldr	r3, [sp, #16]
 800c85c:	220a      	movs	r2, #10
 800c85e:	3b01      	subs	r3, #1
 800c860:	930c      	str	r3, [sp, #48]	@ 0x30
 800c862:	9905      	ldr	r1, [sp, #20]
 800c864:	2300      	movs	r3, #0
 800c866:	9803      	ldr	r0, [sp, #12]
 800c868:	f000 fa32 	bl	800ccd0 <__multadd>
 800c86c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c86e:	9005      	str	r0, [sp, #20]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d100      	bne.n	800c876 <_dtoa_r+0x8f2>
 800c874:	e15c      	b.n	800cb30 <_dtoa_r+0xbac>
 800c876:	2300      	movs	r3, #0
 800c878:	0039      	movs	r1, r7
 800c87a:	220a      	movs	r2, #10
 800c87c:	9803      	ldr	r0, [sp, #12]
 800c87e:	f000 fa27 	bl	800ccd0 <__multadd>
 800c882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c884:	0007      	movs	r7, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	dc55      	bgt.n	800c936 <_dtoa_r+0x9b2>
 800c88a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c88c:	2b02      	cmp	r3, #2
 800c88e:	dc2d      	bgt.n	800c8ec <_dtoa_r+0x968>
 800c890:	e051      	b.n	800c936 <_dtoa_r+0x9b2>
 800c892:	2336      	movs	r3, #54	@ 0x36
 800c894:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c896:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c898:	9c06      	ldr	r4, [sp, #24]
 800c89a:	1a9b      	subs	r3, r3, r2
 800c89c:	e73c      	b.n	800c718 <_dtoa_r+0x794>
 800c89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a0:	1e5d      	subs	r5, r3, #1
 800c8a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8a4:	42ab      	cmp	r3, r5
 800c8a6:	db08      	blt.n	800c8ba <_dtoa_r+0x936>
 800c8a8:	1b5d      	subs	r5, r3, r5
 800c8aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8ac:	9c06      	ldr	r4, [sp, #24]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	db00      	blt.n	800c8b4 <_dtoa_r+0x930>
 800c8b2:	e731      	b.n	800c718 <_dtoa_r+0x794>
 800c8b4:	1ae4      	subs	r4, r4, r3
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	e72e      	b.n	800c718 <_dtoa_r+0x794>
 800c8ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8bc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c8be:	1aeb      	subs	r3, r5, r3
 800c8c0:	18d3      	adds	r3, r2, r3
 800c8c2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c8c4:	9314      	str	r3, [sp, #80]	@ 0x50
 800c8c6:	2500      	movs	r5, #0
 800c8c8:	e7ef      	b.n	800c8aa <_dtoa_r+0x926>
 800c8ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8cc:	e75e      	b.n	800c78c <_dtoa_r+0x808>
 800c8ce:	2b04      	cmp	r3, #4
 800c8d0:	d0a8      	beq.n	800c824 <_dtoa_r+0x8a0>
 800c8d2:	331c      	adds	r3, #28
 800c8d4:	e79f      	b.n	800c816 <_dtoa_r+0x892>
 800c8d6:	0013      	movs	r3, r2
 800c8d8:	e7fb      	b.n	800c8d2 <_dtoa_r+0x94e>
 800c8da:	9b04      	ldr	r3, [sp, #16]
 800c8dc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c8de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8e0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	dc23      	bgt.n	800c92e <_dtoa_r+0x9aa>
 800c8e6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c8e8:	2b02      	cmp	r3, #2
 800c8ea:	dd20      	ble.n	800c92e <_dtoa_r+0x9aa>
 800c8ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d000      	beq.n	800c8f4 <_dtoa_r+0x970>
 800c8f2:	e6b5      	b.n	800c660 <_dtoa_r+0x6dc>
 800c8f4:	0031      	movs	r1, r6
 800c8f6:	2205      	movs	r2, #5
 800c8f8:	9803      	ldr	r0, [sp, #12]
 800c8fa:	f000 f9e9 	bl	800ccd0 <__multadd>
 800c8fe:	0006      	movs	r6, r0
 800c900:	0001      	movs	r1, r0
 800c902:	9805      	ldr	r0, [sp, #20]
 800c904:	f000 fc0a 	bl	800d11c <__mcmp>
 800c908:	2800      	cmp	r0, #0
 800c90a:	dc00      	bgt.n	800c90e <_dtoa_r+0x98a>
 800c90c:	e6a8      	b.n	800c660 <_dtoa_r+0x6dc>
 800c90e:	9b08      	ldr	r3, [sp, #32]
 800c910:	9a08      	ldr	r2, [sp, #32]
 800c912:	1c5c      	adds	r4, r3, #1
 800c914:	2331      	movs	r3, #49	@ 0x31
 800c916:	7013      	strb	r3, [r2, #0]
 800c918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c91a:	3301      	adds	r3, #1
 800c91c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c91e:	e6a3      	b.n	800c668 <_dtoa_r+0x6e4>
 800c920:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c922:	0037      	movs	r7, r6
 800c924:	e7f3      	b.n	800c90e <_dtoa_r+0x98a>
 800c926:	9b04      	ldr	r3, [sp, #16]
 800c928:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c92a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c92c:	e7f9      	b.n	800c922 <_dtoa_r+0x99e>
 800c92e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c930:	2b00      	cmp	r3, #0
 800c932:	d100      	bne.n	800c936 <_dtoa_r+0x9b2>
 800c934:	e100      	b.n	800cb38 <_dtoa_r+0xbb4>
 800c936:	2c00      	cmp	r4, #0
 800c938:	dd05      	ble.n	800c946 <_dtoa_r+0x9c2>
 800c93a:	0039      	movs	r1, r7
 800c93c:	0022      	movs	r2, r4
 800c93e:	9803      	ldr	r0, [sp, #12]
 800c940:	f000 fb80 	bl	800d044 <__lshift>
 800c944:	0007      	movs	r7, r0
 800c946:	0038      	movs	r0, r7
 800c948:	2d00      	cmp	r5, #0
 800c94a:	d018      	beq.n	800c97e <_dtoa_r+0x9fa>
 800c94c:	6879      	ldr	r1, [r7, #4]
 800c94e:	9803      	ldr	r0, [sp, #12]
 800c950:	f000 f956 	bl	800cc00 <_Balloc>
 800c954:	1e04      	subs	r4, r0, #0
 800c956:	d105      	bne.n	800c964 <_dtoa_r+0x9e0>
 800c958:	0022      	movs	r2, r4
 800c95a:	4b2b      	ldr	r3, [pc, #172]	@ (800ca08 <_dtoa_r+0xa84>)
 800c95c:	482b      	ldr	r0, [pc, #172]	@ (800ca0c <_dtoa_r+0xa88>)
 800c95e:	492c      	ldr	r1, [pc, #176]	@ (800ca10 <_dtoa_r+0xa8c>)
 800c960:	f7ff fb25 	bl	800bfae <_dtoa_r+0x2a>
 800c964:	0039      	movs	r1, r7
 800c966:	693a      	ldr	r2, [r7, #16]
 800c968:	310c      	adds	r1, #12
 800c96a:	3202      	adds	r2, #2
 800c96c:	0092      	lsls	r2, r2, #2
 800c96e:	300c      	adds	r0, #12
 800c970:	f000 ff80 	bl	800d874 <memcpy>
 800c974:	2201      	movs	r2, #1
 800c976:	0021      	movs	r1, r4
 800c978:	9803      	ldr	r0, [sp, #12]
 800c97a:	f000 fb63 	bl	800d044 <__lshift>
 800c97e:	9b08      	ldr	r3, [sp, #32]
 800c980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c982:	9306      	str	r3, [sp, #24]
 800c984:	3b01      	subs	r3, #1
 800c986:	189b      	adds	r3, r3, r2
 800c988:	2201      	movs	r2, #1
 800c98a:	9704      	str	r7, [sp, #16]
 800c98c:	0007      	movs	r7, r0
 800c98e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c990:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c992:	4013      	ands	r3, r2
 800c994:	930e      	str	r3, [sp, #56]	@ 0x38
 800c996:	0031      	movs	r1, r6
 800c998:	9805      	ldr	r0, [sp, #20]
 800c99a:	f7ff fa65 	bl	800be68 <quorem>
 800c99e:	9904      	ldr	r1, [sp, #16]
 800c9a0:	0005      	movs	r5, r0
 800c9a2:	900a      	str	r0, [sp, #40]	@ 0x28
 800c9a4:	9805      	ldr	r0, [sp, #20]
 800c9a6:	f000 fbb9 	bl	800d11c <__mcmp>
 800c9aa:	003a      	movs	r2, r7
 800c9ac:	900d      	str	r0, [sp, #52]	@ 0x34
 800c9ae:	0031      	movs	r1, r6
 800c9b0:	9803      	ldr	r0, [sp, #12]
 800c9b2:	f000 fbcf 	bl	800d154 <__mdiff>
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	68c3      	ldr	r3, [r0, #12]
 800c9ba:	0004      	movs	r4, r0
 800c9bc:	3530      	adds	r5, #48	@ 0x30
 800c9be:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d104      	bne.n	800c9ce <_dtoa_r+0xa4a>
 800c9c4:	0001      	movs	r1, r0
 800c9c6:	9805      	ldr	r0, [sp, #20]
 800c9c8:	f000 fba8 	bl	800d11c <__mcmp>
 800c9cc:	9009      	str	r0, [sp, #36]	@ 0x24
 800c9ce:	0021      	movs	r1, r4
 800c9d0:	9803      	ldr	r0, [sp, #12]
 800c9d2:	f000 f959 	bl	800cc88 <_Bfree>
 800c9d6:	9b06      	ldr	r3, [sp, #24]
 800c9d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9da:	1c5c      	adds	r4, r3, #1
 800c9dc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	d116      	bne.n	800ca14 <_dtoa_r+0xa90>
 800c9e6:	2d39      	cmp	r5, #57	@ 0x39
 800c9e8:	d02f      	beq.n	800ca4a <_dtoa_r+0xac6>
 800c9ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	dd01      	ble.n	800c9f4 <_dtoa_r+0xa70>
 800c9f0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c9f2:	3531      	adds	r5, #49	@ 0x31
 800c9f4:	9b06      	ldr	r3, [sp, #24]
 800c9f6:	701d      	strb	r5, [r3, #0]
 800c9f8:	e638      	b.n	800c66c <_dtoa_r+0x6e8>
 800c9fa:	46c0      	nop			@ (mov r8, r8)
 800c9fc:	40240000 	.word	0x40240000
 800ca00:	00000433 	.word	0x00000433
 800ca04:	7ff00000 	.word	0x7ff00000
 800ca08:	0800e294 	.word	0x0800e294
 800ca0c:	0800e23c 	.word	0x0800e23c
 800ca10:	000002ef 	.word	0x000002ef
 800ca14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	db04      	blt.n	800ca24 <_dtoa_r+0xaa0>
 800ca1a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca20:	4313      	orrs	r3, r2
 800ca22:	d11e      	bne.n	800ca62 <_dtoa_r+0xade>
 800ca24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	dde4      	ble.n	800c9f4 <_dtoa_r+0xa70>
 800ca2a:	9905      	ldr	r1, [sp, #20]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	9803      	ldr	r0, [sp, #12]
 800ca30:	f000 fb08 	bl	800d044 <__lshift>
 800ca34:	0031      	movs	r1, r6
 800ca36:	9005      	str	r0, [sp, #20]
 800ca38:	f000 fb70 	bl	800d11c <__mcmp>
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	dc02      	bgt.n	800ca46 <_dtoa_r+0xac2>
 800ca40:	d1d8      	bne.n	800c9f4 <_dtoa_r+0xa70>
 800ca42:	07eb      	lsls	r3, r5, #31
 800ca44:	d5d6      	bpl.n	800c9f4 <_dtoa_r+0xa70>
 800ca46:	2d39      	cmp	r5, #57	@ 0x39
 800ca48:	d1d2      	bne.n	800c9f0 <_dtoa_r+0xa6c>
 800ca4a:	2339      	movs	r3, #57	@ 0x39
 800ca4c:	9a06      	ldr	r2, [sp, #24]
 800ca4e:	7013      	strb	r3, [r2, #0]
 800ca50:	0023      	movs	r3, r4
 800ca52:	001c      	movs	r4, r3
 800ca54:	3b01      	subs	r3, #1
 800ca56:	781a      	ldrb	r2, [r3, #0]
 800ca58:	2a39      	cmp	r2, #57	@ 0x39
 800ca5a:	d04f      	beq.n	800cafc <_dtoa_r+0xb78>
 800ca5c:	3201      	adds	r2, #1
 800ca5e:	701a      	strb	r2, [r3, #0]
 800ca60:	e604      	b.n	800c66c <_dtoa_r+0x6e8>
 800ca62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	dd03      	ble.n	800ca70 <_dtoa_r+0xaec>
 800ca68:	2d39      	cmp	r5, #57	@ 0x39
 800ca6a:	d0ee      	beq.n	800ca4a <_dtoa_r+0xac6>
 800ca6c:	3501      	adds	r5, #1
 800ca6e:	e7c1      	b.n	800c9f4 <_dtoa_r+0xa70>
 800ca70:	9b06      	ldr	r3, [sp, #24]
 800ca72:	9a06      	ldr	r2, [sp, #24]
 800ca74:	701d      	strb	r5, [r3, #0]
 800ca76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d02a      	beq.n	800cad2 <_dtoa_r+0xb4e>
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	220a      	movs	r2, #10
 800ca80:	9905      	ldr	r1, [sp, #20]
 800ca82:	9803      	ldr	r0, [sp, #12]
 800ca84:	f000 f924 	bl	800ccd0 <__multadd>
 800ca88:	9b04      	ldr	r3, [sp, #16]
 800ca8a:	9005      	str	r0, [sp, #20]
 800ca8c:	42bb      	cmp	r3, r7
 800ca8e:	d109      	bne.n	800caa4 <_dtoa_r+0xb20>
 800ca90:	2300      	movs	r3, #0
 800ca92:	220a      	movs	r2, #10
 800ca94:	9904      	ldr	r1, [sp, #16]
 800ca96:	9803      	ldr	r0, [sp, #12]
 800ca98:	f000 f91a 	bl	800ccd0 <__multadd>
 800ca9c:	9004      	str	r0, [sp, #16]
 800ca9e:	0007      	movs	r7, r0
 800caa0:	9406      	str	r4, [sp, #24]
 800caa2:	e778      	b.n	800c996 <_dtoa_r+0xa12>
 800caa4:	9904      	ldr	r1, [sp, #16]
 800caa6:	2300      	movs	r3, #0
 800caa8:	220a      	movs	r2, #10
 800caaa:	9803      	ldr	r0, [sp, #12]
 800caac:	f000 f910 	bl	800ccd0 <__multadd>
 800cab0:	2300      	movs	r3, #0
 800cab2:	9004      	str	r0, [sp, #16]
 800cab4:	220a      	movs	r2, #10
 800cab6:	0039      	movs	r1, r7
 800cab8:	9803      	ldr	r0, [sp, #12]
 800caba:	f000 f909 	bl	800ccd0 <__multadd>
 800cabe:	e7ee      	b.n	800ca9e <_dtoa_r+0xb1a>
 800cac0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cac2:	2401      	movs	r4, #1
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	dd00      	ble.n	800caca <_dtoa_r+0xb46>
 800cac8:	001c      	movs	r4, r3
 800caca:	9b08      	ldr	r3, [sp, #32]
 800cacc:	191c      	adds	r4, r3, r4
 800cace:	2300      	movs	r3, #0
 800cad0:	9304      	str	r3, [sp, #16]
 800cad2:	9905      	ldr	r1, [sp, #20]
 800cad4:	2201      	movs	r2, #1
 800cad6:	9803      	ldr	r0, [sp, #12]
 800cad8:	f000 fab4 	bl	800d044 <__lshift>
 800cadc:	0031      	movs	r1, r6
 800cade:	9005      	str	r0, [sp, #20]
 800cae0:	f000 fb1c 	bl	800d11c <__mcmp>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	dcb3      	bgt.n	800ca50 <_dtoa_r+0xacc>
 800cae8:	d101      	bne.n	800caee <_dtoa_r+0xb6a>
 800caea:	07ed      	lsls	r5, r5, #31
 800caec:	d4b0      	bmi.n	800ca50 <_dtoa_r+0xacc>
 800caee:	0023      	movs	r3, r4
 800caf0:	001c      	movs	r4, r3
 800caf2:	3b01      	subs	r3, #1
 800caf4:	781a      	ldrb	r2, [r3, #0]
 800caf6:	2a30      	cmp	r2, #48	@ 0x30
 800caf8:	d0fa      	beq.n	800caf0 <_dtoa_r+0xb6c>
 800cafa:	e5b7      	b.n	800c66c <_dtoa_r+0x6e8>
 800cafc:	9a08      	ldr	r2, [sp, #32]
 800cafe:	429a      	cmp	r2, r3
 800cb00:	d1a7      	bne.n	800ca52 <_dtoa_r+0xace>
 800cb02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb04:	3301      	adds	r3, #1
 800cb06:	930c      	str	r3, [sp, #48]	@ 0x30
 800cb08:	2331      	movs	r3, #49	@ 0x31
 800cb0a:	7013      	strb	r3, [r2, #0]
 800cb0c:	e5ae      	b.n	800c66c <_dtoa_r+0x6e8>
 800cb0e:	4b15      	ldr	r3, [pc, #84]	@ (800cb64 <_dtoa_r+0xbe0>)
 800cb10:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800cb12:	9308      	str	r3, [sp, #32]
 800cb14:	4b14      	ldr	r3, [pc, #80]	@ (800cb68 <_dtoa_r+0xbe4>)
 800cb16:	2a00      	cmp	r2, #0
 800cb18:	d001      	beq.n	800cb1e <_dtoa_r+0xb9a>
 800cb1a:	f7ff fa7b 	bl	800c014 <_dtoa_r+0x90>
 800cb1e:	f7ff fa7b 	bl	800c018 <_dtoa_r+0x94>
 800cb22:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	dc00      	bgt.n	800cb2a <_dtoa_r+0xba6>
 800cb28:	e648      	b.n	800c7bc <_dtoa_r+0x838>
 800cb2a:	2001      	movs	r0, #1
 800cb2c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800cb2e:	e665      	b.n	800c7fc <_dtoa_r+0x878>
 800cb30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	dc00      	bgt.n	800cb38 <_dtoa_r+0xbb4>
 800cb36:	e6d6      	b.n	800c8e6 <_dtoa_r+0x962>
 800cb38:	2400      	movs	r4, #0
 800cb3a:	0031      	movs	r1, r6
 800cb3c:	9805      	ldr	r0, [sp, #20]
 800cb3e:	f7ff f993 	bl	800be68 <quorem>
 800cb42:	9b08      	ldr	r3, [sp, #32]
 800cb44:	3030      	adds	r0, #48	@ 0x30
 800cb46:	5518      	strb	r0, [r3, r4]
 800cb48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb4a:	3401      	adds	r4, #1
 800cb4c:	0005      	movs	r5, r0
 800cb4e:	429c      	cmp	r4, r3
 800cb50:	dab6      	bge.n	800cac0 <_dtoa_r+0xb3c>
 800cb52:	2300      	movs	r3, #0
 800cb54:	220a      	movs	r2, #10
 800cb56:	9905      	ldr	r1, [sp, #20]
 800cb58:	9803      	ldr	r0, [sp, #12]
 800cb5a:	f000 f8b9 	bl	800ccd0 <__multadd>
 800cb5e:	9005      	str	r0, [sp, #20]
 800cb60:	e7eb      	b.n	800cb3a <_dtoa_r+0xbb6>
 800cb62:	46c0      	nop			@ (mov r8, r8)
 800cb64:	0800e218 	.word	0x0800e218
 800cb68:	0800e220 	.word	0x0800e220

0800cb6c <_free_r>:
 800cb6c:	b570      	push	{r4, r5, r6, lr}
 800cb6e:	0005      	movs	r5, r0
 800cb70:	1e0c      	subs	r4, r1, #0
 800cb72:	d010      	beq.n	800cb96 <_free_r+0x2a>
 800cb74:	3c04      	subs	r4, #4
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	da00      	bge.n	800cb7e <_free_r+0x12>
 800cb7c:	18e4      	adds	r4, r4, r3
 800cb7e:	0028      	movs	r0, r5
 800cb80:	f7fe fb3c 	bl	800b1fc <__malloc_lock>
 800cb84:	4a1d      	ldr	r2, [pc, #116]	@ (800cbfc <_free_r+0x90>)
 800cb86:	6813      	ldr	r3, [r2, #0]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d105      	bne.n	800cb98 <_free_r+0x2c>
 800cb8c:	6063      	str	r3, [r4, #4]
 800cb8e:	6014      	str	r4, [r2, #0]
 800cb90:	0028      	movs	r0, r5
 800cb92:	f7fe fb3b 	bl	800b20c <__malloc_unlock>
 800cb96:	bd70      	pop	{r4, r5, r6, pc}
 800cb98:	42a3      	cmp	r3, r4
 800cb9a:	d908      	bls.n	800cbae <_free_r+0x42>
 800cb9c:	6820      	ldr	r0, [r4, #0]
 800cb9e:	1821      	adds	r1, r4, r0
 800cba0:	428b      	cmp	r3, r1
 800cba2:	d1f3      	bne.n	800cb8c <_free_r+0x20>
 800cba4:	6819      	ldr	r1, [r3, #0]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	1809      	adds	r1, r1, r0
 800cbaa:	6021      	str	r1, [r4, #0]
 800cbac:	e7ee      	b.n	800cb8c <_free_r+0x20>
 800cbae:	001a      	movs	r2, r3
 800cbb0:	685b      	ldr	r3, [r3, #4]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d001      	beq.n	800cbba <_free_r+0x4e>
 800cbb6:	42a3      	cmp	r3, r4
 800cbb8:	d9f9      	bls.n	800cbae <_free_r+0x42>
 800cbba:	6811      	ldr	r1, [r2, #0]
 800cbbc:	1850      	adds	r0, r2, r1
 800cbbe:	42a0      	cmp	r0, r4
 800cbc0:	d10b      	bne.n	800cbda <_free_r+0x6e>
 800cbc2:	6820      	ldr	r0, [r4, #0]
 800cbc4:	1809      	adds	r1, r1, r0
 800cbc6:	1850      	adds	r0, r2, r1
 800cbc8:	6011      	str	r1, [r2, #0]
 800cbca:	4283      	cmp	r3, r0
 800cbcc:	d1e0      	bne.n	800cb90 <_free_r+0x24>
 800cbce:	6818      	ldr	r0, [r3, #0]
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	1841      	adds	r1, r0, r1
 800cbd4:	6011      	str	r1, [r2, #0]
 800cbd6:	6053      	str	r3, [r2, #4]
 800cbd8:	e7da      	b.n	800cb90 <_free_r+0x24>
 800cbda:	42a0      	cmp	r0, r4
 800cbdc:	d902      	bls.n	800cbe4 <_free_r+0x78>
 800cbde:	230c      	movs	r3, #12
 800cbe0:	602b      	str	r3, [r5, #0]
 800cbe2:	e7d5      	b.n	800cb90 <_free_r+0x24>
 800cbe4:	6820      	ldr	r0, [r4, #0]
 800cbe6:	1821      	adds	r1, r4, r0
 800cbe8:	428b      	cmp	r3, r1
 800cbea:	d103      	bne.n	800cbf4 <_free_r+0x88>
 800cbec:	6819      	ldr	r1, [r3, #0]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	1809      	adds	r1, r1, r0
 800cbf2:	6021      	str	r1, [r4, #0]
 800cbf4:	6063      	str	r3, [r4, #4]
 800cbf6:	6054      	str	r4, [r2, #4]
 800cbf8:	e7ca      	b.n	800cb90 <_free_r+0x24>
 800cbfa:	46c0      	nop			@ (mov r8, r8)
 800cbfc:	2000044c 	.word	0x2000044c

0800cc00 <_Balloc>:
 800cc00:	b570      	push	{r4, r5, r6, lr}
 800cc02:	69c5      	ldr	r5, [r0, #28]
 800cc04:	0006      	movs	r6, r0
 800cc06:	000c      	movs	r4, r1
 800cc08:	2d00      	cmp	r5, #0
 800cc0a:	d10e      	bne.n	800cc2a <_Balloc+0x2a>
 800cc0c:	2010      	movs	r0, #16
 800cc0e:	f7fe fa49 	bl	800b0a4 <malloc>
 800cc12:	1e02      	subs	r2, r0, #0
 800cc14:	61f0      	str	r0, [r6, #28]
 800cc16:	d104      	bne.n	800cc22 <_Balloc+0x22>
 800cc18:	216b      	movs	r1, #107	@ 0x6b
 800cc1a:	4b19      	ldr	r3, [pc, #100]	@ (800cc80 <_Balloc+0x80>)
 800cc1c:	4819      	ldr	r0, [pc, #100]	@ (800cc84 <_Balloc+0x84>)
 800cc1e:	f000 fe33 	bl	800d888 <__assert_func>
 800cc22:	6045      	str	r5, [r0, #4]
 800cc24:	6085      	str	r5, [r0, #8]
 800cc26:	6005      	str	r5, [r0, #0]
 800cc28:	60c5      	str	r5, [r0, #12]
 800cc2a:	69f5      	ldr	r5, [r6, #28]
 800cc2c:	68eb      	ldr	r3, [r5, #12]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d013      	beq.n	800cc5a <_Balloc+0x5a>
 800cc32:	69f3      	ldr	r3, [r6, #28]
 800cc34:	00a2      	lsls	r2, r4, #2
 800cc36:	68db      	ldr	r3, [r3, #12]
 800cc38:	189b      	adds	r3, r3, r2
 800cc3a:	6818      	ldr	r0, [r3, #0]
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	d118      	bne.n	800cc72 <_Balloc+0x72>
 800cc40:	2101      	movs	r1, #1
 800cc42:	000d      	movs	r5, r1
 800cc44:	40a5      	lsls	r5, r4
 800cc46:	1d6a      	adds	r2, r5, #5
 800cc48:	0030      	movs	r0, r6
 800cc4a:	0092      	lsls	r2, r2, #2
 800cc4c:	f000 fe3a 	bl	800d8c4 <_calloc_r>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	d00c      	beq.n	800cc6e <_Balloc+0x6e>
 800cc54:	6044      	str	r4, [r0, #4]
 800cc56:	6085      	str	r5, [r0, #8]
 800cc58:	e00d      	b.n	800cc76 <_Balloc+0x76>
 800cc5a:	2221      	movs	r2, #33	@ 0x21
 800cc5c:	2104      	movs	r1, #4
 800cc5e:	0030      	movs	r0, r6
 800cc60:	f000 fe30 	bl	800d8c4 <_calloc_r>
 800cc64:	69f3      	ldr	r3, [r6, #28]
 800cc66:	60e8      	str	r0, [r5, #12]
 800cc68:	68db      	ldr	r3, [r3, #12]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1e1      	bne.n	800cc32 <_Balloc+0x32>
 800cc6e:	2000      	movs	r0, #0
 800cc70:	bd70      	pop	{r4, r5, r6, pc}
 800cc72:	6802      	ldr	r2, [r0, #0]
 800cc74:	601a      	str	r2, [r3, #0]
 800cc76:	2300      	movs	r3, #0
 800cc78:	6103      	str	r3, [r0, #16]
 800cc7a:	60c3      	str	r3, [r0, #12]
 800cc7c:	e7f8      	b.n	800cc70 <_Balloc+0x70>
 800cc7e:	46c0      	nop			@ (mov r8, r8)
 800cc80:	0800e225 	.word	0x0800e225
 800cc84:	0800e2a5 	.word	0x0800e2a5

0800cc88 <_Bfree>:
 800cc88:	b570      	push	{r4, r5, r6, lr}
 800cc8a:	69c6      	ldr	r6, [r0, #28]
 800cc8c:	0005      	movs	r5, r0
 800cc8e:	000c      	movs	r4, r1
 800cc90:	2e00      	cmp	r6, #0
 800cc92:	d10e      	bne.n	800ccb2 <_Bfree+0x2a>
 800cc94:	2010      	movs	r0, #16
 800cc96:	f7fe fa05 	bl	800b0a4 <malloc>
 800cc9a:	1e02      	subs	r2, r0, #0
 800cc9c:	61e8      	str	r0, [r5, #28]
 800cc9e:	d104      	bne.n	800ccaa <_Bfree+0x22>
 800cca0:	218f      	movs	r1, #143	@ 0x8f
 800cca2:	4b09      	ldr	r3, [pc, #36]	@ (800ccc8 <_Bfree+0x40>)
 800cca4:	4809      	ldr	r0, [pc, #36]	@ (800cccc <_Bfree+0x44>)
 800cca6:	f000 fdef 	bl	800d888 <__assert_func>
 800ccaa:	6046      	str	r6, [r0, #4]
 800ccac:	6086      	str	r6, [r0, #8]
 800ccae:	6006      	str	r6, [r0, #0]
 800ccb0:	60c6      	str	r6, [r0, #12]
 800ccb2:	2c00      	cmp	r4, #0
 800ccb4:	d007      	beq.n	800ccc6 <_Bfree+0x3e>
 800ccb6:	69eb      	ldr	r3, [r5, #28]
 800ccb8:	6862      	ldr	r2, [r4, #4]
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	0092      	lsls	r2, r2, #2
 800ccbe:	189b      	adds	r3, r3, r2
 800ccc0:	681a      	ldr	r2, [r3, #0]
 800ccc2:	6022      	str	r2, [r4, #0]
 800ccc4:	601c      	str	r4, [r3, #0]
 800ccc6:	bd70      	pop	{r4, r5, r6, pc}
 800ccc8:	0800e225 	.word	0x0800e225
 800cccc:	0800e2a5 	.word	0x0800e2a5

0800ccd0 <__multadd>:
 800ccd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccd2:	000f      	movs	r7, r1
 800ccd4:	9001      	str	r0, [sp, #4]
 800ccd6:	000c      	movs	r4, r1
 800ccd8:	001e      	movs	r6, r3
 800ccda:	2000      	movs	r0, #0
 800ccdc:	690d      	ldr	r5, [r1, #16]
 800ccde:	3714      	adds	r7, #20
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	3001      	adds	r0, #1
 800cce4:	b299      	uxth	r1, r3
 800cce6:	4351      	muls	r1, r2
 800cce8:	0c1b      	lsrs	r3, r3, #16
 800ccea:	4353      	muls	r3, r2
 800ccec:	1989      	adds	r1, r1, r6
 800ccee:	0c0e      	lsrs	r6, r1, #16
 800ccf0:	199b      	adds	r3, r3, r6
 800ccf2:	0c1e      	lsrs	r6, r3, #16
 800ccf4:	b289      	uxth	r1, r1
 800ccf6:	041b      	lsls	r3, r3, #16
 800ccf8:	185b      	adds	r3, r3, r1
 800ccfa:	c708      	stmia	r7!, {r3}
 800ccfc:	4285      	cmp	r5, r0
 800ccfe:	dcef      	bgt.n	800cce0 <__multadd+0x10>
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	d022      	beq.n	800cd4a <__multadd+0x7a>
 800cd04:	68a3      	ldr	r3, [r4, #8]
 800cd06:	42ab      	cmp	r3, r5
 800cd08:	dc19      	bgt.n	800cd3e <__multadd+0x6e>
 800cd0a:	6861      	ldr	r1, [r4, #4]
 800cd0c:	9801      	ldr	r0, [sp, #4]
 800cd0e:	3101      	adds	r1, #1
 800cd10:	f7ff ff76 	bl	800cc00 <_Balloc>
 800cd14:	1e07      	subs	r7, r0, #0
 800cd16:	d105      	bne.n	800cd24 <__multadd+0x54>
 800cd18:	003a      	movs	r2, r7
 800cd1a:	21ba      	movs	r1, #186	@ 0xba
 800cd1c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd50 <__multadd+0x80>)
 800cd1e:	480d      	ldr	r0, [pc, #52]	@ (800cd54 <__multadd+0x84>)
 800cd20:	f000 fdb2 	bl	800d888 <__assert_func>
 800cd24:	0021      	movs	r1, r4
 800cd26:	6922      	ldr	r2, [r4, #16]
 800cd28:	310c      	adds	r1, #12
 800cd2a:	3202      	adds	r2, #2
 800cd2c:	0092      	lsls	r2, r2, #2
 800cd2e:	300c      	adds	r0, #12
 800cd30:	f000 fda0 	bl	800d874 <memcpy>
 800cd34:	0021      	movs	r1, r4
 800cd36:	9801      	ldr	r0, [sp, #4]
 800cd38:	f7ff ffa6 	bl	800cc88 <_Bfree>
 800cd3c:	003c      	movs	r4, r7
 800cd3e:	1d2b      	adds	r3, r5, #4
 800cd40:	009b      	lsls	r3, r3, #2
 800cd42:	18e3      	adds	r3, r4, r3
 800cd44:	3501      	adds	r5, #1
 800cd46:	605e      	str	r6, [r3, #4]
 800cd48:	6125      	str	r5, [r4, #16]
 800cd4a:	0020      	movs	r0, r4
 800cd4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd4e:	46c0      	nop			@ (mov r8, r8)
 800cd50:	0800e294 	.word	0x0800e294
 800cd54:	0800e2a5 	.word	0x0800e2a5

0800cd58 <__hi0bits>:
 800cd58:	2280      	movs	r2, #128	@ 0x80
 800cd5a:	0003      	movs	r3, r0
 800cd5c:	0252      	lsls	r2, r2, #9
 800cd5e:	2000      	movs	r0, #0
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d201      	bcs.n	800cd68 <__hi0bits+0x10>
 800cd64:	041b      	lsls	r3, r3, #16
 800cd66:	3010      	adds	r0, #16
 800cd68:	2280      	movs	r2, #128	@ 0x80
 800cd6a:	0452      	lsls	r2, r2, #17
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d201      	bcs.n	800cd74 <__hi0bits+0x1c>
 800cd70:	3008      	adds	r0, #8
 800cd72:	021b      	lsls	r3, r3, #8
 800cd74:	2280      	movs	r2, #128	@ 0x80
 800cd76:	0552      	lsls	r2, r2, #21
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d201      	bcs.n	800cd80 <__hi0bits+0x28>
 800cd7c:	3004      	adds	r0, #4
 800cd7e:	011b      	lsls	r3, r3, #4
 800cd80:	2280      	movs	r2, #128	@ 0x80
 800cd82:	05d2      	lsls	r2, r2, #23
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d201      	bcs.n	800cd8c <__hi0bits+0x34>
 800cd88:	3002      	adds	r0, #2
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	db03      	blt.n	800cd98 <__hi0bits+0x40>
 800cd90:	3001      	adds	r0, #1
 800cd92:	4213      	tst	r3, r2
 800cd94:	d100      	bne.n	800cd98 <__hi0bits+0x40>
 800cd96:	2020      	movs	r0, #32
 800cd98:	4770      	bx	lr

0800cd9a <__lo0bits>:
 800cd9a:	6803      	ldr	r3, [r0, #0]
 800cd9c:	0001      	movs	r1, r0
 800cd9e:	2207      	movs	r2, #7
 800cda0:	0018      	movs	r0, r3
 800cda2:	4010      	ands	r0, r2
 800cda4:	4213      	tst	r3, r2
 800cda6:	d00d      	beq.n	800cdc4 <__lo0bits+0x2a>
 800cda8:	3a06      	subs	r2, #6
 800cdaa:	2000      	movs	r0, #0
 800cdac:	4213      	tst	r3, r2
 800cdae:	d105      	bne.n	800cdbc <__lo0bits+0x22>
 800cdb0:	3002      	adds	r0, #2
 800cdb2:	4203      	tst	r3, r0
 800cdb4:	d003      	beq.n	800cdbe <__lo0bits+0x24>
 800cdb6:	40d3      	lsrs	r3, r2
 800cdb8:	0010      	movs	r0, r2
 800cdba:	600b      	str	r3, [r1, #0]
 800cdbc:	4770      	bx	lr
 800cdbe:	089b      	lsrs	r3, r3, #2
 800cdc0:	600b      	str	r3, [r1, #0]
 800cdc2:	e7fb      	b.n	800cdbc <__lo0bits+0x22>
 800cdc4:	b29a      	uxth	r2, r3
 800cdc6:	2a00      	cmp	r2, #0
 800cdc8:	d101      	bne.n	800cdce <__lo0bits+0x34>
 800cdca:	2010      	movs	r0, #16
 800cdcc:	0c1b      	lsrs	r3, r3, #16
 800cdce:	b2da      	uxtb	r2, r3
 800cdd0:	2a00      	cmp	r2, #0
 800cdd2:	d101      	bne.n	800cdd8 <__lo0bits+0x3e>
 800cdd4:	3008      	adds	r0, #8
 800cdd6:	0a1b      	lsrs	r3, r3, #8
 800cdd8:	071a      	lsls	r2, r3, #28
 800cdda:	d101      	bne.n	800cde0 <__lo0bits+0x46>
 800cddc:	3004      	adds	r0, #4
 800cdde:	091b      	lsrs	r3, r3, #4
 800cde0:	079a      	lsls	r2, r3, #30
 800cde2:	d101      	bne.n	800cde8 <__lo0bits+0x4e>
 800cde4:	3002      	adds	r0, #2
 800cde6:	089b      	lsrs	r3, r3, #2
 800cde8:	07da      	lsls	r2, r3, #31
 800cdea:	d4e9      	bmi.n	800cdc0 <__lo0bits+0x26>
 800cdec:	3001      	adds	r0, #1
 800cdee:	085b      	lsrs	r3, r3, #1
 800cdf0:	d1e6      	bne.n	800cdc0 <__lo0bits+0x26>
 800cdf2:	2020      	movs	r0, #32
 800cdf4:	e7e2      	b.n	800cdbc <__lo0bits+0x22>
	...

0800cdf8 <__i2b>:
 800cdf8:	b510      	push	{r4, lr}
 800cdfa:	000c      	movs	r4, r1
 800cdfc:	2101      	movs	r1, #1
 800cdfe:	f7ff feff 	bl	800cc00 <_Balloc>
 800ce02:	2800      	cmp	r0, #0
 800ce04:	d107      	bne.n	800ce16 <__i2b+0x1e>
 800ce06:	2146      	movs	r1, #70	@ 0x46
 800ce08:	4c05      	ldr	r4, [pc, #20]	@ (800ce20 <__i2b+0x28>)
 800ce0a:	0002      	movs	r2, r0
 800ce0c:	4b05      	ldr	r3, [pc, #20]	@ (800ce24 <__i2b+0x2c>)
 800ce0e:	0020      	movs	r0, r4
 800ce10:	31ff      	adds	r1, #255	@ 0xff
 800ce12:	f000 fd39 	bl	800d888 <__assert_func>
 800ce16:	2301      	movs	r3, #1
 800ce18:	6144      	str	r4, [r0, #20]
 800ce1a:	6103      	str	r3, [r0, #16]
 800ce1c:	bd10      	pop	{r4, pc}
 800ce1e:	46c0      	nop			@ (mov r8, r8)
 800ce20:	0800e2a5 	.word	0x0800e2a5
 800ce24:	0800e294 	.word	0x0800e294

0800ce28 <__multiply>:
 800ce28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce2a:	0014      	movs	r4, r2
 800ce2c:	690a      	ldr	r2, [r1, #16]
 800ce2e:	6923      	ldr	r3, [r4, #16]
 800ce30:	000d      	movs	r5, r1
 800ce32:	b08b      	sub	sp, #44	@ 0x2c
 800ce34:	429a      	cmp	r2, r3
 800ce36:	db02      	blt.n	800ce3e <__multiply+0x16>
 800ce38:	0023      	movs	r3, r4
 800ce3a:	000c      	movs	r4, r1
 800ce3c:	001d      	movs	r5, r3
 800ce3e:	6927      	ldr	r7, [r4, #16]
 800ce40:	692e      	ldr	r6, [r5, #16]
 800ce42:	6861      	ldr	r1, [r4, #4]
 800ce44:	19bb      	adds	r3, r7, r6
 800ce46:	9303      	str	r3, [sp, #12]
 800ce48:	68a3      	ldr	r3, [r4, #8]
 800ce4a:	19ba      	adds	r2, r7, r6
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	da00      	bge.n	800ce52 <__multiply+0x2a>
 800ce50:	3101      	adds	r1, #1
 800ce52:	f7ff fed5 	bl	800cc00 <_Balloc>
 800ce56:	9002      	str	r0, [sp, #8]
 800ce58:	2800      	cmp	r0, #0
 800ce5a:	d106      	bne.n	800ce6a <__multiply+0x42>
 800ce5c:	21b1      	movs	r1, #177	@ 0xb1
 800ce5e:	4b49      	ldr	r3, [pc, #292]	@ (800cf84 <__multiply+0x15c>)
 800ce60:	4849      	ldr	r0, [pc, #292]	@ (800cf88 <__multiply+0x160>)
 800ce62:	9a02      	ldr	r2, [sp, #8]
 800ce64:	0049      	lsls	r1, r1, #1
 800ce66:	f000 fd0f 	bl	800d888 <__assert_func>
 800ce6a:	9b02      	ldr	r3, [sp, #8]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	3314      	adds	r3, #20
 800ce70:	469c      	mov	ip, r3
 800ce72:	19bb      	adds	r3, r7, r6
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	4463      	add	r3, ip
 800ce78:	9304      	str	r3, [sp, #16]
 800ce7a:	4663      	mov	r3, ip
 800ce7c:	9904      	ldr	r1, [sp, #16]
 800ce7e:	428b      	cmp	r3, r1
 800ce80:	d32a      	bcc.n	800ced8 <__multiply+0xb0>
 800ce82:	0023      	movs	r3, r4
 800ce84:	00bf      	lsls	r7, r7, #2
 800ce86:	3314      	adds	r3, #20
 800ce88:	3514      	adds	r5, #20
 800ce8a:	9308      	str	r3, [sp, #32]
 800ce8c:	00b6      	lsls	r6, r6, #2
 800ce8e:	19db      	adds	r3, r3, r7
 800ce90:	9305      	str	r3, [sp, #20]
 800ce92:	19ab      	adds	r3, r5, r6
 800ce94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce96:	2304      	movs	r3, #4
 800ce98:	9306      	str	r3, [sp, #24]
 800ce9a:	0023      	movs	r3, r4
 800ce9c:	9a05      	ldr	r2, [sp, #20]
 800ce9e:	3315      	adds	r3, #21
 800cea0:	9501      	str	r5, [sp, #4]
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d305      	bcc.n	800ceb2 <__multiply+0x8a>
 800cea6:	1b13      	subs	r3, r2, r4
 800cea8:	3b15      	subs	r3, #21
 800ceaa:	089b      	lsrs	r3, r3, #2
 800ceac:	3301      	adds	r3, #1
 800ceae:	009b      	lsls	r3, r3, #2
 800ceb0:	9306      	str	r3, [sp, #24]
 800ceb2:	9b01      	ldr	r3, [sp, #4]
 800ceb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ceb6:	4293      	cmp	r3, r2
 800ceb8:	d310      	bcc.n	800cedc <__multiply+0xb4>
 800ceba:	9b03      	ldr	r3, [sp, #12]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	dd05      	ble.n	800cecc <__multiply+0xa4>
 800cec0:	9b04      	ldr	r3, [sp, #16]
 800cec2:	3b04      	subs	r3, #4
 800cec4:	9304      	str	r3, [sp, #16]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d056      	beq.n	800cf7a <__multiply+0x152>
 800cecc:	9b02      	ldr	r3, [sp, #8]
 800cece:	9a03      	ldr	r2, [sp, #12]
 800ced0:	0018      	movs	r0, r3
 800ced2:	611a      	str	r2, [r3, #16]
 800ced4:	b00b      	add	sp, #44	@ 0x2c
 800ced6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ced8:	c304      	stmia	r3!, {r2}
 800ceda:	e7cf      	b.n	800ce7c <__multiply+0x54>
 800cedc:	9b01      	ldr	r3, [sp, #4]
 800cede:	6818      	ldr	r0, [r3, #0]
 800cee0:	b280      	uxth	r0, r0
 800cee2:	2800      	cmp	r0, #0
 800cee4:	d01e      	beq.n	800cf24 <__multiply+0xfc>
 800cee6:	4667      	mov	r7, ip
 800cee8:	2500      	movs	r5, #0
 800ceea:	9e08      	ldr	r6, [sp, #32]
 800ceec:	ce02      	ldmia	r6!, {r1}
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	9307      	str	r3, [sp, #28]
 800cef2:	b28b      	uxth	r3, r1
 800cef4:	4343      	muls	r3, r0
 800cef6:	001a      	movs	r2, r3
 800cef8:	466b      	mov	r3, sp
 800cefa:	0c09      	lsrs	r1, r1, #16
 800cefc:	8b9b      	ldrh	r3, [r3, #28]
 800cefe:	4341      	muls	r1, r0
 800cf00:	18d3      	adds	r3, r2, r3
 800cf02:	9a07      	ldr	r2, [sp, #28]
 800cf04:	195b      	adds	r3, r3, r5
 800cf06:	0c12      	lsrs	r2, r2, #16
 800cf08:	1889      	adds	r1, r1, r2
 800cf0a:	0c1a      	lsrs	r2, r3, #16
 800cf0c:	188a      	adds	r2, r1, r2
 800cf0e:	b29b      	uxth	r3, r3
 800cf10:	0c15      	lsrs	r5, r2, #16
 800cf12:	0412      	lsls	r2, r2, #16
 800cf14:	431a      	orrs	r2, r3
 800cf16:	9b05      	ldr	r3, [sp, #20]
 800cf18:	c704      	stmia	r7!, {r2}
 800cf1a:	42b3      	cmp	r3, r6
 800cf1c:	d8e6      	bhi.n	800ceec <__multiply+0xc4>
 800cf1e:	4663      	mov	r3, ip
 800cf20:	9a06      	ldr	r2, [sp, #24]
 800cf22:	509d      	str	r5, [r3, r2]
 800cf24:	9b01      	ldr	r3, [sp, #4]
 800cf26:	6818      	ldr	r0, [r3, #0]
 800cf28:	0c00      	lsrs	r0, r0, #16
 800cf2a:	d020      	beq.n	800cf6e <__multiply+0x146>
 800cf2c:	4663      	mov	r3, ip
 800cf2e:	0025      	movs	r5, r4
 800cf30:	4661      	mov	r1, ip
 800cf32:	2700      	movs	r7, #0
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	3514      	adds	r5, #20
 800cf38:	682a      	ldr	r2, [r5, #0]
 800cf3a:	680e      	ldr	r6, [r1, #0]
 800cf3c:	b292      	uxth	r2, r2
 800cf3e:	4342      	muls	r2, r0
 800cf40:	0c36      	lsrs	r6, r6, #16
 800cf42:	1992      	adds	r2, r2, r6
 800cf44:	19d2      	adds	r2, r2, r7
 800cf46:	0416      	lsls	r6, r2, #16
 800cf48:	b29b      	uxth	r3, r3
 800cf4a:	431e      	orrs	r6, r3
 800cf4c:	600e      	str	r6, [r1, #0]
 800cf4e:	cd40      	ldmia	r5!, {r6}
 800cf50:	684b      	ldr	r3, [r1, #4]
 800cf52:	0c36      	lsrs	r6, r6, #16
 800cf54:	4346      	muls	r6, r0
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	0c12      	lsrs	r2, r2, #16
 800cf5a:	18f3      	adds	r3, r6, r3
 800cf5c:	189b      	adds	r3, r3, r2
 800cf5e:	9a05      	ldr	r2, [sp, #20]
 800cf60:	0c1f      	lsrs	r7, r3, #16
 800cf62:	3104      	adds	r1, #4
 800cf64:	42aa      	cmp	r2, r5
 800cf66:	d8e7      	bhi.n	800cf38 <__multiply+0x110>
 800cf68:	4662      	mov	r2, ip
 800cf6a:	9906      	ldr	r1, [sp, #24]
 800cf6c:	5053      	str	r3, [r2, r1]
 800cf6e:	9b01      	ldr	r3, [sp, #4]
 800cf70:	3304      	adds	r3, #4
 800cf72:	9301      	str	r3, [sp, #4]
 800cf74:	2304      	movs	r3, #4
 800cf76:	449c      	add	ip, r3
 800cf78:	e79b      	b.n	800ceb2 <__multiply+0x8a>
 800cf7a:	9b03      	ldr	r3, [sp, #12]
 800cf7c:	3b01      	subs	r3, #1
 800cf7e:	9303      	str	r3, [sp, #12]
 800cf80:	e79b      	b.n	800ceba <__multiply+0x92>
 800cf82:	46c0      	nop			@ (mov r8, r8)
 800cf84:	0800e294 	.word	0x0800e294
 800cf88:	0800e2a5 	.word	0x0800e2a5

0800cf8c <__pow5mult>:
 800cf8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf8e:	2303      	movs	r3, #3
 800cf90:	0015      	movs	r5, r2
 800cf92:	0007      	movs	r7, r0
 800cf94:	000e      	movs	r6, r1
 800cf96:	401a      	ands	r2, r3
 800cf98:	421d      	tst	r5, r3
 800cf9a:	d008      	beq.n	800cfae <__pow5mult+0x22>
 800cf9c:	4925      	ldr	r1, [pc, #148]	@ (800d034 <__pow5mult+0xa8>)
 800cf9e:	3a01      	subs	r2, #1
 800cfa0:	0092      	lsls	r2, r2, #2
 800cfa2:	5852      	ldr	r2, [r2, r1]
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	0031      	movs	r1, r6
 800cfa8:	f7ff fe92 	bl	800ccd0 <__multadd>
 800cfac:	0006      	movs	r6, r0
 800cfae:	10ad      	asrs	r5, r5, #2
 800cfb0:	d03d      	beq.n	800d02e <__pow5mult+0xa2>
 800cfb2:	69fc      	ldr	r4, [r7, #28]
 800cfb4:	2c00      	cmp	r4, #0
 800cfb6:	d10f      	bne.n	800cfd8 <__pow5mult+0x4c>
 800cfb8:	2010      	movs	r0, #16
 800cfba:	f7fe f873 	bl	800b0a4 <malloc>
 800cfbe:	1e02      	subs	r2, r0, #0
 800cfc0:	61f8      	str	r0, [r7, #28]
 800cfc2:	d105      	bne.n	800cfd0 <__pow5mult+0x44>
 800cfc4:	21b4      	movs	r1, #180	@ 0xb4
 800cfc6:	4b1c      	ldr	r3, [pc, #112]	@ (800d038 <__pow5mult+0xac>)
 800cfc8:	481c      	ldr	r0, [pc, #112]	@ (800d03c <__pow5mult+0xb0>)
 800cfca:	31ff      	adds	r1, #255	@ 0xff
 800cfcc:	f000 fc5c 	bl	800d888 <__assert_func>
 800cfd0:	6044      	str	r4, [r0, #4]
 800cfd2:	6084      	str	r4, [r0, #8]
 800cfd4:	6004      	str	r4, [r0, #0]
 800cfd6:	60c4      	str	r4, [r0, #12]
 800cfd8:	69fb      	ldr	r3, [r7, #28]
 800cfda:	689c      	ldr	r4, [r3, #8]
 800cfdc:	9301      	str	r3, [sp, #4]
 800cfde:	2c00      	cmp	r4, #0
 800cfe0:	d108      	bne.n	800cff4 <__pow5mult+0x68>
 800cfe2:	0038      	movs	r0, r7
 800cfe4:	4916      	ldr	r1, [pc, #88]	@ (800d040 <__pow5mult+0xb4>)
 800cfe6:	f7ff ff07 	bl	800cdf8 <__i2b>
 800cfea:	9b01      	ldr	r3, [sp, #4]
 800cfec:	0004      	movs	r4, r0
 800cfee:	6098      	str	r0, [r3, #8]
 800cff0:	2300      	movs	r3, #0
 800cff2:	6003      	str	r3, [r0, #0]
 800cff4:	2301      	movs	r3, #1
 800cff6:	421d      	tst	r5, r3
 800cff8:	d00a      	beq.n	800d010 <__pow5mult+0x84>
 800cffa:	0031      	movs	r1, r6
 800cffc:	0022      	movs	r2, r4
 800cffe:	0038      	movs	r0, r7
 800d000:	f7ff ff12 	bl	800ce28 <__multiply>
 800d004:	0031      	movs	r1, r6
 800d006:	9001      	str	r0, [sp, #4]
 800d008:	0038      	movs	r0, r7
 800d00a:	f7ff fe3d 	bl	800cc88 <_Bfree>
 800d00e:	9e01      	ldr	r6, [sp, #4]
 800d010:	106d      	asrs	r5, r5, #1
 800d012:	d00c      	beq.n	800d02e <__pow5mult+0xa2>
 800d014:	6820      	ldr	r0, [r4, #0]
 800d016:	2800      	cmp	r0, #0
 800d018:	d107      	bne.n	800d02a <__pow5mult+0x9e>
 800d01a:	0022      	movs	r2, r4
 800d01c:	0021      	movs	r1, r4
 800d01e:	0038      	movs	r0, r7
 800d020:	f7ff ff02 	bl	800ce28 <__multiply>
 800d024:	2300      	movs	r3, #0
 800d026:	6020      	str	r0, [r4, #0]
 800d028:	6003      	str	r3, [r0, #0]
 800d02a:	0004      	movs	r4, r0
 800d02c:	e7e2      	b.n	800cff4 <__pow5mult+0x68>
 800d02e:	0030      	movs	r0, r6
 800d030:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d032:	46c0      	nop			@ (mov r8, r8)
 800d034:	0800e300 	.word	0x0800e300
 800d038:	0800e225 	.word	0x0800e225
 800d03c:	0800e2a5 	.word	0x0800e2a5
 800d040:	00000271 	.word	0x00000271

0800d044 <__lshift>:
 800d044:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d046:	000c      	movs	r4, r1
 800d048:	0016      	movs	r6, r2
 800d04a:	6923      	ldr	r3, [r4, #16]
 800d04c:	1157      	asrs	r7, r2, #5
 800d04e:	b085      	sub	sp, #20
 800d050:	18fb      	adds	r3, r7, r3
 800d052:	9301      	str	r3, [sp, #4]
 800d054:	3301      	adds	r3, #1
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	6849      	ldr	r1, [r1, #4]
 800d05a:	68a3      	ldr	r3, [r4, #8]
 800d05c:	9002      	str	r0, [sp, #8]
 800d05e:	9a00      	ldr	r2, [sp, #0]
 800d060:	4293      	cmp	r3, r2
 800d062:	db10      	blt.n	800d086 <__lshift+0x42>
 800d064:	9802      	ldr	r0, [sp, #8]
 800d066:	f7ff fdcb 	bl	800cc00 <_Balloc>
 800d06a:	2300      	movs	r3, #0
 800d06c:	0001      	movs	r1, r0
 800d06e:	0005      	movs	r5, r0
 800d070:	001a      	movs	r2, r3
 800d072:	3114      	adds	r1, #20
 800d074:	4298      	cmp	r0, r3
 800d076:	d10c      	bne.n	800d092 <__lshift+0x4e>
 800d078:	21ef      	movs	r1, #239	@ 0xef
 800d07a:	002a      	movs	r2, r5
 800d07c:	4b25      	ldr	r3, [pc, #148]	@ (800d114 <__lshift+0xd0>)
 800d07e:	4826      	ldr	r0, [pc, #152]	@ (800d118 <__lshift+0xd4>)
 800d080:	0049      	lsls	r1, r1, #1
 800d082:	f000 fc01 	bl	800d888 <__assert_func>
 800d086:	3101      	adds	r1, #1
 800d088:	005b      	lsls	r3, r3, #1
 800d08a:	e7e8      	b.n	800d05e <__lshift+0x1a>
 800d08c:	0098      	lsls	r0, r3, #2
 800d08e:	500a      	str	r2, [r1, r0]
 800d090:	3301      	adds	r3, #1
 800d092:	42bb      	cmp	r3, r7
 800d094:	dbfa      	blt.n	800d08c <__lshift+0x48>
 800d096:	43fb      	mvns	r3, r7
 800d098:	17db      	asrs	r3, r3, #31
 800d09a:	401f      	ands	r7, r3
 800d09c:	00bf      	lsls	r7, r7, #2
 800d09e:	0023      	movs	r3, r4
 800d0a0:	201f      	movs	r0, #31
 800d0a2:	19c9      	adds	r1, r1, r7
 800d0a4:	0037      	movs	r7, r6
 800d0a6:	6922      	ldr	r2, [r4, #16]
 800d0a8:	3314      	adds	r3, #20
 800d0aa:	0092      	lsls	r2, r2, #2
 800d0ac:	189a      	adds	r2, r3, r2
 800d0ae:	4007      	ands	r7, r0
 800d0b0:	4206      	tst	r6, r0
 800d0b2:	d029      	beq.n	800d108 <__lshift+0xc4>
 800d0b4:	3001      	adds	r0, #1
 800d0b6:	1bc0      	subs	r0, r0, r7
 800d0b8:	9003      	str	r0, [sp, #12]
 800d0ba:	468c      	mov	ip, r1
 800d0bc:	2000      	movs	r0, #0
 800d0be:	681e      	ldr	r6, [r3, #0]
 800d0c0:	40be      	lsls	r6, r7
 800d0c2:	4306      	orrs	r6, r0
 800d0c4:	4660      	mov	r0, ip
 800d0c6:	c040      	stmia	r0!, {r6}
 800d0c8:	4684      	mov	ip, r0
 800d0ca:	9e03      	ldr	r6, [sp, #12]
 800d0cc:	cb01      	ldmia	r3!, {r0}
 800d0ce:	40f0      	lsrs	r0, r6
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d8f4      	bhi.n	800d0be <__lshift+0x7a>
 800d0d4:	0026      	movs	r6, r4
 800d0d6:	3615      	adds	r6, #21
 800d0d8:	2304      	movs	r3, #4
 800d0da:	42b2      	cmp	r2, r6
 800d0dc:	d304      	bcc.n	800d0e8 <__lshift+0xa4>
 800d0de:	1b13      	subs	r3, r2, r4
 800d0e0:	3b15      	subs	r3, #21
 800d0e2:	089b      	lsrs	r3, r3, #2
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	009b      	lsls	r3, r3, #2
 800d0e8:	50c8      	str	r0, [r1, r3]
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	d002      	beq.n	800d0f4 <__lshift+0xb0>
 800d0ee:	9b01      	ldr	r3, [sp, #4]
 800d0f0:	3302      	adds	r3, #2
 800d0f2:	9300      	str	r3, [sp, #0]
 800d0f4:	9b00      	ldr	r3, [sp, #0]
 800d0f6:	9802      	ldr	r0, [sp, #8]
 800d0f8:	3b01      	subs	r3, #1
 800d0fa:	0021      	movs	r1, r4
 800d0fc:	612b      	str	r3, [r5, #16]
 800d0fe:	f7ff fdc3 	bl	800cc88 <_Bfree>
 800d102:	0028      	movs	r0, r5
 800d104:	b005      	add	sp, #20
 800d106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d108:	cb01      	ldmia	r3!, {r0}
 800d10a:	c101      	stmia	r1!, {r0}
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d8fb      	bhi.n	800d108 <__lshift+0xc4>
 800d110:	e7f0      	b.n	800d0f4 <__lshift+0xb0>
 800d112:	46c0      	nop			@ (mov r8, r8)
 800d114:	0800e294 	.word	0x0800e294
 800d118:	0800e2a5 	.word	0x0800e2a5

0800d11c <__mcmp>:
 800d11c:	b530      	push	{r4, r5, lr}
 800d11e:	690b      	ldr	r3, [r1, #16]
 800d120:	6904      	ldr	r4, [r0, #16]
 800d122:	0002      	movs	r2, r0
 800d124:	1ae0      	subs	r0, r4, r3
 800d126:	429c      	cmp	r4, r3
 800d128:	d10f      	bne.n	800d14a <__mcmp+0x2e>
 800d12a:	3214      	adds	r2, #20
 800d12c:	009b      	lsls	r3, r3, #2
 800d12e:	3114      	adds	r1, #20
 800d130:	0014      	movs	r4, r2
 800d132:	18c9      	adds	r1, r1, r3
 800d134:	18d2      	adds	r2, r2, r3
 800d136:	3a04      	subs	r2, #4
 800d138:	3904      	subs	r1, #4
 800d13a:	6815      	ldr	r5, [r2, #0]
 800d13c:	680b      	ldr	r3, [r1, #0]
 800d13e:	429d      	cmp	r5, r3
 800d140:	d004      	beq.n	800d14c <__mcmp+0x30>
 800d142:	2001      	movs	r0, #1
 800d144:	429d      	cmp	r5, r3
 800d146:	d200      	bcs.n	800d14a <__mcmp+0x2e>
 800d148:	3802      	subs	r0, #2
 800d14a:	bd30      	pop	{r4, r5, pc}
 800d14c:	4294      	cmp	r4, r2
 800d14e:	d3f2      	bcc.n	800d136 <__mcmp+0x1a>
 800d150:	e7fb      	b.n	800d14a <__mcmp+0x2e>
	...

0800d154 <__mdiff>:
 800d154:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d156:	000c      	movs	r4, r1
 800d158:	b087      	sub	sp, #28
 800d15a:	9000      	str	r0, [sp, #0]
 800d15c:	0011      	movs	r1, r2
 800d15e:	0020      	movs	r0, r4
 800d160:	0017      	movs	r7, r2
 800d162:	f7ff ffdb 	bl	800d11c <__mcmp>
 800d166:	1e05      	subs	r5, r0, #0
 800d168:	d110      	bne.n	800d18c <__mdiff+0x38>
 800d16a:	0001      	movs	r1, r0
 800d16c:	9800      	ldr	r0, [sp, #0]
 800d16e:	f7ff fd47 	bl	800cc00 <_Balloc>
 800d172:	1e02      	subs	r2, r0, #0
 800d174:	d104      	bne.n	800d180 <__mdiff+0x2c>
 800d176:	4b40      	ldr	r3, [pc, #256]	@ (800d278 <__mdiff+0x124>)
 800d178:	4840      	ldr	r0, [pc, #256]	@ (800d27c <__mdiff+0x128>)
 800d17a:	4941      	ldr	r1, [pc, #260]	@ (800d280 <__mdiff+0x12c>)
 800d17c:	f000 fb84 	bl	800d888 <__assert_func>
 800d180:	2301      	movs	r3, #1
 800d182:	6145      	str	r5, [r0, #20]
 800d184:	6103      	str	r3, [r0, #16]
 800d186:	0010      	movs	r0, r2
 800d188:	b007      	add	sp, #28
 800d18a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d18c:	2600      	movs	r6, #0
 800d18e:	42b0      	cmp	r0, r6
 800d190:	da03      	bge.n	800d19a <__mdiff+0x46>
 800d192:	0023      	movs	r3, r4
 800d194:	003c      	movs	r4, r7
 800d196:	001f      	movs	r7, r3
 800d198:	3601      	adds	r6, #1
 800d19a:	6861      	ldr	r1, [r4, #4]
 800d19c:	9800      	ldr	r0, [sp, #0]
 800d19e:	f7ff fd2f 	bl	800cc00 <_Balloc>
 800d1a2:	1e02      	subs	r2, r0, #0
 800d1a4:	d103      	bne.n	800d1ae <__mdiff+0x5a>
 800d1a6:	4b34      	ldr	r3, [pc, #208]	@ (800d278 <__mdiff+0x124>)
 800d1a8:	4834      	ldr	r0, [pc, #208]	@ (800d27c <__mdiff+0x128>)
 800d1aa:	4936      	ldr	r1, [pc, #216]	@ (800d284 <__mdiff+0x130>)
 800d1ac:	e7e6      	b.n	800d17c <__mdiff+0x28>
 800d1ae:	6923      	ldr	r3, [r4, #16]
 800d1b0:	3414      	adds	r4, #20
 800d1b2:	9300      	str	r3, [sp, #0]
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	18e3      	adds	r3, r4, r3
 800d1b8:	0021      	movs	r1, r4
 800d1ba:	9401      	str	r4, [sp, #4]
 800d1bc:	003c      	movs	r4, r7
 800d1be:	9302      	str	r3, [sp, #8]
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	3414      	adds	r4, #20
 800d1c4:	009b      	lsls	r3, r3, #2
 800d1c6:	18e3      	adds	r3, r4, r3
 800d1c8:	9303      	str	r3, [sp, #12]
 800d1ca:	0003      	movs	r3, r0
 800d1cc:	60c6      	str	r6, [r0, #12]
 800d1ce:	468c      	mov	ip, r1
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	3314      	adds	r3, #20
 800d1d4:	9304      	str	r3, [sp, #16]
 800d1d6:	9305      	str	r3, [sp, #20]
 800d1d8:	4663      	mov	r3, ip
 800d1da:	cb20      	ldmia	r3!, {r5}
 800d1dc:	b2a9      	uxth	r1, r5
 800d1de:	000e      	movs	r6, r1
 800d1e0:	469c      	mov	ip, r3
 800d1e2:	cc08      	ldmia	r4!, {r3}
 800d1e4:	0c2d      	lsrs	r5, r5, #16
 800d1e6:	b299      	uxth	r1, r3
 800d1e8:	1a71      	subs	r1, r6, r1
 800d1ea:	1809      	adds	r1, r1, r0
 800d1ec:	0c1b      	lsrs	r3, r3, #16
 800d1ee:	1408      	asrs	r0, r1, #16
 800d1f0:	1aeb      	subs	r3, r5, r3
 800d1f2:	181b      	adds	r3, r3, r0
 800d1f4:	1418      	asrs	r0, r3, #16
 800d1f6:	b289      	uxth	r1, r1
 800d1f8:	041b      	lsls	r3, r3, #16
 800d1fa:	4319      	orrs	r1, r3
 800d1fc:	9b05      	ldr	r3, [sp, #20]
 800d1fe:	c302      	stmia	r3!, {r1}
 800d200:	9305      	str	r3, [sp, #20]
 800d202:	9b03      	ldr	r3, [sp, #12]
 800d204:	42a3      	cmp	r3, r4
 800d206:	d8e7      	bhi.n	800d1d8 <__mdiff+0x84>
 800d208:	0039      	movs	r1, r7
 800d20a:	9c03      	ldr	r4, [sp, #12]
 800d20c:	3115      	adds	r1, #21
 800d20e:	2304      	movs	r3, #4
 800d210:	428c      	cmp	r4, r1
 800d212:	d304      	bcc.n	800d21e <__mdiff+0xca>
 800d214:	1be3      	subs	r3, r4, r7
 800d216:	3b15      	subs	r3, #21
 800d218:	089b      	lsrs	r3, r3, #2
 800d21a:	3301      	adds	r3, #1
 800d21c:	009b      	lsls	r3, r3, #2
 800d21e:	9901      	ldr	r1, [sp, #4]
 800d220:	18cd      	adds	r5, r1, r3
 800d222:	9904      	ldr	r1, [sp, #16]
 800d224:	002e      	movs	r6, r5
 800d226:	18cb      	adds	r3, r1, r3
 800d228:	001f      	movs	r7, r3
 800d22a:	9902      	ldr	r1, [sp, #8]
 800d22c:	428e      	cmp	r6, r1
 800d22e:	d311      	bcc.n	800d254 <__mdiff+0x100>
 800d230:	9c02      	ldr	r4, [sp, #8]
 800d232:	1ee9      	subs	r1, r5, #3
 800d234:	2000      	movs	r0, #0
 800d236:	428c      	cmp	r4, r1
 800d238:	d304      	bcc.n	800d244 <__mdiff+0xf0>
 800d23a:	0021      	movs	r1, r4
 800d23c:	3103      	adds	r1, #3
 800d23e:	1b49      	subs	r1, r1, r5
 800d240:	0889      	lsrs	r1, r1, #2
 800d242:	0088      	lsls	r0, r1, #2
 800d244:	181b      	adds	r3, r3, r0
 800d246:	3b04      	subs	r3, #4
 800d248:	6819      	ldr	r1, [r3, #0]
 800d24a:	2900      	cmp	r1, #0
 800d24c:	d010      	beq.n	800d270 <__mdiff+0x11c>
 800d24e:	9b00      	ldr	r3, [sp, #0]
 800d250:	6113      	str	r3, [r2, #16]
 800d252:	e798      	b.n	800d186 <__mdiff+0x32>
 800d254:	4684      	mov	ip, r0
 800d256:	ce02      	ldmia	r6!, {r1}
 800d258:	b288      	uxth	r0, r1
 800d25a:	4460      	add	r0, ip
 800d25c:	1400      	asrs	r0, r0, #16
 800d25e:	0c0c      	lsrs	r4, r1, #16
 800d260:	1904      	adds	r4, r0, r4
 800d262:	4461      	add	r1, ip
 800d264:	1420      	asrs	r0, r4, #16
 800d266:	b289      	uxth	r1, r1
 800d268:	0424      	lsls	r4, r4, #16
 800d26a:	4321      	orrs	r1, r4
 800d26c:	c702      	stmia	r7!, {r1}
 800d26e:	e7dc      	b.n	800d22a <__mdiff+0xd6>
 800d270:	9900      	ldr	r1, [sp, #0]
 800d272:	3901      	subs	r1, #1
 800d274:	9100      	str	r1, [sp, #0]
 800d276:	e7e6      	b.n	800d246 <__mdiff+0xf2>
 800d278:	0800e294 	.word	0x0800e294
 800d27c:	0800e2a5 	.word	0x0800e2a5
 800d280:	00000237 	.word	0x00000237
 800d284:	00000245 	.word	0x00000245

0800d288 <__d2b>:
 800d288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d28a:	2101      	movs	r1, #1
 800d28c:	0016      	movs	r6, r2
 800d28e:	001f      	movs	r7, r3
 800d290:	f7ff fcb6 	bl	800cc00 <_Balloc>
 800d294:	1e04      	subs	r4, r0, #0
 800d296:	d105      	bne.n	800d2a4 <__d2b+0x1c>
 800d298:	0022      	movs	r2, r4
 800d29a:	4b25      	ldr	r3, [pc, #148]	@ (800d330 <__d2b+0xa8>)
 800d29c:	4825      	ldr	r0, [pc, #148]	@ (800d334 <__d2b+0xac>)
 800d29e:	4926      	ldr	r1, [pc, #152]	@ (800d338 <__d2b+0xb0>)
 800d2a0:	f000 faf2 	bl	800d888 <__assert_func>
 800d2a4:	033b      	lsls	r3, r7, #12
 800d2a6:	007d      	lsls	r5, r7, #1
 800d2a8:	0b1b      	lsrs	r3, r3, #12
 800d2aa:	0d6d      	lsrs	r5, r5, #21
 800d2ac:	d002      	beq.n	800d2b4 <__d2b+0x2c>
 800d2ae:	2280      	movs	r2, #128	@ 0x80
 800d2b0:	0352      	lsls	r2, r2, #13
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	9301      	str	r3, [sp, #4]
 800d2b6:	2e00      	cmp	r6, #0
 800d2b8:	d025      	beq.n	800d306 <__d2b+0x7e>
 800d2ba:	4668      	mov	r0, sp
 800d2bc:	9600      	str	r6, [sp, #0]
 800d2be:	f7ff fd6c 	bl	800cd9a <__lo0bits>
 800d2c2:	9b01      	ldr	r3, [sp, #4]
 800d2c4:	9900      	ldr	r1, [sp, #0]
 800d2c6:	2800      	cmp	r0, #0
 800d2c8:	d01b      	beq.n	800d302 <__d2b+0x7a>
 800d2ca:	2220      	movs	r2, #32
 800d2cc:	001e      	movs	r6, r3
 800d2ce:	1a12      	subs	r2, r2, r0
 800d2d0:	4096      	lsls	r6, r2
 800d2d2:	0032      	movs	r2, r6
 800d2d4:	40c3      	lsrs	r3, r0
 800d2d6:	430a      	orrs	r2, r1
 800d2d8:	6162      	str	r2, [r4, #20]
 800d2da:	9301      	str	r3, [sp, #4]
 800d2dc:	9e01      	ldr	r6, [sp, #4]
 800d2de:	61a6      	str	r6, [r4, #24]
 800d2e0:	1e73      	subs	r3, r6, #1
 800d2e2:	419e      	sbcs	r6, r3
 800d2e4:	3601      	adds	r6, #1
 800d2e6:	6126      	str	r6, [r4, #16]
 800d2e8:	2d00      	cmp	r5, #0
 800d2ea:	d014      	beq.n	800d316 <__d2b+0x8e>
 800d2ec:	2635      	movs	r6, #53	@ 0x35
 800d2ee:	4b13      	ldr	r3, [pc, #76]	@ (800d33c <__d2b+0xb4>)
 800d2f0:	18ed      	adds	r5, r5, r3
 800d2f2:	9b08      	ldr	r3, [sp, #32]
 800d2f4:	182d      	adds	r5, r5, r0
 800d2f6:	601d      	str	r5, [r3, #0]
 800d2f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2fa:	1a36      	subs	r6, r6, r0
 800d2fc:	601e      	str	r6, [r3, #0]
 800d2fe:	0020      	movs	r0, r4
 800d300:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d302:	6161      	str	r1, [r4, #20]
 800d304:	e7ea      	b.n	800d2dc <__d2b+0x54>
 800d306:	a801      	add	r0, sp, #4
 800d308:	f7ff fd47 	bl	800cd9a <__lo0bits>
 800d30c:	9b01      	ldr	r3, [sp, #4]
 800d30e:	2601      	movs	r6, #1
 800d310:	6163      	str	r3, [r4, #20]
 800d312:	3020      	adds	r0, #32
 800d314:	e7e7      	b.n	800d2e6 <__d2b+0x5e>
 800d316:	4b0a      	ldr	r3, [pc, #40]	@ (800d340 <__d2b+0xb8>)
 800d318:	18c0      	adds	r0, r0, r3
 800d31a:	9b08      	ldr	r3, [sp, #32]
 800d31c:	6018      	str	r0, [r3, #0]
 800d31e:	4b09      	ldr	r3, [pc, #36]	@ (800d344 <__d2b+0xbc>)
 800d320:	18f3      	adds	r3, r6, r3
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	18e3      	adds	r3, r4, r3
 800d326:	6958      	ldr	r0, [r3, #20]
 800d328:	f7ff fd16 	bl	800cd58 <__hi0bits>
 800d32c:	0176      	lsls	r6, r6, #5
 800d32e:	e7e3      	b.n	800d2f8 <__d2b+0x70>
 800d330:	0800e294 	.word	0x0800e294
 800d334:	0800e2a5 	.word	0x0800e2a5
 800d338:	0000030f 	.word	0x0000030f
 800d33c:	fffffbcd 	.word	0xfffffbcd
 800d340:	fffffbce 	.word	0xfffffbce
 800d344:	3fffffff 	.word	0x3fffffff

0800d348 <__sfputc_r>:
 800d348:	6893      	ldr	r3, [r2, #8]
 800d34a:	b510      	push	{r4, lr}
 800d34c:	3b01      	subs	r3, #1
 800d34e:	6093      	str	r3, [r2, #8]
 800d350:	2b00      	cmp	r3, #0
 800d352:	da04      	bge.n	800d35e <__sfputc_r+0x16>
 800d354:	6994      	ldr	r4, [r2, #24]
 800d356:	42a3      	cmp	r3, r4
 800d358:	db07      	blt.n	800d36a <__sfputc_r+0x22>
 800d35a:	290a      	cmp	r1, #10
 800d35c:	d005      	beq.n	800d36a <__sfputc_r+0x22>
 800d35e:	6813      	ldr	r3, [r2, #0]
 800d360:	1c58      	adds	r0, r3, #1
 800d362:	6010      	str	r0, [r2, #0]
 800d364:	7019      	strb	r1, [r3, #0]
 800d366:	0008      	movs	r0, r1
 800d368:	bd10      	pop	{r4, pc}
 800d36a:	f000 f9e2 	bl	800d732 <__swbuf_r>
 800d36e:	0001      	movs	r1, r0
 800d370:	e7f9      	b.n	800d366 <__sfputc_r+0x1e>

0800d372 <__sfputs_r>:
 800d372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d374:	0006      	movs	r6, r0
 800d376:	000f      	movs	r7, r1
 800d378:	0014      	movs	r4, r2
 800d37a:	18d5      	adds	r5, r2, r3
 800d37c:	42ac      	cmp	r4, r5
 800d37e:	d101      	bne.n	800d384 <__sfputs_r+0x12>
 800d380:	2000      	movs	r0, #0
 800d382:	e007      	b.n	800d394 <__sfputs_r+0x22>
 800d384:	7821      	ldrb	r1, [r4, #0]
 800d386:	003a      	movs	r2, r7
 800d388:	0030      	movs	r0, r6
 800d38a:	f7ff ffdd 	bl	800d348 <__sfputc_r>
 800d38e:	3401      	adds	r4, #1
 800d390:	1c43      	adds	r3, r0, #1
 800d392:	d1f3      	bne.n	800d37c <__sfputs_r+0xa>
 800d394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d398 <_vfiprintf_r>:
 800d398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d39a:	b0a1      	sub	sp, #132	@ 0x84
 800d39c:	000f      	movs	r7, r1
 800d39e:	0015      	movs	r5, r2
 800d3a0:	001e      	movs	r6, r3
 800d3a2:	9003      	str	r0, [sp, #12]
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d004      	beq.n	800d3b2 <_vfiprintf_r+0x1a>
 800d3a8:	6a03      	ldr	r3, [r0, #32]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d101      	bne.n	800d3b2 <_vfiprintf_r+0x1a>
 800d3ae:	f7fe fc27 	bl	800bc00 <__sinit>
 800d3b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3b4:	07db      	lsls	r3, r3, #31
 800d3b6:	d405      	bmi.n	800d3c4 <_vfiprintf_r+0x2c>
 800d3b8:	89bb      	ldrh	r3, [r7, #12]
 800d3ba:	059b      	lsls	r3, r3, #22
 800d3bc:	d402      	bmi.n	800d3c4 <_vfiprintf_r+0x2c>
 800d3be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3c0:	f7fe fd45 	bl	800be4e <__retarget_lock_acquire_recursive>
 800d3c4:	89bb      	ldrh	r3, [r7, #12]
 800d3c6:	071b      	lsls	r3, r3, #28
 800d3c8:	d502      	bpl.n	800d3d0 <_vfiprintf_r+0x38>
 800d3ca:	693b      	ldr	r3, [r7, #16]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d113      	bne.n	800d3f8 <_vfiprintf_r+0x60>
 800d3d0:	0039      	movs	r1, r7
 800d3d2:	9803      	ldr	r0, [sp, #12]
 800d3d4:	f000 f9f0 	bl	800d7b8 <__swsetup_r>
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	d00d      	beq.n	800d3f8 <_vfiprintf_r+0x60>
 800d3dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3de:	07db      	lsls	r3, r3, #31
 800d3e0:	d503      	bpl.n	800d3ea <_vfiprintf_r+0x52>
 800d3e2:	2001      	movs	r0, #1
 800d3e4:	4240      	negs	r0, r0
 800d3e6:	b021      	add	sp, #132	@ 0x84
 800d3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ea:	89bb      	ldrh	r3, [r7, #12]
 800d3ec:	059b      	lsls	r3, r3, #22
 800d3ee:	d4f8      	bmi.n	800d3e2 <_vfiprintf_r+0x4a>
 800d3f0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3f2:	f7fe fd2d 	bl	800be50 <__retarget_lock_release_recursive>
 800d3f6:	e7f4      	b.n	800d3e2 <_vfiprintf_r+0x4a>
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	ac08      	add	r4, sp, #32
 800d3fc:	6163      	str	r3, [r4, #20]
 800d3fe:	3320      	adds	r3, #32
 800d400:	7663      	strb	r3, [r4, #25]
 800d402:	3310      	adds	r3, #16
 800d404:	76a3      	strb	r3, [r4, #26]
 800d406:	9607      	str	r6, [sp, #28]
 800d408:	002e      	movs	r6, r5
 800d40a:	7833      	ldrb	r3, [r6, #0]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d001      	beq.n	800d414 <_vfiprintf_r+0x7c>
 800d410:	2b25      	cmp	r3, #37	@ 0x25
 800d412:	d148      	bne.n	800d4a6 <_vfiprintf_r+0x10e>
 800d414:	1b73      	subs	r3, r6, r5
 800d416:	9305      	str	r3, [sp, #20]
 800d418:	42ae      	cmp	r6, r5
 800d41a:	d00b      	beq.n	800d434 <_vfiprintf_r+0x9c>
 800d41c:	002a      	movs	r2, r5
 800d41e:	0039      	movs	r1, r7
 800d420:	9803      	ldr	r0, [sp, #12]
 800d422:	f7ff ffa6 	bl	800d372 <__sfputs_r>
 800d426:	3001      	adds	r0, #1
 800d428:	d100      	bne.n	800d42c <_vfiprintf_r+0x94>
 800d42a:	e0ae      	b.n	800d58a <_vfiprintf_r+0x1f2>
 800d42c:	6963      	ldr	r3, [r4, #20]
 800d42e:	9a05      	ldr	r2, [sp, #20]
 800d430:	189b      	adds	r3, r3, r2
 800d432:	6163      	str	r3, [r4, #20]
 800d434:	7833      	ldrb	r3, [r6, #0]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d100      	bne.n	800d43c <_vfiprintf_r+0xa4>
 800d43a:	e0a6      	b.n	800d58a <_vfiprintf_r+0x1f2>
 800d43c:	2201      	movs	r2, #1
 800d43e:	2300      	movs	r3, #0
 800d440:	4252      	negs	r2, r2
 800d442:	6062      	str	r2, [r4, #4]
 800d444:	a904      	add	r1, sp, #16
 800d446:	3254      	adds	r2, #84	@ 0x54
 800d448:	1852      	adds	r2, r2, r1
 800d44a:	1c75      	adds	r5, r6, #1
 800d44c:	6023      	str	r3, [r4, #0]
 800d44e:	60e3      	str	r3, [r4, #12]
 800d450:	60a3      	str	r3, [r4, #8]
 800d452:	7013      	strb	r3, [r2, #0]
 800d454:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d456:	4b59      	ldr	r3, [pc, #356]	@ (800d5bc <_vfiprintf_r+0x224>)
 800d458:	2205      	movs	r2, #5
 800d45a:	0018      	movs	r0, r3
 800d45c:	7829      	ldrb	r1, [r5, #0]
 800d45e:	9305      	str	r3, [sp, #20]
 800d460:	f7fe fcf7 	bl	800be52 <memchr>
 800d464:	1c6e      	adds	r6, r5, #1
 800d466:	2800      	cmp	r0, #0
 800d468:	d11f      	bne.n	800d4aa <_vfiprintf_r+0x112>
 800d46a:	6822      	ldr	r2, [r4, #0]
 800d46c:	06d3      	lsls	r3, r2, #27
 800d46e:	d504      	bpl.n	800d47a <_vfiprintf_r+0xe2>
 800d470:	2353      	movs	r3, #83	@ 0x53
 800d472:	a904      	add	r1, sp, #16
 800d474:	185b      	adds	r3, r3, r1
 800d476:	2120      	movs	r1, #32
 800d478:	7019      	strb	r1, [r3, #0]
 800d47a:	0713      	lsls	r3, r2, #28
 800d47c:	d504      	bpl.n	800d488 <_vfiprintf_r+0xf0>
 800d47e:	2353      	movs	r3, #83	@ 0x53
 800d480:	a904      	add	r1, sp, #16
 800d482:	185b      	adds	r3, r3, r1
 800d484:	212b      	movs	r1, #43	@ 0x2b
 800d486:	7019      	strb	r1, [r3, #0]
 800d488:	782b      	ldrb	r3, [r5, #0]
 800d48a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d48c:	d016      	beq.n	800d4bc <_vfiprintf_r+0x124>
 800d48e:	002e      	movs	r6, r5
 800d490:	2100      	movs	r1, #0
 800d492:	200a      	movs	r0, #10
 800d494:	68e3      	ldr	r3, [r4, #12]
 800d496:	7832      	ldrb	r2, [r6, #0]
 800d498:	1c75      	adds	r5, r6, #1
 800d49a:	3a30      	subs	r2, #48	@ 0x30
 800d49c:	2a09      	cmp	r2, #9
 800d49e:	d950      	bls.n	800d542 <_vfiprintf_r+0x1aa>
 800d4a0:	2900      	cmp	r1, #0
 800d4a2:	d111      	bne.n	800d4c8 <_vfiprintf_r+0x130>
 800d4a4:	e017      	b.n	800d4d6 <_vfiprintf_r+0x13e>
 800d4a6:	3601      	adds	r6, #1
 800d4a8:	e7af      	b.n	800d40a <_vfiprintf_r+0x72>
 800d4aa:	9b05      	ldr	r3, [sp, #20]
 800d4ac:	6822      	ldr	r2, [r4, #0]
 800d4ae:	1ac0      	subs	r0, r0, r3
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	4083      	lsls	r3, r0
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	0035      	movs	r5, r6
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	e7cc      	b.n	800d456 <_vfiprintf_r+0xbe>
 800d4bc:	9b07      	ldr	r3, [sp, #28]
 800d4be:	1d19      	adds	r1, r3, #4
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	9107      	str	r1, [sp, #28]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	db01      	blt.n	800d4cc <_vfiprintf_r+0x134>
 800d4c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4ca:	e004      	b.n	800d4d6 <_vfiprintf_r+0x13e>
 800d4cc:	425b      	negs	r3, r3
 800d4ce:	60e3      	str	r3, [r4, #12]
 800d4d0:	2302      	movs	r3, #2
 800d4d2:	4313      	orrs	r3, r2
 800d4d4:	6023      	str	r3, [r4, #0]
 800d4d6:	7833      	ldrb	r3, [r6, #0]
 800d4d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4da:	d10c      	bne.n	800d4f6 <_vfiprintf_r+0x15e>
 800d4dc:	7873      	ldrb	r3, [r6, #1]
 800d4de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4e0:	d134      	bne.n	800d54c <_vfiprintf_r+0x1b4>
 800d4e2:	9b07      	ldr	r3, [sp, #28]
 800d4e4:	3602      	adds	r6, #2
 800d4e6:	1d1a      	adds	r2, r3, #4
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	9207      	str	r2, [sp, #28]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	da01      	bge.n	800d4f4 <_vfiprintf_r+0x15c>
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	425b      	negs	r3, r3
 800d4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f6:	4d32      	ldr	r5, [pc, #200]	@ (800d5c0 <_vfiprintf_r+0x228>)
 800d4f8:	2203      	movs	r2, #3
 800d4fa:	0028      	movs	r0, r5
 800d4fc:	7831      	ldrb	r1, [r6, #0]
 800d4fe:	f7fe fca8 	bl	800be52 <memchr>
 800d502:	2800      	cmp	r0, #0
 800d504:	d006      	beq.n	800d514 <_vfiprintf_r+0x17c>
 800d506:	2340      	movs	r3, #64	@ 0x40
 800d508:	1b40      	subs	r0, r0, r5
 800d50a:	4083      	lsls	r3, r0
 800d50c:	6822      	ldr	r2, [r4, #0]
 800d50e:	3601      	adds	r6, #1
 800d510:	4313      	orrs	r3, r2
 800d512:	6023      	str	r3, [r4, #0]
 800d514:	7831      	ldrb	r1, [r6, #0]
 800d516:	2206      	movs	r2, #6
 800d518:	482a      	ldr	r0, [pc, #168]	@ (800d5c4 <_vfiprintf_r+0x22c>)
 800d51a:	1c75      	adds	r5, r6, #1
 800d51c:	7621      	strb	r1, [r4, #24]
 800d51e:	f7fe fc98 	bl	800be52 <memchr>
 800d522:	2800      	cmp	r0, #0
 800d524:	d040      	beq.n	800d5a8 <_vfiprintf_r+0x210>
 800d526:	4b28      	ldr	r3, [pc, #160]	@ (800d5c8 <_vfiprintf_r+0x230>)
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d122      	bne.n	800d572 <_vfiprintf_r+0x1da>
 800d52c:	2207      	movs	r2, #7
 800d52e:	9b07      	ldr	r3, [sp, #28]
 800d530:	3307      	adds	r3, #7
 800d532:	4393      	bics	r3, r2
 800d534:	3308      	adds	r3, #8
 800d536:	9307      	str	r3, [sp, #28]
 800d538:	6963      	ldr	r3, [r4, #20]
 800d53a:	9a04      	ldr	r2, [sp, #16]
 800d53c:	189b      	adds	r3, r3, r2
 800d53e:	6163      	str	r3, [r4, #20]
 800d540:	e762      	b.n	800d408 <_vfiprintf_r+0x70>
 800d542:	4343      	muls	r3, r0
 800d544:	002e      	movs	r6, r5
 800d546:	2101      	movs	r1, #1
 800d548:	189b      	adds	r3, r3, r2
 800d54a:	e7a4      	b.n	800d496 <_vfiprintf_r+0xfe>
 800d54c:	2300      	movs	r3, #0
 800d54e:	200a      	movs	r0, #10
 800d550:	0019      	movs	r1, r3
 800d552:	3601      	adds	r6, #1
 800d554:	6063      	str	r3, [r4, #4]
 800d556:	7832      	ldrb	r2, [r6, #0]
 800d558:	1c75      	adds	r5, r6, #1
 800d55a:	3a30      	subs	r2, #48	@ 0x30
 800d55c:	2a09      	cmp	r2, #9
 800d55e:	d903      	bls.n	800d568 <_vfiprintf_r+0x1d0>
 800d560:	2b00      	cmp	r3, #0
 800d562:	d0c8      	beq.n	800d4f6 <_vfiprintf_r+0x15e>
 800d564:	9109      	str	r1, [sp, #36]	@ 0x24
 800d566:	e7c6      	b.n	800d4f6 <_vfiprintf_r+0x15e>
 800d568:	4341      	muls	r1, r0
 800d56a:	002e      	movs	r6, r5
 800d56c:	2301      	movs	r3, #1
 800d56e:	1889      	adds	r1, r1, r2
 800d570:	e7f1      	b.n	800d556 <_vfiprintf_r+0x1be>
 800d572:	aa07      	add	r2, sp, #28
 800d574:	9200      	str	r2, [sp, #0]
 800d576:	0021      	movs	r1, r4
 800d578:	003a      	movs	r2, r7
 800d57a:	4b14      	ldr	r3, [pc, #80]	@ (800d5cc <_vfiprintf_r+0x234>)
 800d57c:	9803      	ldr	r0, [sp, #12]
 800d57e:	f7fd fef3 	bl	800b368 <_printf_float>
 800d582:	9004      	str	r0, [sp, #16]
 800d584:	9b04      	ldr	r3, [sp, #16]
 800d586:	3301      	adds	r3, #1
 800d588:	d1d6      	bne.n	800d538 <_vfiprintf_r+0x1a0>
 800d58a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d58c:	07db      	lsls	r3, r3, #31
 800d58e:	d405      	bmi.n	800d59c <_vfiprintf_r+0x204>
 800d590:	89bb      	ldrh	r3, [r7, #12]
 800d592:	059b      	lsls	r3, r3, #22
 800d594:	d402      	bmi.n	800d59c <_vfiprintf_r+0x204>
 800d596:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d598:	f7fe fc5a 	bl	800be50 <__retarget_lock_release_recursive>
 800d59c:	89bb      	ldrh	r3, [r7, #12]
 800d59e:	065b      	lsls	r3, r3, #25
 800d5a0:	d500      	bpl.n	800d5a4 <_vfiprintf_r+0x20c>
 800d5a2:	e71e      	b.n	800d3e2 <_vfiprintf_r+0x4a>
 800d5a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d5a6:	e71e      	b.n	800d3e6 <_vfiprintf_r+0x4e>
 800d5a8:	aa07      	add	r2, sp, #28
 800d5aa:	9200      	str	r2, [sp, #0]
 800d5ac:	0021      	movs	r1, r4
 800d5ae:	003a      	movs	r2, r7
 800d5b0:	4b06      	ldr	r3, [pc, #24]	@ (800d5cc <_vfiprintf_r+0x234>)
 800d5b2:	9803      	ldr	r0, [sp, #12]
 800d5b4:	f7fe f986 	bl	800b8c4 <_printf_i>
 800d5b8:	e7e3      	b.n	800d582 <_vfiprintf_r+0x1ea>
 800d5ba:	46c0      	nop			@ (mov r8, r8)
 800d5bc:	0800e400 	.word	0x0800e400
 800d5c0:	0800e406 	.word	0x0800e406
 800d5c4:	0800e40a 	.word	0x0800e40a
 800d5c8:	0800b369 	.word	0x0800b369
 800d5cc:	0800d373 	.word	0x0800d373

0800d5d0 <__sflush_r>:
 800d5d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5d2:	220c      	movs	r2, #12
 800d5d4:	5e8b      	ldrsh	r3, [r1, r2]
 800d5d6:	0005      	movs	r5, r0
 800d5d8:	000c      	movs	r4, r1
 800d5da:	071a      	lsls	r2, r3, #28
 800d5dc:	d456      	bmi.n	800d68c <__sflush_r+0xbc>
 800d5de:	684a      	ldr	r2, [r1, #4]
 800d5e0:	2a00      	cmp	r2, #0
 800d5e2:	dc02      	bgt.n	800d5ea <__sflush_r+0x1a>
 800d5e4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d5e6:	2a00      	cmp	r2, #0
 800d5e8:	dd4e      	ble.n	800d688 <__sflush_r+0xb8>
 800d5ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d5ec:	2f00      	cmp	r7, #0
 800d5ee:	d04b      	beq.n	800d688 <__sflush_r+0xb8>
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	2080      	movs	r0, #128	@ 0x80
 800d5f4:	682e      	ldr	r6, [r5, #0]
 800d5f6:	602a      	str	r2, [r5, #0]
 800d5f8:	001a      	movs	r2, r3
 800d5fa:	0140      	lsls	r0, r0, #5
 800d5fc:	6a21      	ldr	r1, [r4, #32]
 800d5fe:	4002      	ands	r2, r0
 800d600:	4203      	tst	r3, r0
 800d602:	d033      	beq.n	800d66c <__sflush_r+0x9c>
 800d604:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d606:	89a3      	ldrh	r3, [r4, #12]
 800d608:	075b      	lsls	r3, r3, #29
 800d60a:	d506      	bpl.n	800d61a <__sflush_r+0x4a>
 800d60c:	6863      	ldr	r3, [r4, #4]
 800d60e:	1ad2      	subs	r2, r2, r3
 800d610:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d612:	2b00      	cmp	r3, #0
 800d614:	d001      	beq.n	800d61a <__sflush_r+0x4a>
 800d616:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d618:	1ad2      	subs	r2, r2, r3
 800d61a:	2300      	movs	r3, #0
 800d61c:	0028      	movs	r0, r5
 800d61e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d620:	6a21      	ldr	r1, [r4, #32]
 800d622:	47b8      	blx	r7
 800d624:	89a2      	ldrh	r2, [r4, #12]
 800d626:	1c43      	adds	r3, r0, #1
 800d628:	d106      	bne.n	800d638 <__sflush_r+0x68>
 800d62a:	6829      	ldr	r1, [r5, #0]
 800d62c:	291d      	cmp	r1, #29
 800d62e:	d846      	bhi.n	800d6be <__sflush_r+0xee>
 800d630:	4b29      	ldr	r3, [pc, #164]	@ (800d6d8 <__sflush_r+0x108>)
 800d632:	410b      	asrs	r3, r1
 800d634:	07db      	lsls	r3, r3, #31
 800d636:	d442      	bmi.n	800d6be <__sflush_r+0xee>
 800d638:	2300      	movs	r3, #0
 800d63a:	6063      	str	r3, [r4, #4]
 800d63c:	6923      	ldr	r3, [r4, #16]
 800d63e:	6023      	str	r3, [r4, #0]
 800d640:	04d2      	lsls	r2, r2, #19
 800d642:	d505      	bpl.n	800d650 <__sflush_r+0x80>
 800d644:	1c43      	adds	r3, r0, #1
 800d646:	d102      	bne.n	800d64e <__sflush_r+0x7e>
 800d648:	682b      	ldr	r3, [r5, #0]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d100      	bne.n	800d650 <__sflush_r+0x80>
 800d64e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d650:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d652:	602e      	str	r6, [r5, #0]
 800d654:	2900      	cmp	r1, #0
 800d656:	d017      	beq.n	800d688 <__sflush_r+0xb8>
 800d658:	0023      	movs	r3, r4
 800d65a:	3344      	adds	r3, #68	@ 0x44
 800d65c:	4299      	cmp	r1, r3
 800d65e:	d002      	beq.n	800d666 <__sflush_r+0x96>
 800d660:	0028      	movs	r0, r5
 800d662:	f7ff fa83 	bl	800cb6c <_free_r>
 800d666:	2300      	movs	r3, #0
 800d668:	6363      	str	r3, [r4, #52]	@ 0x34
 800d66a:	e00d      	b.n	800d688 <__sflush_r+0xb8>
 800d66c:	2301      	movs	r3, #1
 800d66e:	0028      	movs	r0, r5
 800d670:	47b8      	blx	r7
 800d672:	0002      	movs	r2, r0
 800d674:	1c43      	adds	r3, r0, #1
 800d676:	d1c6      	bne.n	800d606 <__sflush_r+0x36>
 800d678:	682b      	ldr	r3, [r5, #0]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d0c3      	beq.n	800d606 <__sflush_r+0x36>
 800d67e:	2b1d      	cmp	r3, #29
 800d680:	d001      	beq.n	800d686 <__sflush_r+0xb6>
 800d682:	2b16      	cmp	r3, #22
 800d684:	d11a      	bne.n	800d6bc <__sflush_r+0xec>
 800d686:	602e      	str	r6, [r5, #0]
 800d688:	2000      	movs	r0, #0
 800d68a:	e01e      	b.n	800d6ca <__sflush_r+0xfa>
 800d68c:	690e      	ldr	r6, [r1, #16]
 800d68e:	2e00      	cmp	r6, #0
 800d690:	d0fa      	beq.n	800d688 <__sflush_r+0xb8>
 800d692:	680f      	ldr	r7, [r1, #0]
 800d694:	600e      	str	r6, [r1, #0]
 800d696:	1bba      	subs	r2, r7, r6
 800d698:	9201      	str	r2, [sp, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	079b      	lsls	r3, r3, #30
 800d69e:	d100      	bne.n	800d6a2 <__sflush_r+0xd2>
 800d6a0:	694a      	ldr	r2, [r1, #20]
 800d6a2:	60a2      	str	r2, [r4, #8]
 800d6a4:	9b01      	ldr	r3, [sp, #4]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	ddee      	ble.n	800d688 <__sflush_r+0xb8>
 800d6aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d6ac:	0032      	movs	r2, r6
 800d6ae:	001f      	movs	r7, r3
 800d6b0:	0028      	movs	r0, r5
 800d6b2:	9b01      	ldr	r3, [sp, #4]
 800d6b4:	6a21      	ldr	r1, [r4, #32]
 800d6b6:	47b8      	blx	r7
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	dc07      	bgt.n	800d6cc <__sflush_r+0xfc>
 800d6bc:	89a2      	ldrh	r2, [r4, #12]
 800d6be:	2340      	movs	r3, #64	@ 0x40
 800d6c0:	2001      	movs	r0, #1
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	b21b      	sxth	r3, r3
 800d6c6:	81a3      	strh	r3, [r4, #12]
 800d6c8:	4240      	negs	r0, r0
 800d6ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d6cc:	9b01      	ldr	r3, [sp, #4]
 800d6ce:	1836      	adds	r6, r6, r0
 800d6d0:	1a1b      	subs	r3, r3, r0
 800d6d2:	9301      	str	r3, [sp, #4]
 800d6d4:	e7e6      	b.n	800d6a4 <__sflush_r+0xd4>
 800d6d6:	46c0      	nop			@ (mov r8, r8)
 800d6d8:	dfbffffe 	.word	0xdfbffffe

0800d6dc <_fflush_r>:
 800d6dc:	690b      	ldr	r3, [r1, #16]
 800d6de:	b570      	push	{r4, r5, r6, lr}
 800d6e0:	0005      	movs	r5, r0
 800d6e2:	000c      	movs	r4, r1
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d102      	bne.n	800d6ee <_fflush_r+0x12>
 800d6e8:	2500      	movs	r5, #0
 800d6ea:	0028      	movs	r0, r5
 800d6ec:	bd70      	pop	{r4, r5, r6, pc}
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	d004      	beq.n	800d6fc <_fflush_r+0x20>
 800d6f2:	6a03      	ldr	r3, [r0, #32]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d101      	bne.n	800d6fc <_fflush_r+0x20>
 800d6f8:	f7fe fa82 	bl	800bc00 <__sinit>
 800d6fc:	220c      	movs	r2, #12
 800d6fe:	5ea3      	ldrsh	r3, [r4, r2]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d0f1      	beq.n	800d6e8 <_fflush_r+0xc>
 800d704:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d706:	07d2      	lsls	r2, r2, #31
 800d708:	d404      	bmi.n	800d714 <_fflush_r+0x38>
 800d70a:	059b      	lsls	r3, r3, #22
 800d70c:	d402      	bmi.n	800d714 <_fflush_r+0x38>
 800d70e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d710:	f7fe fb9d 	bl	800be4e <__retarget_lock_acquire_recursive>
 800d714:	0028      	movs	r0, r5
 800d716:	0021      	movs	r1, r4
 800d718:	f7ff ff5a 	bl	800d5d0 <__sflush_r>
 800d71c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d71e:	0005      	movs	r5, r0
 800d720:	07db      	lsls	r3, r3, #31
 800d722:	d4e2      	bmi.n	800d6ea <_fflush_r+0xe>
 800d724:	89a3      	ldrh	r3, [r4, #12]
 800d726:	059b      	lsls	r3, r3, #22
 800d728:	d4df      	bmi.n	800d6ea <_fflush_r+0xe>
 800d72a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d72c:	f7fe fb90 	bl	800be50 <__retarget_lock_release_recursive>
 800d730:	e7db      	b.n	800d6ea <_fflush_r+0xe>

0800d732 <__swbuf_r>:
 800d732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d734:	0006      	movs	r6, r0
 800d736:	000d      	movs	r5, r1
 800d738:	0014      	movs	r4, r2
 800d73a:	2800      	cmp	r0, #0
 800d73c:	d004      	beq.n	800d748 <__swbuf_r+0x16>
 800d73e:	6a03      	ldr	r3, [r0, #32]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d101      	bne.n	800d748 <__swbuf_r+0x16>
 800d744:	f7fe fa5c 	bl	800bc00 <__sinit>
 800d748:	69a3      	ldr	r3, [r4, #24]
 800d74a:	60a3      	str	r3, [r4, #8]
 800d74c:	89a3      	ldrh	r3, [r4, #12]
 800d74e:	071b      	lsls	r3, r3, #28
 800d750:	d502      	bpl.n	800d758 <__swbuf_r+0x26>
 800d752:	6923      	ldr	r3, [r4, #16]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d109      	bne.n	800d76c <__swbuf_r+0x3a>
 800d758:	0021      	movs	r1, r4
 800d75a:	0030      	movs	r0, r6
 800d75c:	f000 f82c 	bl	800d7b8 <__swsetup_r>
 800d760:	2800      	cmp	r0, #0
 800d762:	d003      	beq.n	800d76c <__swbuf_r+0x3a>
 800d764:	2501      	movs	r5, #1
 800d766:	426d      	negs	r5, r5
 800d768:	0028      	movs	r0, r5
 800d76a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d76c:	6923      	ldr	r3, [r4, #16]
 800d76e:	6820      	ldr	r0, [r4, #0]
 800d770:	b2ef      	uxtb	r7, r5
 800d772:	1ac0      	subs	r0, r0, r3
 800d774:	6963      	ldr	r3, [r4, #20]
 800d776:	b2ed      	uxtb	r5, r5
 800d778:	4283      	cmp	r3, r0
 800d77a:	dc05      	bgt.n	800d788 <__swbuf_r+0x56>
 800d77c:	0021      	movs	r1, r4
 800d77e:	0030      	movs	r0, r6
 800d780:	f7ff ffac 	bl	800d6dc <_fflush_r>
 800d784:	2800      	cmp	r0, #0
 800d786:	d1ed      	bne.n	800d764 <__swbuf_r+0x32>
 800d788:	68a3      	ldr	r3, [r4, #8]
 800d78a:	3001      	adds	r0, #1
 800d78c:	3b01      	subs	r3, #1
 800d78e:	60a3      	str	r3, [r4, #8]
 800d790:	6823      	ldr	r3, [r4, #0]
 800d792:	1c5a      	adds	r2, r3, #1
 800d794:	6022      	str	r2, [r4, #0]
 800d796:	701f      	strb	r7, [r3, #0]
 800d798:	6963      	ldr	r3, [r4, #20]
 800d79a:	4283      	cmp	r3, r0
 800d79c:	d004      	beq.n	800d7a8 <__swbuf_r+0x76>
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	07db      	lsls	r3, r3, #31
 800d7a2:	d5e1      	bpl.n	800d768 <__swbuf_r+0x36>
 800d7a4:	2d0a      	cmp	r5, #10
 800d7a6:	d1df      	bne.n	800d768 <__swbuf_r+0x36>
 800d7a8:	0021      	movs	r1, r4
 800d7aa:	0030      	movs	r0, r6
 800d7ac:	f7ff ff96 	bl	800d6dc <_fflush_r>
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	d0d9      	beq.n	800d768 <__swbuf_r+0x36>
 800d7b4:	e7d6      	b.n	800d764 <__swbuf_r+0x32>
	...

0800d7b8 <__swsetup_r>:
 800d7b8:	4b2d      	ldr	r3, [pc, #180]	@ (800d870 <__swsetup_r+0xb8>)
 800d7ba:	b570      	push	{r4, r5, r6, lr}
 800d7bc:	0005      	movs	r5, r0
 800d7be:	6818      	ldr	r0, [r3, #0]
 800d7c0:	000c      	movs	r4, r1
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	d004      	beq.n	800d7d0 <__swsetup_r+0x18>
 800d7c6:	6a03      	ldr	r3, [r0, #32]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d101      	bne.n	800d7d0 <__swsetup_r+0x18>
 800d7cc:	f7fe fa18 	bl	800bc00 <__sinit>
 800d7d0:	230c      	movs	r3, #12
 800d7d2:	5ee2      	ldrsh	r2, [r4, r3]
 800d7d4:	0713      	lsls	r3, r2, #28
 800d7d6:	d423      	bmi.n	800d820 <__swsetup_r+0x68>
 800d7d8:	06d3      	lsls	r3, r2, #27
 800d7da:	d407      	bmi.n	800d7ec <__swsetup_r+0x34>
 800d7dc:	2309      	movs	r3, #9
 800d7de:	602b      	str	r3, [r5, #0]
 800d7e0:	2340      	movs	r3, #64	@ 0x40
 800d7e2:	2001      	movs	r0, #1
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	81a3      	strh	r3, [r4, #12]
 800d7e8:	4240      	negs	r0, r0
 800d7ea:	e03a      	b.n	800d862 <__swsetup_r+0xaa>
 800d7ec:	0752      	lsls	r2, r2, #29
 800d7ee:	d513      	bpl.n	800d818 <__swsetup_r+0x60>
 800d7f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7f2:	2900      	cmp	r1, #0
 800d7f4:	d008      	beq.n	800d808 <__swsetup_r+0x50>
 800d7f6:	0023      	movs	r3, r4
 800d7f8:	3344      	adds	r3, #68	@ 0x44
 800d7fa:	4299      	cmp	r1, r3
 800d7fc:	d002      	beq.n	800d804 <__swsetup_r+0x4c>
 800d7fe:	0028      	movs	r0, r5
 800d800:	f7ff f9b4 	bl	800cb6c <_free_r>
 800d804:	2300      	movs	r3, #0
 800d806:	6363      	str	r3, [r4, #52]	@ 0x34
 800d808:	2224      	movs	r2, #36	@ 0x24
 800d80a:	89a3      	ldrh	r3, [r4, #12]
 800d80c:	4393      	bics	r3, r2
 800d80e:	81a3      	strh	r3, [r4, #12]
 800d810:	2300      	movs	r3, #0
 800d812:	6063      	str	r3, [r4, #4]
 800d814:	6923      	ldr	r3, [r4, #16]
 800d816:	6023      	str	r3, [r4, #0]
 800d818:	2308      	movs	r3, #8
 800d81a:	89a2      	ldrh	r2, [r4, #12]
 800d81c:	4313      	orrs	r3, r2
 800d81e:	81a3      	strh	r3, [r4, #12]
 800d820:	6923      	ldr	r3, [r4, #16]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d10b      	bne.n	800d83e <__swsetup_r+0x86>
 800d826:	21a0      	movs	r1, #160	@ 0xa0
 800d828:	2280      	movs	r2, #128	@ 0x80
 800d82a:	89a3      	ldrh	r3, [r4, #12]
 800d82c:	0089      	lsls	r1, r1, #2
 800d82e:	0092      	lsls	r2, r2, #2
 800d830:	400b      	ands	r3, r1
 800d832:	4293      	cmp	r3, r2
 800d834:	d003      	beq.n	800d83e <__swsetup_r+0x86>
 800d836:	0021      	movs	r1, r4
 800d838:	0028      	movs	r0, r5
 800d83a:	f000 f8b9 	bl	800d9b0 <__smakebuf_r>
 800d83e:	230c      	movs	r3, #12
 800d840:	5ee2      	ldrsh	r2, [r4, r3]
 800d842:	2101      	movs	r1, #1
 800d844:	0013      	movs	r3, r2
 800d846:	400b      	ands	r3, r1
 800d848:	420a      	tst	r2, r1
 800d84a:	d00b      	beq.n	800d864 <__swsetup_r+0xac>
 800d84c:	2300      	movs	r3, #0
 800d84e:	60a3      	str	r3, [r4, #8]
 800d850:	6963      	ldr	r3, [r4, #20]
 800d852:	425b      	negs	r3, r3
 800d854:	61a3      	str	r3, [r4, #24]
 800d856:	2000      	movs	r0, #0
 800d858:	6923      	ldr	r3, [r4, #16]
 800d85a:	4283      	cmp	r3, r0
 800d85c:	d101      	bne.n	800d862 <__swsetup_r+0xaa>
 800d85e:	0613      	lsls	r3, r2, #24
 800d860:	d4be      	bmi.n	800d7e0 <__swsetup_r+0x28>
 800d862:	bd70      	pop	{r4, r5, r6, pc}
 800d864:	0791      	lsls	r1, r2, #30
 800d866:	d400      	bmi.n	800d86a <__swsetup_r+0xb2>
 800d868:	6963      	ldr	r3, [r4, #20]
 800d86a:	60a3      	str	r3, [r4, #8]
 800d86c:	e7f3      	b.n	800d856 <__swsetup_r+0x9e>
 800d86e:	46c0      	nop			@ (mov r8, r8)
 800d870:	2000001c 	.word	0x2000001c

0800d874 <memcpy>:
 800d874:	2300      	movs	r3, #0
 800d876:	b510      	push	{r4, lr}
 800d878:	429a      	cmp	r2, r3
 800d87a:	d100      	bne.n	800d87e <memcpy+0xa>
 800d87c:	bd10      	pop	{r4, pc}
 800d87e:	5ccc      	ldrb	r4, [r1, r3]
 800d880:	54c4      	strb	r4, [r0, r3]
 800d882:	3301      	adds	r3, #1
 800d884:	e7f8      	b.n	800d878 <memcpy+0x4>
	...

0800d888 <__assert_func>:
 800d888:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d88a:	0014      	movs	r4, r2
 800d88c:	001a      	movs	r2, r3
 800d88e:	4b09      	ldr	r3, [pc, #36]	@ (800d8b4 <__assert_func+0x2c>)
 800d890:	0005      	movs	r5, r0
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	000e      	movs	r6, r1
 800d896:	68d8      	ldr	r0, [r3, #12]
 800d898:	4b07      	ldr	r3, [pc, #28]	@ (800d8b8 <__assert_func+0x30>)
 800d89a:	2c00      	cmp	r4, #0
 800d89c:	d101      	bne.n	800d8a2 <__assert_func+0x1a>
 800d89e:	4b07      	ldr	r3, [pc, #28]	@ (800d8bc <__assert_func+0x34>)
 800d8a0:	001c      	movs	r4, r3
 800d8a2:	4907      	ldr	r1, [pc, #28]	@ (800d8c0 <__assert_func+0x38>)
 800d8a4:	9301      	str	r3, [sp, #4]
 800d8a6:	9402      	str	r4, [sp, #8]
 800d8a8:	002b      	movs	r3, r5
 800d8aa:	9600      	str	r6, [sp, #0]
 800d8ac:	f7fe f9c0 	bl	800bc30 <fiprintf>
 800d8b0:	f000 f8e4 	bl	800da7c <abort>
 800d8b4:	2000001c 	.word	0x2000001c
 800d8b8:	0800e41b 	.word	0x0800e41b
 800d8bc:	0800e456 	.word	0x0800e456
 800d8c0:	0800e428 	.word	0x0800e428

0800d8c4 <_calloc_r>:
 800d8c4:	b570      	push	{r4, r5, r6, lr}
 800d8c6:	0c0b      	lsrs	r3, r1, #16
 800d8c8:	0c15      	lsrs	r5, r2, #16
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d11e      	bne.n	800d90c <_calloc_r+0x48>
 800d8ce:	2d00      	cmp	r5, #0
 800d8d0:	d10c      	bne.n	800d8ec <_calloc_r+0x28>
 800d8d2:	b289      	uxth	r1, r1
 800d8d4:	b294      	uxth	r4, r2
 800d8d6:	434c      	muls	r4, r1
 800d8d8:	0021      	movs	r1, r4
 800d8da:	f7fd fc0f 	bl	800b0fc <_malloc_r>
 800d8de:	1e05      	subs	r5, r0, #0
 800d8e0:	d01a      	beq.n	800d918 <_calloc_r+0x54>
 800d8e2:	0022      	movs	r2, r4
 800d8e4:	2100      	movs	r1, #0
 800d8e6:	f7fe fa1b 	bl	800bd20 <memset>
 800d8ea:	e016      	b.n	800d91a <_calloc_r+0x56>
 800d8ec:	1c2b      	adds	r3, r5, #0
 800d8ee:	1c0c      	adds	r4, r1, #0
 800d8f0:	b289      	uxth	r1, r1
 800d8f2:	b292      	uxth	r2, r2
 800d8f4:	434a      	muls	r2, r1
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	b2a1      	uxth	r1, r4
 800d8fa:	4359      	muls	r1, r3
 800d8fc:	0c14      	lsrs	r4, r2, #16
 800d8fe:	190c      	adds	r4, r1, r4
 800d900:	0c23      	lsrs	r3, r4, #16
 800d902:	d107      	bne.n	800d914 <_calloc_r+0x50>
 800d904:	0424      	lsls	r4, r4, #16
 800d906:	b292      	uxth	r2, r2
 800d908:	4314      	orrs	r4, r2
 800d90a:	e7e5      	b.n	800d8d8 <_calloc_r+0x14>
 800d90c:	2d00      	cmp	r5, #0
 800d90e:	d101      	bne.n	800d914 <_calloc_r+0x50>
 800d910:	1c14      	adds	r4, r2, #0
 800d912:	e7ed      	b.n	800d8f0 <_calloc_r+0x2c>
 800d914:	230c      	movs	r3, #12
 800d916:	6003      	str	r3, [r0, #0]
 800d918:	2500      	movs	r5, #0
 800d91a:	0028      	movs	r0, r5
 800d91c:	bd70      	pop	{r4, r5, r6, pc}

0800d91e <__ascii_mbtowc>:
 800d91e:	b082      	sub	sp, #8
 800d920:	2900      	cmp	r1, #0
 800d922:	d100      	bne.n	800d926 <__ascii_mbtowc+0x8>
 800d924:	a901      	add	r1, sp, #4
 800d926:	1e10      	subs	r0, r2, #0
 800d928:	d006      	beq.n	800d938 <__ascii_mbtowc+0x1a>
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d006      	beq.n	800d93c <__ascii_mbtowc+0x1e>
 800d92e:	7813      	ldrb	r3, [r2, #0]
 800d930:	600b      	str	r3, [r1, #0]
 800d932:	7810      	ldrb	r0, [r2, #0]
 800d934:	1e43      	subs	r3, r0, #1
 800d936:	4198      	sbcs	r0, r3
 800d938:	b002      	add	sp, #8
 800d93a:	4770      	bx	lr
 800d93c:	2002      	movs	r0, #2
 800d93e:	4240      	negs	r0, r0
 800d940:	e7fa      	b.n	800d938 <__ascii_mbtowc+0x1a>

0800d942 <__ascii_wctomb>:
 800d942:	0003      	movs	r3, r0
 800d944:	1e08      	subs	r0, r1, #0
 800d946:	d005      	beq.n	800d954 <__ascii_wctomb+0x12>
 800d948:	2aff      	cmp	r2, #255	@ 0xff
 800d94a:	d904      	bls.n	800d956 <__ascii_wctomb+0x14>
 800d94c:	228a      	movs	r2, #138	@ 0x8a
 800d94e:	2001      	movs	r0, #1
 800d950:	601a      	str	r2, [r3, #0]
 800d952:	4240      	negs	r0, r0
 800d954:	4770      	bx	lr
 800d956:	2001      	movs	r0, #1
 800d958:	700a      	strb	r2, [r1, #0]
 800d95a:	e7fb      	b.n	800d954 <__ascii_wctomb+0x12>

0800d95c <__swhatbuf_r>:
 800d95c:	b570      	push	{r4, r5, r6, lr}
 800d95e:	000e      	movs	r6, r1
 800d960:	001d      	movs	r5, r3
 800d962:	230e      	movs	r3, #14
 800d964:	5ec9      	ldrsh	r1, [r1, r3]
 800d966:	0014      	movs	r4, r2
 800d968:	b096      	sub	sp, #88	@ 0x58
 800d96a:	2900      	cmp	r1, #0
 800d96c:	da0c      	bge.n	800d988 <__swhatbuf_r+0x2c>
 800d96e:	89b2      	ldrh	r2, [r6, #12]
 800d970:	2380      	movs	r3, #128	@ 0x80
 800d972:	0011      	movs	r1, r2
 800d974:	4019      	ands	r1, r3
 800d976:	421a      	tst	r2, r3
 800d978:	d114      	bne.n	800d9a4 <__swhatbuf_r+0x48>
 800d97a:	2380      	movs	r3, #128	@ 0x80
 800d97c:	00db      	lsls	r3, r3, #3
 800d97e:	2000      	movs	r0, #0
 800d980:	6029      	str	r1, [r5, #0]
 800d982:	6023      	str	r3, [r4, #0]
 800d984:	b016      	add	sp, #88	@ 0x58
 800d986:	bd70      	pop	{r4, r5, r6, pc}
 800d988:	466a      	mov	r2, sp
 800d98a:	f000 f853 	bl	800da34 <_fstat_r>
 800d98e:	2800      	cmp	r0, #0
 800d990:	dbed      	blt.n	800d96e <__swhatbuf_r+0x12>
 800d992:	23f0      	movs	r3, #240	@ 0xf0
 800d994:	9901      	ldr	r1, [sp, #4]
 800d996:	021b      	lsls	r3, r3, #8
 800d998:	4019      	ands	r1, r3
 800d99a:	4b04      	ldr	r3, [pc, #16]	@ (800d9ac <__swhatbuf_r+0x50>)
 800d99c:	18c9      	adds	r1, r1, r3
 800d99e:	424b      	negs	r3, r1
 800d9a0:	4159      	adcs	r1, r3
 800d9a2:	e7ea      	b.n	800d97a <__swhatbuf_r+0x1e>
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	2340      	movs	r3, #64	@ 0x40
 800d9a8:	e7e9      	b.n	800d97e <__swhatbuf_r+0x22>
 800d9aa:	46c0      	nop			@ (mov r8, r8)
 800d9ac:	ffffe000 	.word	0xffffe000

0800d9b0 <__smakebuf_r>:
 800d9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9b2:	2602      	movs	r6, #2
 800d9b4:	898b      	ldrh	r3, [r1, #12]
 800d9b6:	0005      	movs	r5, r0
 800d9b8:	000c      	movs	r4, r1
 800d9ba:	b085      	sub	sp, #20
 800d9bc:	4233      	tst	r3, r6
 800d9be:	d007      	beq.n	800d9d0 <__smakebuf_r+0x20>
 800d9c0:	0023      	movs	r3, r4
 800d9c2:	3347      	adds	r3, #71	@ 0x47
 800d9c4:	6023      	str	r3, [r4, #0]
 800d9c6:	6123      	str	r3, [r4, #16]
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	6163      	str	r3, [r4, #20]
 800d9cc:	b005      	add	sp, #20
 800d9ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9d0:	ab03      	add	r3, sp, #12
 800d9d2:	aa02      	add	r2, sp, #8
 800d9d4:	f7ff ffc2 	bl	800d95c <__swhatbuf_r>
 800d9d8:	9f02      	ldr	r7, [sp, #8]
 800d9da:	9001      	str	r0, [sp, #4]
 800d9dc:	0039      	movs	r1, r7
 800d9de:	0028      	movs	r0, r5
 800d9e0:	f7fd fb8c 	bl	800b0fc <_malloc_r>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	d108      	bne.n	800d9fa <__smakebuf_r+0x4a>
 800d9e8:	220c      	movs	r2, #12
 800d9ea:	5ea3      	ldrsh	r3, [r4, r2]
 800d9ec:	059a      	lsls	r2, r3, #22
 800d9ee:	d4ed      	bmi.n	800d9cc <__smakebuf_r+0x1c>
 800d9f0:	2203      	movs	r2, #3
 800d9f2:	4393      	bics	r3, r2
 800d9f4:	431e      	orrs	r6, r3
 800d9f6:	81a6      	strh	r6, [r4, #12]
 800d9f8:	e7e2      	b.n	800d9c0 <__smakebuf_r+0x10>
 800d9fa:	2380      	movs	r3, #128	@ 0x80
 800d9fc:	89a2      	ldrh	r2, [r4, #12]
 800d9fe:	6020      	str	r0, [r4, #0]
 800da00:	4313      	orrs	r3, r2
 800da02:	81a3      	strh	r3, [r4, #12]
 800da04:	9b03      	ldr	r3, [sp, #12]
 800da06:	6120      	str	r0, [r4, #16]
 800da08:	6167      	str	r7, [r4, #20]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d00c      	beq.n	800da28 <__smakebuf_r+0x78>
 800da0e:	0028      	movs	r0, r5
 800da10:	230e      	movs	r3, #14
 800da12:	5ee1      	ldrsh	r1, [r4, r3]
 800da14:	f000 f820 	bl	800da58 <_isatty_r>
 800da18:	2800      	cmp	r0, #0
 800da1a:	d005      	beq.n	800da28 <__smakebuf_r+0x78>
 800da1c:	2303      	movs	r3, #3
 800da1e:	89a2      	ldrh	r2, [r4, #12]
 800da20:	439a      	bics	r2, r3
 800da22:	3b02      	subs	r3, #2
 800da24:	4313      	orrs	r3, r2
 800da26:	81a3      	strh	r3, [r4, #12]
 800da28:	89a3      	ldrh	r3, [r4, #12]
 800da2a:	9a01      	ldr	r2, [sp, #4]
 800da2c:	4313      	orrs	r3, r2
 800da2e:	81a3      	strh	r3, [r4, #12]
 800da30:	e7cc      	b.n	800d9cc <__smakebuf_r+0x1c>
	...

0800da34 <_fstat_r>:
 800da34:	2300      	movs	r3, #0
 800da36:	b570      	push	{r4, r5, r6, lr}
 800da38:	4d06      	ldr	r5, [pc, #24]	@ (800da54 <_fstat_r+0x20>)
 800da3a:	0004      	movs	r4, r0
 800da3c:	0008      	movs	r0, r1
 800da3e:	0011      	movs	r1, r2
 800da40:	602b      	str	r3, [r5, #0]
 800da42:	f7f7 ffc6 	bl	80059d2 <_fstat>
 800da46:	1c43      	adds	r3, r0, #1
 800da48:	d103      	bne.n	800da52 <_fstat_r+0x1e>
 800da4a:	682b      	ldr	r3, [r5, #0]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d000      	beq.n	800da52 <_fstat_r+0x1e>
 800da50:	6023      	str	r3, [r4, #0]
 800da52:	bd70      	pop	{r4, r5, r6, pc}
 800da54:	2000058c 	.word	0x2000058c

0800da58 <_isatty_r>:
 800da58:	2300      	movs	r3, #0
 800da5a:	b570      	push	{r4, r5, r6, lr}
 800da5c:	4d06      	ldr	r5, [pc, #24]	@ (800da78 <_isatty_r+0x20>)
 800da5e:	0004      	movs	r4, r0
 800da60:	0008      	movs	r0, r1
 800da62:	602b      	str	r3, [r5, #0]
 800da64:	f7f7 ffc3 	bl	80059ee <_isatty>
 800da68:	1c43      	adds	r3, r0, #1
 800da6a:	d103      	bne.n	800da74 <_isatty_r+0x1c>
 800da6c:	682b      	ldr	r3, [r5, #0]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d000      	beq.n	800da74 <_isatty_r+0x1c>
 800da72:	6023      	str	r3, [r4, #0]
 800da74:	bd70      	pop	{r4, r5, r6, pc}
 800da76:	46c0      	nop			@ (mov r8, r8)
 800da78:	2000058c 	.word	0x2000058c

0800da7c <abort>:
 800da7c:	2006      	movs	r0, #6
 800da7e:	b510      	push	{r4, lr}
 800da80:	f000 f82c 	bl	800dadc <raise>
 800da84:	2001      	movs	r0, #1
 800da86:	f7f7 ff54 	bl	8005932 <_exit>

0800da8a <_raise_r>:
 800da8a:	b570      	push	{r4, r5, r6, lr}
 800da8c:	0004      	movs	r4, r0
 800da8e:	000d      	movs	r5, r1
 800da90:	291f      	cmp	r1, #31
 800da92:	d904      	bls.n	800da9e <_raise_r+0x14>
 800da94:	2316      	movs	r3, #22
 800da96:	6003      	str	r3, [r0, #0]
 800da98:	2001      	movs	r0, #1
 800da9a:	4240      	negs	r0, r0
 800da9c:	bd70      	pop	{r4, r5, r6, pc}
 800da9e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d004      	beq.n	800daae <_raise_r+0x24>
 800daa4:	008a      	lsls	r2, r1, #2
 800daa6:	189b      	adds	r3, r3, r2
 800daa8:	681a      	ldr	r2, [r3, #0]
 800daaa:	2a00      	cmp	r2, #0
 800daac:	d108      	bne.n	800dac0 <_raise_r+0x36>
 800daae:	0020      	movs	r0, r4
 800dab0:	f000 f830 	bl	800db14 <_getpid_r>
 800dab4:	002a      	movs	r2, r5
 800dab6:	0001      	movs	r1, r0
 800dab8:	0020      	movs	r0, r4
 800daba:	f000 f819 	bl	800daf0 <_kill_r>
 800dabe:	e7ed      	b.n	800da9c <_raise_r+0x12>
 800dac0:	2a01      	cmp	r2, #1
 800dac2:	d009      	beq.n	800dad8 <_raise_r+0x4e>
 800dac4:	1c51      	adds	r1, r2, #1
 800dac6:	d103      	bne.n	800dad0 <_raise_r+0x46>
 800dac8:	2316      	movs	r3, #22
 800daca:	6003      	str	r3, [r0, #0]
 800dacc:	2001      	movs	r0, #1
 800dace:	e7e5      	b.n	800da9c <_raise_r+0x12>
 800dad0:	2100      	movs	r1, #0
 800dad2:	0028      	movs	r0, r5
 800dad4:	6019      	str	r1, [r3, #0]
 800dad6:	4790      	blx	r2
 800dad8:	2000      	movs	r0, #0
 800dada:	e7df      	b.n	800da9c <_raise_r+0x12>

0800dadc <raise>:
 800dadc:	b510      	push	{r4, lr}
 800dade:	4b03      	ldr	r3, [pc, #12]	@ (800daec <raise+0x10>)
 800dae0:	0001      	movs	r1, r0
 800dae2:	6818      	ldr	r0, [r3, #0]
 800dae4:	f7ff ffd1 	bl	800da8a <_raise_r>
 800dae8:	bd10      	pop	{r4, pc}
 800daea:	46c0      	nop			@ (mov r8, r8)
 800daec:	2000001c 	.word	0x2000001c

0800daf0 <_kill_r>:
 800daf0:	2300      	movs	r3, #0
 800daf2:	b570      	push	{r4, r5, r6, lr}
 800daf4:	4d06      	ldr	r5, [pc, #24]	@ (800db10 <_kill_r+0x20>)
 800daf6:	0004      	movs	r4, r0
 800daf8:	0008      	movs	r0, r1
 800dafa:	0011      	movs	r1, r2
 800dafc:	602b      	str	r3, [r5, #0]
 800dafe:	f7f7 ff08 	bl	8005912 <_kill>
 800db02:	1c43      	adds	r3, r0, #1
 800db04:	d103      	bne.n	800db0e <_kill_r+0x1e>
 800db06:	682b      	ldr	r3, [r5, #0]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d000      	beq.n	800db0e <_kill_r+0x1e>
 800db0c:	6023      	str	r3, [r4, #0]
 800db0e:	bd70      	pop	{r4, r5, r6, pc}
 800db10:	2000058c 	.word	0x2000058c

0800db14 <_getpid_r>:
 800db14:	b510      	push	{r4, lr}
 800db16:	f7f7 fef6 	bl	8005906 <_getpid>
 800db1a:	bd10      	pop	{r4, pc}

0800db1c <_init>:
 800db1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db1e:	46c0      	nop			@ (mov r8, r8)
 800db20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db22:	bc08      	pop	{r3}
 800db24:	469e      	mov	lr, r3
 800db26:	4770      	bx	lr

0800db28 <_fini>:
 800db28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db2a:	46c0      	nop			@ (mov r8, r8)
 800db2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db2e:	bc08      	pop	{r3}
 800db30:	469e      	mov	lr, r3
 800db32:	4770      	bx	lr
