 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: AddressRouter                       Date:  3-22-2024,  2:52PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
18 /72  ( 25%) 19  /360  (  5%) 22 /216 ( 10%)   1  /72  (  1%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        7/54       10/90       6/ 9
FB2           3/18        6/54        2/90       5/ 9
FB3           6/18        9/54        7/90       6/ 9
FB4           0/18        0/54        0/90       5/ 7
             -----       -----       -----      -----    
             18/72       22/216      19/360     22/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    17      28
Output        :   15          15    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 18 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'AddressRouter.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_addr<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_clk'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_duart_dtack'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_duart_irq'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_fc<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'i_rst'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 15 Outputs **

Signal                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                         Pts   Inps          No.  Type    Use     Mode Rate State
o_cs_duart                   1     5     FB1_2   1    I/O     O       STD  FAST 
o_duart_rw                   1     2     FB1_6   3    I/O     O       STD  FAST 
o_oe                         1     1     FB1_11  6    GCK/I/O O       STD  FAST 
o_we                         1     2     FB1_14  7    GCK/I/O O       STD  FAST 
o_cs_ramh                    1     5     FB1_15  8    I/O     O       STD  FAST 
o_cs_raml                    1     5     FB1_17  9    I/O     O       STD  FAST 
o_cs_roml                    1     6     FB2_11  40   GTS/I/O O       STD  FAST 
o_duart_iack                 0     0     FB2_14  42   GTS/I/O O       STD  FAST 
o_cs_romh                    1     6     FB2_15  43   I/O     O       STD  FAST 
o_ipl<0>                     0     0     FB3_5   12   I/O     O       STD  FAST 
o_ipl<1>                     0     0     FB3_9   14   I/O     O       STD  FAST 
o_berr                       5     6     FB3_11  18   I/O     O       STD  FAST 
o_ipl<2>                     0     0     FB3_15  20   I/O     O       STD  FAST 
o_dtack                      1     4     FB3_16  24   I/O     O       STD  FAST 
io_hlt                       1     1     FB3_17  22   I/O     O       STD  FAST 

** 3 Buried Nodes **

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
s_latch_hlt                  1     1     FB1_13  STD  SET
$OpTx$$OpTx$FX_DC$13_INV$23  1     2     FB1_16  STD  
$OpTx$FX_DC$14               2     2     FB1_18  STD  

** 7 Inputs **

Signal                       Loc     Pin  Pin     Pin     
Name                                 No.  Type    Use     
i_addr<1>                    FB2_6   37   I/O     I
i_addr<0>                    FB2_9   39   GSR/I/O I
i_rw                         FB4_2   25   I/O     I
i_lds                        FB4_5   26   I/O     I
i_uds                        FB4_8   27   I/O     I
i_as                         FB4_11  28   I/O     I
i_addr<7>                    FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
o_cs_duart            1       0     0   4     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
o_duart_rw            1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
o_oe                  1       0     0   4     FB1_11  6     GCK/I/O O
(unused)              0       0     0   5     FB1_12        (b)     
s_latch_hlt           1       0     0   4     FB1_13        (b)     (b)
o_we                  1       0     0   4     FB1_14  7     GCK/I/O O
o_cs_ramh             1       0     0   4     FB1_15  8     I/O     O
$OpTx$$OpTx$FX_DC$13_INV$23
                      1       0     0   4     FB1_16        (b)     (b)
o_cs_raml             1       0     0   4     FB1_17  9     I/O     O
$OpTx$FX_DC$14        2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_addr<0>          4: i_as               6: i_rw 
  2: i_addr<1>          5: i_lds              7: i_uds 
  3: i_addr<7>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_cs_duart           XX.XX.X................................. 5
o_duart_rw           ...X.X.................................. 2
o_oe                 ...X.................................... 1
s_latch_hlt          ..X..................................... 1
o_we                 ...X.X.................................. 2
o_cs_ramh            XX.XX.X................................. 5
$OpTx$$OpTx$FX_DC$13_INV$23 
                     X....X.................................. 2
o_cs_raml            XX.XX.X................................. 5
$OpTx$FX_DC$14       ....X.X................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
o_cs_roml             1       0     0   4     FB2_11  40    GTS/I/O O
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
o_duart_iack          0       0     0   5     FB2_14  42    GTS/I/O O
o_cs_romh             1       0     0   4     FB2_15  43    I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: i_addr<0>          3: i_as               5: i_rw 
  2: i_addr<1>          4: i_lds              6: i_uds 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_cs_roml            XXXXXX.................................. 6
o_duart_iack         ........................................ 0
o_cs_romh            XXXXXX.................................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
o_ipl<0>              0       0     0   5     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
o_ipl<1>              0       0     0   5     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
o_berr                5       0     0   0     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
o_ipl<2>              0       0     0   5     FB3_15  20    I/O     O
o_dtack               1       0     0   4     FB3_16  24    I/O     O
io_hlt                1       0     0   4     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$13_INV$23   4: i_addr<1>          7: i_rw 
  2: $OpTx$FX_DC$14                5: i_as               8: i_uds 
  3: i_addr<0>                     6: i_lds              9: s_latch_hlt 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
o_ipl<0>             ........................................ 0
o_ipl<1>             ........................................ 0
o_berr               ..XXXXXX................................ 6
o_ipl<2>             ........................................ 0
o_dtack              XX.XX................................... 4
io_hlt               ........X............................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$13_INV$23 <= (NOT i_addr(0) AND NOT i_rw);


$OpTx$FX_DC$14 <= i_lds
	 XOR 
$OpTx$FX_DC$14 <= i_uds;


io_hlt_I <= '0';
io_hlt <= io_hlt_I when io_hlt_OE = '1' else 'Z';
io_hlt_OE <= NOT s_latch_hlt;


o_berr <= NOT (((NOT i_as AND i_addr(1) AND i_addr(0))
	OR (NOT i_as AND i_addr(1) AND NOT i_lds)
	OR (NOT i_as AND i_lds AND i_uds)
	OR (NOT i_as AND NOT i_lds AND NOT i_uds)
	OR (NOT i_as AND NOT i_addr(1) AND NOT i_addr(0) AND NOT i_rw)));


o_cs_duart <= NOT ((NOT i_as AND i_addr(1) AND NOT i_addr(0) AND i_lds AND NOT i_uds));


o_cs_ramh <= NOT ((NOT i_as AND NOT i_addr(1) AND i_addr(0) AND NOT i_lds AND i_uds));


o_cs_raml <= NOT ((NOT i_as AND NOT i_addr(1) AND i_addr(0) AND i_lds AND NOT i_uds));


o_cs_romh <= NOT ((NOT i_as AND NOT i_addr(1) AND NOT i_addr(0) AND NOT i_lds AND i_uds AND 
	i_rw));


o_cs_roml <= NOT ((NOT i_as AND NOT i_addr(1) AND NOT i_addr(0) AND i_lds AND NOT i_uds AND 
	i_rw));


o_dtack_I <= '0';
o_dtack <= o_dtack_I when o_dtack_OE = '1' else 'Z';
o_dtack_OE <= (NOT i_as AND NOT i_addr(1) AND NOT $OpTx$$OpTx$FX_DC$13_INV$23 AND 
	$OpTx$FX_DC$14);


o_duart_iack <= '1';


o_duart_rw <= NOT ((NOT i_as AND NOT i_rw));


o_ipl(0) <= '1';


o_ipl(1) <= '1';


o_ipl(2) <= '1';


o_oe <= i_as;


o_we <= NOT ((NOT i_as AND NOT i_rw));

FDCPE_s_latch_hlt: FDCPE port map (s_latch_hlt,'0',i_addr(7),'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 o_cs_duart                       23 GND                           
  2 KPR                              24 o_dtack                       
  3 o_duart_rw                       25 i_rw                          
  4 KPR                              26 i_lds                         
  5 KPR                              27 i_uds                         
  6 o_oe                             28 i_as                          
  7 o_we                             29 KPR                           
  8 o_cs_ramh                        30 TDO                           
  9 o_cs_raml                        31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 o_ipl<0>                         34 i_addr<7>                     
 13 KPR                              35 KPR                           
 14 o_ipl<1>                         36 KPR                           
 15 TDI                              37 i_addr<1>                     
 16 TMS                              38 KPR                           
 17 TCK                              39 i_addr<0>                     
 18 o_berr                           40 o_cs_roml                     
 19 KPR                              41 VCC                           
 20 o_ipl<2>                         42 o_duart_iack                  
 21 VCC                              43 o_cs_romh                     
 22 io_hlt                           44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
