
if_les_common_cd2430.h,8259
#define __IF_LES_COMMON_CD2430_H__38,1494
#define CMR_RXDMA 49,1636
#define CMR_TXDMA 50,1709
#define CMR_MODE_HDLC 51,1760
#define CMR_MODE_BISYNC 52,1821
#define CMR_MODE_ASYNC 53,1879
#define CMR_MODE_PPP 54,1936
#define CMR_MODE_SLIP 55,1992
#define CMR_MODE_MNP4 56,2049
#define CMR_MODE_AUTO 57,2100
#define COR1_PARITY_ODD 62,2176
#define COR1_PARITY_NONE 63,2245
#define COR1_PARITY_FORCE 64,2301
#define COR1_PARITY_NORM 65,2376
#define COR1_PARITY_IGN 66,2436
#define COR1_5BIT 67,2508
#define COR1_6BIT 68,2574
#define COR1_7BIT 69,2626
#define COR1_8BIT 70,2678
#define COR1_MAX_DELAY_FLAGS 71,2730
#define COR2_IXANY 78,2935
#define COR2_TXINBAND 79,3012
#define COR2_ETC 80,3086
#define COR2_LOOP 81,3160
#define COR2_RTS 82,3221
#define COR2_CTS 83,3268
#define COR2_DSR 84,3315
#define COR2_LRC 86,3363
#define COR2_APPEND_BCC 87,3429
#define COR2_EBCDIC 88,3499
#define COR2_CRC_NORMAL 89,3571
#define COR2_NO_STRIP 90,3648
enum ETC ETC95,3771
    ETC_ESC 96,3782
    ETC_ESC = 0x0,96,3782
    ETC_BREAK 97,3842
    ETC_BREAK = 0x81,97,3842
    ETC_DELAY 98,3891
    ETC_DELAY = 0x82,98,3891
    ETC_ENDBREAK 99,3942
    ETC_ENDBREAK = 0x83 99,3942
#define CD2430BREAKDATA 101,4002
#define COR3_ESCDE 106,4099
#define COR3_RANGEDE 107,4173
#define COR3_FCT 108,4231
#define COR3_SCDE 109,4295
#define COR3_SCSTRIP 110,4360
#define COR3_1STOP 111,4436
#define COR3_15STOP 112,4485
#define COR3_2STOP 113,4531
#define COR3_TXGEN 114,4575
#define COR3_RXCK 115,4643
#define COR3_CRCPASS 116,4704
#define COR3_1PAD 117,4778
#define COR3_2PAD 118,4837
#define COR3_3PAD 119,4896
#define COR3_4PAD 120,4955
#define COR3_NRZ 121,5014
#define COR3_NRZI 122,5085
#define COR3_PRESYN_PAD 124,5158
#define COR3_PAD_55 125,5216
#define COR3_FCS_ZERO 126,5269
#define COR3_DISABLE_FCS 127,5326
#define COR3_IDLE_MARK 128,5385
#define COR4_DSRZD 133,5460
#define COR4_CDZD 134,5525
#define COR4_CTSZD 135,5570
#define COR4_FIFOMASK 136,5616
#define TARGET_INTERRUPT_LATENCY 143,5860
#define COR4_RXTHRESH(COR4_RXTHRESH152,6237
#define COR5_DSROD 157,6290
#define COR5_CDOD 158,6355
#define COR5_CTSOD 159,6400
#define COR5_RXMASK 160,6446
#define COR6_IGNCR 165,6536
#define COR6_ICRNL 166,6593
#define COR6_INLCR 167,6648
#define COR6_IGNBRK 168,6699
#define COR6_NOBRKINT 169,6756
#define COR6_PARMRK 170,6818
#define COR6_INPCK 171,6868
#define COR6_PARINT 172,6919
#define COR7_ISTRIP 177,7002
#define COR7_LNE 178,7055
#define COR7_FCERR 179,7122
#define COR7_ONLCR 180,7188
#define COR7_OCRNL 181,7247
#define RCOR_TLVAL 186,7317
#define RCOR_DPLL 187,7375
#define RCOR_NRZ 188,7425
#define RCOR_NRZI 189,7471
#define RCOR_MANCH 190,7518
#define RCOR_CLK0 191,7571
#define RCOR_CLK1 192,7639
#define RCOR_CLK2 193,7683
#define RCOR_CLK3 194,7727
#define RCOR_CLK4 195,7771
#define RCOR_EXT 196,7815
#define TCOR_CLK0 201,7887
#define TCOR_CLK1 202,7956
#define TCOR_CLK2 203,8000
#define TCOR_CLK3 204,8044
#define TCOR_CLK4 205,8088
#define TCOR_EXT 206,8132
#define TCOR_RX 207,8183
#define TCOR_EXT1X 208,8239
#define TCOR_LLM 209,8295
#define CCR_SET0 214,8373
#define CCR_CLRCH 215,8428
#define CCR_INITCH 216,8480
#define CCR_RESET 217,8531
#define CCR_ENTX 218,8579
#define CCR_DISTX 219,8636
#define CCR_ENRX 220,8686
#define CCR_DISRX 221,8740
#define CCR_SET1 223,8791
#define CCR_CLRT1 224,8846
#define CCR_CLRT2 225,8898
#define CCR_CLRRCV 226,8942
#define CCR_CLRTX 227,9003
#define STCR_ABORTTX 232,9078
#define STCR_APNDCOMPLT 233,9131
#define STCR_SNDSPEC 234,9190
#define STCR_SPC1 235,9247
#define STCR_SPC2 236,9304
#define STCR_SPC3 237,9361
#define STCR_SPC4 238,9418
#define STCR_PPPSNDSPEC 239,9475
#define STCR_PPPXON 240,9549
#define STCR_PPPXOFF 241,9607
#define CSR_RXEN 246,9686
#define CSR_RXFLOFF 247,9741
#define CSR_RXFLON 248,9806
#define CSR_RXIDLE 249,9870
#define CSR_TXEN 250,9922
#define CSR_TXFLOFF 251,9977
#define CSR_TXFLON 252,10038
#define CSR_TXIDLE 253,10098
#define MSVR_DSR 260,10277
#define MSVR_CD 261,10328
#define MSVR_CTS 262,10373
#define MSVR_DTROPT 263,10419
#define MSVR_PORTID 264,10481
#define MSVR_DTR 265,10546
#define MSVR_RTS 266,10597
#define LIVR_MASK 271,10664
#define LIVR_MODEM 272,10729
#define LIVR_TX 273,10790
#define LIVR_RX 274,10841
#define LIVR_RXEX 275,10891
#define IER_MDM 280,10971
#define IER_RET 281,11040
#define IER_RXD 282,11109
#define IER_TIMER 283,11174
#define IER_TXMPTY 284,11223
#define IER_TXD 285,11296
#define LICR_MASK 290,11384
#define LICR_CHAN0 291,11451
#define LICR_CHAN1 292,11503
#define LICR_CHAN2 293,11555
#define LICR_CHAN3 294,11607
#define STK_MASK0 299,11679
#define STK_NONE 300,11740
#define STK_MODEM 301,11806
#define STK_TX 302,11857
#define STK_RX 303,11908
#define RIR_VECT(RIR_VECT308,11978
#define RIR_CHAN(RIR_CHAN310,12090
#define RISR_BRK 315,12213
#define RISR_FE 316,12266
#define RISR_PE 317,12318
#define RISR_RESIND 318,12369
#define RISR_OE 319,12433
#define RISR_SCMASK 320,12485
#define RISR_SC1 321,12552
#define RISR_SC2 322,12602
#define RISR_SC3 323,12652
#define RISR_SC4 324,12702
#define RISR_SCRNG 325,12752
#define RISR_TO 326,12811
#define RISR_BUFB 327,12870
#define RISR_EOB 328,12933
#define RISR_BERR 329,12993
#define RISR_ERROR 330,13041
#define RISR_CRC 335,13154
#define RISR_RXABT 336,13202
#define RISR_EOF 337,13255
#define REOIR_TERM 342,13337
#define REOIR_DISCEXC 343,13404
#define REOIR_NOTRANSF 344,13470
#define TIR_VECT(TIR_VECT349,13548
#define TIR_CHAN(TIR_CHAN351,13660
#define TISR_BERR 356,13731
#define TISR_EOF 357,13779
#define TISR_EOB 358,13830
#define TISR_UE 359,13882
#define TISR_BUFB 360,13941
#define TISR_MPTY 361,14004
#define TISR_TXD 362,14064
#define TISR_ERROR 363,14129
#define TEOIR_TERM 368,14204
#define TEOIR_NOTRANSF 369,14271
#define MIR_VECT(MIR_VECT374,14349
#define MIR_CHAN(MIR_CHAN376,14461
#define MISR_DSR 383,14635
#define MISR_CD 384,14685
#define MISR_CTS 385,14730
#define MISR_RTS 386,14776
#define MISR_DTR 387,14800
#define MISR_TIMER1 388,14824
#define MISR_TIMER2 389,14877
#define DMR_BYTE 394,14946
#define DMR_SSTEP 395,15008
#define DMR_CLKDIS 396,15069
#define DMABSTS_RSTAPD 401,15149
#define DMABSTS_APPEND 402,15212
#define DMABSTS_NTBUF 403,15275
#define DMABSTS_TBUSY 404,15342
#define DMABSTS_NRBUF 405,15411
#define DMABSTS_RBUSY 406,15477
#define RBSTS_BERR 411,15571
#define RBSTS_EOF 412,15619
#define RBSTS_EOB 413,15670
#define RBSTS_24OWN 414,15722
#define TBSTS_BERR 419,15803
#define TBSTS_EOF 420,15851
#define TBSTS_EOB 421,15902
#define TBSTS_APND 422,15954
#define TBSTS_MAP32 423,15999
#define TBSTS_INTR 424,16070
#define TBSTS_24OWN 425,16136
#define CPSR_CRC16 430,16212
#define CPSR_V41 431,16273
#define STK_CLVL_MASK 436,16415
#define STK_MLVL_MASK 437,16470
#define STK_TLVL_MASK 438,16524
#define STK_TX_CLVL 444,16715
#define STK_TX_MLVL 445,16752
#define STK_TX_TLVL 446,16789
#define STK_RX_CLVL 447,16826
#define STK_RX_MLVL 448,16863
#define STK_RX_TLVL 449,16900
#define STK_MODEM_CLVL 450,16937
#define STK_MODEM_MLVL 451,16974
#define STK_MODEM_TLVL 452,17011
#define CD2430_BUFSIZE 457,17069
#define CD2430_CHIPCHAN 458,17143
#define CD2430_DISABLE 459,17201
#define CD2430T_DISABLE 460,17269
#define CD2430R_DISABLE 461,17320
#define CD2430M_DISABLE 462,17370
#define CD2430CLOCK 465,17459
#define CD2430PILR(CD2430PILR469,17545
#define CD2430LO(CD2430LO472,17637
#define CD2430HI(CD2430HI473,17683
#define DCD_DSR_CHANGE(DCD_DSR_CHANGE478,17790
#define DTR_CHANGE(DTR_CHANGE479,17853
#define RTS_CHANGE(RTS_CHANGE480,17899
#define TIMER1_TIMEOUT(TIMER1_TIMEOUT481,17946
#define TIMER2_TIMEOUT(TIMER2_TIMEOUT482,18000
#define CD2430_CHANNEL_INST 499,18875
} cd2430_channel_inst_t;cd2430_channel_inst_t506,19298
#define MODE_INVALID 511,19375
#define MODE_HDLC 512,19398
#define MODE_BISYNC 513,19421
#define MODE_ASYNC 514,19444
arm_rx_dma 536,19930
typedef unsigned char pcr_rw, pcr_ro;pcr_ro554,20414
typedef unsigned short pcr_wrw, pcr_wro;pcr_wro555,20452
}per_channel_registers;per_channel_registers618,23684
