------- FILE helloworld.asm LEVEL 1 PASS 1
      1  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      2  0000 ????						;;		    Raphael Frei - 2023 		      ;;
      3  0000 ????						;;		  Designed for Atari 2600		      ;;
      4  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      5  0000 ????
      6  0000 ????				      processor	6502	; Define the target processor
      7  0000 ????
------- FILE vcs.h LEVEL 2 PASS 1
      0  0000 ????				      include	"vcs.h"
      1  0000 ????						; VCS.H
      2  0000 ????						; Version 1.05, 13/November/2003
      3  0000 ????
      4  0000 ????	       00 69	   VERSION_VCS =	105
      5  0000 ????
      6  0000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines hardware registers and memory mapping for the
     11  0000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  0000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  0000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  0000 ????						; with your views.  Please contribute, if you think you can improve this
     19  0000 ????						; file!
     20  0000 ????						;
     21  0000 ????						; Latest Revisions...
     22  0000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  0000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  0000 ????						;			    This will allow conditional code to verify VCS.H being
     25  0000 ????						;			    used for code assembly.
     26  0000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  0000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  0000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  0000 ????						;			 readability issue, and binary compatibility with disassembled
     30  0000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  0000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  0000 ????						;			 which was broken by the use of segments in this file, as
     33  0000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  0000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  0000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  0000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  0000 ????						;						   it is safe to leave it undefined, and the base address will
     38  0000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  0000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  0000 ????						;			  - register definitions are now generated through assignment
     41  0000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  0000 ????						;			    address architecture.
     43  0000 ????						; 1.0	22/MAR/2003		Initial release
     44  0000 ????
     45  0000 ????
     46  0000 ????						;-------------------------------------------------------------------------------
     47  0000 ????
     48  0000 ????						; TIA_BASE_ADDRESS
     49  0000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  0000 ????						; Normally 0, the base address should (externally, before including this file)
     51  0000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  0000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  0000 ????						; < $40 as a bankswitch.
     54  0000 ????
     55  0000 ????				      IFNCONST	TIA_BASE_ADDRESS
     56  0000 ????	       00 00	   TIA_BASE_ADDRESS =	0
     57  0000 ????				      ENDIF
     58  0000 ????
     59  0000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  0000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  0000 ????						; *OR* by declaring the label before including this file, eg:
     62  0000 ????						; TIA_BASE_ADDRESS = $40
     63  0000 ????						;   include "vcs.h"
     64  0000 ????
     65  0000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  0000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  0000 ????						; for the mirrored ROM hardware registers.
     68  0000 ????
     69  0000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  0000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  0000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  0000 ????
     73  0000 ????				      IFNCONST	TIA_BASE_READ_ADDRESS
     74  0000 ????	       00 00	   TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  0000 ????				      ENDIF
     76  0000 ????
     77  0000 ????				      IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  0000 ????	       00 00	   TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  0000 ????				      ENDIF
     80  0000 ????
     81  0000 ????						;-------------------------------------------------------------------------------
     82  0000 ????
     83 U0000 ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U0000 ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0000 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE helloworld.asm
------- FILE macro.h LEVEL 2 PASS 1
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE helloworld.asm
     10  0000 ????
     11  0000 ????				      seg	Code	; Segment
     12  f000					      org	$F000	; Define code origin in $F000 (First ROM space)
     13  f000
     14  f000				   START
      0  f000					      CLEAN_START		; Clear memory and TIA
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     16  f00b
     17  f00b		       a2 80		      ldx	#$80	; Load BLUE COLOR into X
     18  f00d		       86 09		      stx	COLUBK	; Store the X value into background
     19  f00f
     20  f00f		       a9 1c		      lda	#$1C	; Load YELLOW COLOR into X
     21  f011		       85 08		      sta	COLUPF	; Store the X value into playfield
     22  f013
     23  f013							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     24  f013							;; Starting a new frame using VBLANK and VSYNC
     25  f013							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     26  f013				   STARTFRAME
     27  f013		       a9 02		      lda	#2	; Load 2 into A
     28  f015		       85 01		      sta	VBLANK	; Turn VBLANK on
     29  f017		       85 00		      sta	VSYNC	; Turn VSYNC on
     30  f019
     31  f019							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     32  f019							;; Generate VSYNC 3 lines
     33  f019							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     34  f019
     35  f019					      REPEAT	3	; Repeat the next instruction 3 times
     36  f019		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     35  f019					      REPEND
     36  f01b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     35  f01b					      REPEND
     36  f01d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     37  f01f					      REPEND
     38  f01f
     39  f01f		       a9 00		      lda	#0	; Load 0 into A
     40  f021		       85 00		      sta	VSYNC	; Turn VSYNC off
     41  f023
     42  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     43  f023							;; Generate 37 lines of VBLANK
     44  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     45  f023
     46  f023					      REPEAT	#37	; Repeat the next instruction 37 times
     47  f023		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f023					      REPEND
     47  f025		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f025					      REPEND
     47  f027		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f027					      REPEND
     47  f029		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f029					      REPEND
     47  f02b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f02b					      REPEND
     47  f02d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f02d					      REPEND
     47  f02f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f02f					      REPEND
     47  f031		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f031					      REPEND
     47  f033		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f033					      REPEND
     47  f035		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f035					      REPEND
     47  f037		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f037					      REPEND
     47  f039		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f039					      REPEND
     47  f03b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f03b					      REPEND
     47  f03d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f03d					      REPEND
     47  f03f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f03f					      REPEND
     47  f041		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f041					      REPEND
     47  f043		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f043					      REPEND
     47  f045		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f045					      REPEND
     47  f047		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f047					      REPEND
     47  f049		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f049					      REPEND
     47  f04b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f04b					      REPEND
     47  f04d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f04d					      REPEND
     47  f04f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f04f					      REPEND
     47  f051		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f051					      REPEND
     47  f053		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f053					      REPEND
     47  f055		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f055					      REPEND
     47  f057		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f057					      REPEND
     47  f059		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f059					      REPEND
     47  f05b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f05b					      REPEND
     47  f05d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f05d					      REPEND
     47  f05f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f05f					      REPEND
     47  f061		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f061					      REPEND
     47  f063		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f063					      REPEND
     47  f065		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f065					      REPEND
     47  f067		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f067					      REPEND
     47  f069		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     46  f069					      REPEND
     47  f06b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     48  f06d					      REPEND
     49  f06d
     50  f06d		       a9 00		      lda	#0
     51  f06f		       85 01		      sta	VBLANK	; Turn VBLANK off
     52  f071
     53  f071							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     54  f071							;; Set CTRLPF register to reflect playfield
     55  f071							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     56  f071
     57  f071		       a9 00		      lda	#%00000000	; Reflect
     58  f073		       85 0a		      sta	CTRLPF
     59  f075
     60  f075							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     61  f075							;; Draw 192 lines into VISIBLE
     62  f075							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     63  f075
     64  f075							; Skip 7 lines with no PF
     65  f075		       a2 00		      ldx	#%00000000	; Set the PF0 into 0000 (LSB First) and PF-1 PF-2 as 0000 0000
     66  f077		       86 0d		      stx	PF0
     67  f079		       86 0e		      stx	PF1
     68  f07b		       86 0f		      stx	PF2
     69  f07d
     70  f07d					      REPEAT	7
     71  f07d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f07d					      REPEND
     71  f07f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f07f					      REPEND
     71  f081		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f081					      REPEND
     71  f083		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f083					      REPEND
     71  f085		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f085					      REPEND
     71  f087		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     70  f087					      REPEND
     71  f089		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
     72  f08b					      REPEND
     73  f08b
     74  f08b							; -----------------------------
     75  f08b
     76  f08b		       a2 a0		      ldx	#%10100000
     77  f08d		       86 0d		      stx	PF0
     78  f08f
     79  f08f		       a2 74		      ldx	#%01110100	; Set the PF-1 PF-2 as 0000 0000
     80  f091		       86 0e		      stx	PF1
     81  f093
     82  f093		       a2 e2		      ldx	#%11100010
     83  f095		       86 0f		      stx	PF2
     84  f097
     85  f097					      REPEAT	10
     86  f097		       85 02		      sta	WSYNC
     85  f097					      REPEND
     86  f099		       85 02		      sta	WSYNC
     85  f099					      REPEND
     86  f09b		       85 02		      sta	WSYNC
     85  f09b					      REPEND
     86  f09d		       85 02		      sta	WSYNC
     85  f09d					      REPEND
     86  f09f		       85 02		      sta	WSYNC
     85  f09f					      REPEND
     86  f0a1		       85 02		      sta	WSYNC
     85  f0a1					      REPEND
     86  f0a3		       85 02		      sta	WSYNC
     85  f0a3					      REPEND
     86  f0a5		       85 02		      sta	WSYNC
     85  f0a5					      REPEND
     86  f0a7		       85 02		      sta	WSYNC
     85  f0a7					      REPEND
     86  f0a9		       85 02		      sta	WSYNC
     87  f0ab					      REPEND
     88  f0ab
     89  f0ab							; -----------------------------
     90  f0ab
     91  f0ab		       a2 a0		      ldx	#%10100000
     92  f0ad		       86 0d		      stx	PF0
     93  f0af
     94  f0af		       a2 44		      ldx	#%01000100	; Set the PF-1 PF-2 as 0000 0000
     95  f0b1		       86 0e		      stx	PF1
     96  f0b3
     97  f0b3		       a2 a2		      ldx	#%10100010
     98  f0b5		       86 0f		      stx	PF2
     99  f0b7
    100  f0b7					      REPEAT	5
    101  f0b7		       85 02		      sta	WSYNC
    100  f0b7					      REPEND
    101  f0b9		       85 02		      sta	WSYNC
    100  f0b9					      REPEND
    101  f0bb		       85 02		      sta	WSYNC
    100  f0bb					      REPEND
    101  f0bd		       85 02		      sta	WSYNC
    100  f0bd					      REPEND
    101  f0bf		       85 02		      sta	WSYNC
    102  f0c1					      REPEND
    103  f0c1
    104  f0c1							; -----------------------------
    105  f0c1
    106  f0c1		       a2 e0		      ldx	#%11100000
    107  f0c3		       86 0d		      stx	PF0
    108  f0c5
    109  f0c5		       a2 74		      ldx	#%01110100	; Set the PF-1 PF-2 as 0000 0000
    110  f0c7		       86 0e		      stx	PF1
    111  f0c9
    112  f0c9		       a2 a2		      ldx	#%10100010
    113  f0cb		       86 0f		      stx	PF2
    114  f0cd
    115  f0cd					      REPEAT	5
    116  f0cd		       85 02		      sta	WSYNC
    115  f0cd					      REPEND
    116  f0cf		       85 02		      sta	WSYNC
    115  f0cf					      REPEND
    116  f0d1		       85 02		      sta	WSYNC
    115  f0d1					      REPEND
    116  f0d3		       85 02		      sta	WSYNC
    115  f0d3					      REPEND
    116  f0d5		       85 02		      sta	WSYNC
    117  f0d7					      REPEND
    118  f0d7
    119  f0d7							; -----------------------------
    120  f0d7
    121  f0d7		       a2 a0		      ldx	#%10100000
    122  f0d9		       86 0d		      stx	PF0
    123  f0db
    124  f0db		       a2 44		      ldx	#%01000100	; Set the PF-1 PF-2 as 0000 0000
    125  f0dd		       86 0e		      stx	PF1
    126  f0df
    127  f0df		       a2 a2		      ldx	#%10100010
    128  f0e1		       86 0f		      stx	PF2
    129  f0e3
    130  f0e3					      REPEAT	5
    131  f0e3		       85 02		      sta	WSYNC
    130  f0e3					      REPEND
    131  f0e5		       85 02		      sta	WSYNC
    130  f0e5					      REPEND
    131  f0e7		       85 02		      sta	WSYNC
    130  f0e7					      REPEND
    131  f0e9		       85 02		      sta	WSYNC
    130  f0e9					      REPEND
    131  f0eb		       85 02		      sta	WSYNC
    132  f0ed					      REPEND
    133  f0ed
    134  f0ed							; -----------------------------
    135  f0ed
    136  f0ed		       a2 a0		      ldx	#%10100000
    137  f0ef		       86 0d		      stx	PF0
    138  f0f1
    139  f0f1		       a2 77		      ldx	#%01110111	; Set the PF-1 PF-2 as 0000 0000
    140  f0f3		       86 0e		      stx	PF1
    141  f0f5
    142  f0f5		       a2 ee		      ldx	#%11101110
    143  f0f7		       86 0f		      stx	PF2
    144  f0f9
    145  f0f9					      REPEAT	5
    146  f0f9		       85 02		      sta	WSYNC
    145  f0f9					      REPEND
    146  f0fb		       85 02		      sta	WSYNC
    145  f0fb					      REPEND
    146  f0fd		       85 02		      sta	WSYNC
    145  f0fd					      REPEND
    146  f0ff		       85 02		      sta	WSYNC
    145  f0ff					      REPEND
    146  f101		       85 02		      sta	WSYNC
    147  f103					      REPEND
    148  f103
    149  f103							; -----------------------------
    150  f103
    151  f103		       a2 00		      ldx	#%00000000	; Set the PF-1 PF-2 as 0000 0000
    152  f105		       86 0d		      stx	PF0
    153  f107		       86 0e		      stx	PF1
    154  f109		       86 0f		      stx	PF2
    155  f10b
    156  f10b					      REPEAT	5
    157  f10b		       85 02		      sta	WSYNC
    156  f10b					      REPEND
    157  f10d		       85 02		      sta	WSYNC
    156  f10d					      REPEND
    157  f10f		       85 02		      sta	WSYNC
    156  f10f					      REPEND
    157  f111		       85 02		      sta	WSYNC
    156  f111					      REPEND
    157  f113		       85 02		      sta	WSYNC
    158  f115					      REPEND
    159  f115
    160  f115							; Skip next 7 lines with no PF set
    161  f115
    162  f115		       a2 00		      ldx	#%00000000	; Set the PF-1 PF-2 as 0000 0000
    163  f117		       86 0d		      stx	PF0
    164  f119		       86 0e		      stx	PF1
    165  f11b		       86 0f		      stx	PF2
    166  f11d
    167  f11d					      REPEAT	164
    168  f11d		       85 02		      sta	WSYNC
    167  f11d					      REPEND
    168  f11f		       85 02		      sta	WSYNC
    167  f11f					      REPEND
    168  f121		       85 02		      sta	WSYNC
    167  f121					      REPEND
    168  f123		       85 02		      sta	WSYNC
    167  f123					      REPEND
    168  f125		       85 02		      sta	WSYNC
    167  f125					      REPEND
    168  f127		       85 02		      sta	WSYNC
    167  f127					      REPEND
    168  f129		       85 02		      sta	WSYNC
    167  f129					      REPEND
    168  f12b		       85 02		      sta	WSYNC
    167  f12b					      REPEND
    168  f12d		       85 02		      sta	WSYNC
    167  f12d					      REPEND
    168  f12f		       85 02		      sta	WSYNC
    167  f12f					      REPEND
    168  f131		       85 02		      sta	WSYNC
    167  f131					      REPEND
    168  f133		       85 02		      sta	WSYNC
    167  f133					      REPEND
    168  f135		       85 02		      sta	WSYNC
    167  f135					      REPEND
    168  f137		       85 02		      sta	WSYNC
    167  f137					      REPEND
    168  f139		       85 02		      sta	WSYNC
    167  f139					      REPEND
    168  f13b		       85 02		      sta	WSYNC
    167  f13b					      REPEND
    168  f13d		       85 02		      sta	WSYNC
    167  f13d					      REPEND
    168  f13f		       85 02		      sta	WSYNC
    167  f13f					      REPEND
    168  f141		       85 02		      sta	WSYNC
    167  f141					      REPEND
    168  f143		       85 02		      sta	WSYNC
    167  f143					      REPEND
    168  f145		       85 02		      sta	WSYNC
    167  f145					      REPEND
    168  f147		       85 02		      sta	WSYNC
    167  f147					      REPEND
    168  f149		       85 02		      sta	WSYNC
    167  f149					      REPEND
    168  f14b		       85 02		      sta	WSYNC
    167  f14b					      REPEND
    168  f14d		       85 02		      sta	WSYNC
    167  f14d					      REPEND
    168  f14f		       85 02		      sta	WSYNC
    167  f14f					      REPEND
    168  f151		       85 02		      sta	WSYNC
    167  f151					      REPEND
    168  f153		       85 02		      sta	WSYNC
    167  f153					      REPEND
    168  f155		       85 02		      sta	WSYNC
    167  f155					      REPEND
    168  f157		       85 02		      sta	WSYNC
    167  f157					      REPEND
    168  f159		       85 02		      sta	WSYNC
    167  f159					      REPEND
    168  f15b		       85 02		      sta	WSYNC
    167  f15b					      REPEND
    168  f15d		       85 02		      sta	WSYNC
    167  f15d					      REPEND
    168  f15f		       85 02		      sta	WSYNC
    167  f15f					      REPEND
    168  f161		       85 02		      sta	WSYNC
    167  f161					      REPEND
    168  f163		       85 02		      sta	WSYNC
    167  f163					      REPEND
    168  f165		       85 02		      sta	WSYNC
    167  f165					      REPEND
    168  f167		       85 02		      sta	WSYNC
    167  f167					      REPEND
    168  f169		       85 02		      sta	WSYNC
    167  f169					      REPEND
    168  f16b		       85 02		      sta	WSYNC
    167  f16b					      REPEND
    168  f16d		       85 02		      sta	WSYNC
    167  f16d					      REPEND
    168  f16f		       85 02		      sta	WSYNC
    167  f16f					      REPEND
    168  f171		       85 02		      sta	WSYNC
    167  f171					      REPEND
    168  f173		       85 02		      sta	WSYNC
    167  f173					      REPEND
    168  f175		       85 02		      sta	WSYNC
    167  f175					      REPEND
    168  f177		       85 02		      sta	WSYNC
    167  f177					      REPEND
    168  f179		       85 02		      sta	WSYNC
    167  f179					      REPEND
    168  f17b		       85 02		      sta	WSYNC
    167  f17b					      REPEND
    168  f17d		       85 02		      sta	WSYNC
    167  f17d					      REPEND
    168  f17f		       85 02		      sta	WSYNC
    167  f17f					      REPEND
    168  f181		       85 02		      sta	WSYNC
    167  f181					      REPEND
    168  f183		       85 02		      sta	WSYNC
    167  f183					      REPEND
    168  f185		       85 02		      sta	WSYNC
    167  f185					      REPEND
    168  f187		       85 02		      sta	WSYNC
    167  f187					      REPEND
    168  f189		       85 02		      sta	WSYNC
    167  f189					      REPEND
    168  f18b		       85 02		      sta	WSYNC
    167  f18b					      REPEND
    168  f18d		       85 02		      sta	WSYNC
    167  f18d					      REPEND
    168  f18f		       85 02		      sta	WSYNC
    167  f18f					      REPEND
    168  f191		       85 02		      sta	WSYNC
    167  f191					      REPEND
    168  f193		       85 02		      sta	WSYNC
    167  f193					      REPEND
    168  f195		       85 02		      sta	WSYNC
    167  f195					      REPEND
    168  f197		       85 02		      sta	WSYNC
    167  f197					      REPEND
    168  f199		       85 02		      sta	WSYNC
    167  f199					      REPEND
    168  f19b		       85 02		      sta	WSYNC
    167  f19b					      REPEND
    168  f19d		       85 02		      sta	WSYNC
    167  f19d					      REPEND
    168  f19f		       85 02		      sta	WSYNC
    167  f19f					      REPEND
    168  f1a1		       85 02		      sta	WSYNC
    167  f1a1					      REPEND
    168  f1a3		       85 02		      sta	WSYNC
    167  f1a3					      REPEND
    168  f1a5		       85 02		      sta	WSYNC
    167  f1a5					      REPEND
    168  f1a7		       85 02		      sta	WSYNC
    167  f1a7					      REPEND
    168  f1a9		       85 02		      sta	WSYNC
    167  f1a9					      REPEND
    168  f1ab		       85 02		      sta	WSYNC
    167  f1ab					      REPEND
    168  f1ad		       85 02		      sta	WSYNC
    167  f1ad					      REPEND
    168  f1af		       85 02		      sta	WSYNC
    167  f1af					      REPEND
    168  f1b1		       85 02		      sta	WSYNC
    167  f1b1					      REPEND
    168  f1b3		       85 02		      sta	WSYNC
    167  f1b3					      REPEND
    168  f1b5		       85 02		      sta	WSYNC
    167  f1b5					      REPEND
    168  f1b7		       85 02		      sta	WSYNC
    167  f1b7					      REPEND
    168  f1b9		       85 02		      sta	WSYNC
    167  f1b9					      REPEND
    168  f1bb		       85 02		      sta	WSYNC
    167  f1bb					      REPEND
    168  f1bd		       85 02		      sta	WSYNC
    167  f1bd					      REPEND
    168  f1bf		       85 02		      sta	WSYNC
    167  f1bf					      REPEND
    168  f1c1		       85 02		      sta	WSYNC
    167  f1c1					      REPEND
    168  f1c3		       85 02		      sta	WSYNC
    167  f1c3					      REPEND
    168  f1c5		       85 02		      sta	WSYNC
    167  f1c5					      REPEND
    168  f1c7		       85 02		      sta	WSYNC
    167  f1c7					      REPEND
    168  f1c9		       85 02		      sta	WSYNC
    167  f1c9					      REPEND
    168  f1cb		       85 02		      sta	WSYNC
    167  f1cb					      REPEND
    168  f1cd		       85 02		      sta	WSYNC
    167  f1cd					      REPEND
    168  f1cf		       85 02		      sta	WSYNC
    167  f1cf					      REPEND
    168  f1d1		       85 02		      sta	WSYNC
    167  f1d1					      REPEND
    168  f1d3		       85 02		      sta	WSYNC
    167  f1d3					      REPEND
    168  f1d5		       85 02		      sta	WSYNC
    167  f1d5					      REPEND
    168  f1d7		       85 02		      sta	WSYNC
    167  f1d7					      REPEND
    168  f1d9		       85 02		      sta	WSYNC
    167  f1d9					      REPEND
    168  f1db		       85 02		      sta	WSYNC
    167  f1db					      REPEND
    168  f1dd		       85 02		      sta	WSYNC
    167  f1dd					      REPEND
    168  f1df		       85 02		      sta	WSYNC
    167  f1df					      REPEND
    168  f1e1		       85 02		      sta	WSYNC
    167  f1e1					      REPEND
    168  f1e3		       85 02		      sta	WSYNC
    167  f1e3					      REPEND
    168  f1e5		       85 02		      sta	WSYNC
    167  f1e5					      REPEND
    168  f1e7		       85 02		      sta	WSYNC
    167  f1e7					      REPEND
    168  f1e9		       85 02		      sta	WSYNC
    167  f1e9					      REPEND
    168  f1eb		       85 02		      sta	WSYNC
    167  f1eb					      REPEND
    168  f1ed		       85 02		      sta	WSYNC
    167  f1ed					      REPEND
    168  f1ef		       85 02		      sta	WSYNC
    167  f1ef					      REPEND
    168  f1f1		       85 02		      sta	WSYNC
    167  f1f1					      REPEND
    168  f1f3		       85 02		      sta	WSYNC
    167  f1f3					      REPEND
    168  f1f5		       85 02		      sta	WSYNC
    167  f1f5					      REPEND
    168  f1f7		       85 02		      sta	WSYNC
    167  f1f7					      REPEND
    168  f1f9		       85 02		      sta	WSYNC
    167  f1f9					      REPEND
    168  f1fb		       85 02		      sta	WSYNC
    167  f1fb					      REPEND
    168  f1fd		       85 02		      sta	WSYNC
    167  f1fd					      REPEND
    168  f1ff		       85 02		      sta	WSYNC
    167  f1ff					      REPEND
    168  f201		       85 02		      sta	WSYNC
    167  f201					      REPEND
    168  f203		       85 02		      sta	WSYNC
    167  f203					      REPEND
    168  f205		       85 02		      sta	WSYNC
    167  f205					      REPEND
    168  f207		       85 02		      sta	WSYNC
    167  f207					      REPEND
    168  f209		       85 02		      sta	WSYNC
    167  f209					      REPEND
    168  f20b		       85 02		      sta	WSYNC
    167  f20b					      REPEND
    168  f20d		       85 02		      sta	WSYNC
    167  f20d					      REPEND
    168  f20f		       85 02		      sta	WSYNC
    167  f20f					      REPEND
    168  f211		       85 02		      sta	WSYNC
    167  f211					      REPEND
    168  f213		       85 02		      sta	WSYNC
    167  f213					      REPEND
    168  f215		       85 02		      sta	WSYNC
    167  f215					      REPEND
    168  f217		       85 02		      sta	WSYNC
    167  f217					      REPEND
    168  f219		       85 02		      sta	WSYNC
    167  f219					      REPEND
    168  f21b		       85 02		      sta	WSYNC
    167  f21b					      REPEND
    168  f21d		       85 02		      sta	WSYNC
    167  f21d					      REPEND
    168  f21f		       85 02		      sta	WSYNC
    167  f21f					      REPEND
    168  f221		       85 02		      sta	WSYNC
    167  f221					      REPEND
    168  f223		       85 02		      sta	WSYNC
    167  f223					      REPEND
    168  f225		       85 02		      sta	WSYNC
    167  f225					      REPEND
    168  f227		       85 02		      sta	WSYNC
    167  f227					      REPEND
    168  f229		       85 02		      sta	WSYNC
    167  f229					      REPEND
    168  f22b		       85 02		      sta	WSYNC
    167  f22b					      REPEND
    168  f22d		       85 02		      sta	WSYNC
    167  f22d					      REPEND
    168  f22f		       85 02		      sta	WSYNC
    167  f22f					      REPEND
    168  f231		       85 02		      sta	WSYNC
    167  f231					      REPEND
    168  f233		       85 02		      sta	WSYNC
    167  f233					      REPEND
    168  f235		       85 02		      sta	WSYNC
    167  f235					      REPEND
    168  f237		       85 02		      sta	WSYNC
    167  f237					      REPEND
    168  f239		       85 02		      sta	WSYNC
    167  f239					      REPEND
    168  f23b		       85 02		      sta	WSYNC
    167  f23b					      REPEND
    168  f23d		       85 02		      sta	WSYNC
    167  f23d					      REPEND
    168  f23f		       85 02		      sta	WSYNC
    167  f23f					      REPEND
    168  f241		       85 02		      sta	WSYNC
    167  f241					      REPEND
    168  f243		       85 02		      sta	WSYNC
    167  f243					      REPEND
    168  f245		       85 02		      sta	WSYNC
    167  f245					      REPEND
    168  f247		       85 02		      sta	WSYNC
    167  f247					      REPEND
    168  f249		       85 02		      sta	WSYNC
    167  f249					      REPEND
    168  f24b		       85 02		      sta	WSYNC
    167  f24b					      REPEND
    168  f24d		       85 02		      sta	WSYNC
    167  f24d					      REPEND
    168  f24f		       85 02		      sta	WSYNC
    167  f24f					      REPEND
    168  f251		       85 02		      sta	WSYNC
    167  f251					      REPEND
    168  f253		       85 02		      sta	WSYNC
    167  f253					      REPEND
    168  f255		       85 02		      sta	WSYNC
    167  f255					      REPEND
    168  f257		       85 02		      sta	WSYNC
    167  f257					      REPEND
    168  f259		       85 02		      sta	WSYNC
    167  f259					      REPEND
    168  f25b		       85 02		      sta	WSYNC
    167  f25b					      REPEND
    168  f25d		       85 02		      sta	WSYNC
    167  f25d					      REPEND
    168  f25f		       85 02		      sta	WSYNC
    167  f25f					      REPEND
    168  f261		       85 02		      sta	WSYNC
    167  f261					      REPEND
    168  f263		       85 02		      sta	WSYNC
    169  f265					      REPEND
    170  f265
    171  f265							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    172  f265							;; Draw 30 lines into OVERSCAN
    173  f265							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    174  f265
    175  f265		       a9 02		      lda	#2
    176  f267		       85 01		      sta	VBLANK	; Turn VBLANK back on
    177  f269
    178  f269					      REPEAT	30	; Repeat the next instruction 30 times
    179  f269		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f269					      REPEND
    179  f26b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f26b					      REPEND
    179  f26d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f26d					      REPEND
    179  f26f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f26f					      REPEND
    179  f271		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f271					      REPEND
    179  f273		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f273					      REPEND
    179  f275		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f275					      REPEND
    179  f277		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f277					      REPEND
    179  f279		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f279					      REPEND
    179  f27b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f27b					      REPEND
    179  f27d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f27d					      REPEND
    179  f27f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f27f					      REPEND
    179  f281		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f281					      REPEND
    179  f283		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f283					      REPEND
    179  f285		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f285					      REPEND
    179  f287		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f287					      REPEND
    179  f289		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f289					      REPEND
    179  f28b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f28b					      REPEND
    179  f28d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f28d					      REPEND
    179  f28f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f28f					      REPEND
    179  f291		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f291					      REPEND
    179  f293		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f293					      REPEND
    179  f295		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f295					      REPEND
    179  f297		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f297					      REPEND
    179  f299		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f299					      REPEND
    179  f29b		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f29b					      REPEND
    179  f29d		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f29d					      REPEND
    179  f29f		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f29f					      REPEND
    179  f2a1		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    178  f2a1					      REPEND
    179  f2a3		       85 02		      sta	WSYNC	; Hit WSYNC to wait next scanline
    180  f2a5					      REPEND
    181  f2a5
    182  f2a5		       a9 00		      lda	#0
    183  f2a7		       85 01		      sta	VBLANK	; Turn VBLANK off
    184  f2a9
    185  f2a9		       4c 13 f0 	      jmp	STARTFRAME
    186  f2ac
    187  f2ac							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    188  f2ac							;;		 Fill the ROM size to exactly 4KB	       ;;
    189  f2ac							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    190  f2ac							; The cartridge (and every 6502 code) requires this at the last 4 bytes
    191  f2ac
    192  fffc					      org	$FFFC	; The bottom of the ROM
    193  fffc		       00 f0		      .word.w	START	; Reset vector at $FFFC (Where the program starts)
    194  fffe		       00 f0		      .word.w	START	; Interrupt vector at $FFFE (Unused in VCS)
