{
	"cts__timing__setup__tns__pre_repair": 0.0000,
	"cts__timing__setup__ws__pre_repair": 0.0000,
	"cts__clock__skew__setup__pre_repair": 238.3414,
	"cts__clock__skew__hold__pre_repair": 206.2409,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.1208,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.4134,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 2,
	"cts__design__io__pre_repair": 365,
	"cts__design__instance__count__pre_repair": 33257,
	"cts__design__instance__area__pre_repair": 4734.6216,
	"cts__design__instance__count__stdcell__pre_repair": 33257,
	"cts__design__instance__area__stdcell__pre_repair": 4734.6216,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.4396,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.4396,
	"cts__timing__setup__tns__post_repair": 0.0000,
	"cts__timing__setup__ws__post_repair": 0.0000,
	"cts__clock__skew__setup__post_repair": 238.3414,
	"cts__clock__skew__hold__post_repair": 206.2409,
	"cts__timing__drv__max_slew_limit__post_repair": 0.1208,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.4134,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 2,
	"cts__design__io__post_repair": 365,
	"cts__design__instance__count__post_repair": 33257,
	"cts__design__instance__area__post_repair": 4734.6216,
	"cts__design__instance__count__stdcell__post_repair": 33257,
	"cts__design__instance__area__stdcell__post_repair": 4734.6216,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.4396,
	"cts__design__instance__utilization__stdcell__post_repair": 0.4396,
	"cts__design__instance__displacement__total": 714.8110,
	"cts__design__instance__displacement__mean": 0.0210,
	"cts__design__instance__displacement__max": 2.0520,
	"cts__route__wirelength__estimated": 108477.8940,
	"cts__design__instance__count__hold_buffer": 1077,
	"cts__design__instance__displacement__total": 5697.8640,
	"cts__design__instance__displacement__mean": 0.1650,
	"cts__design__instance__displacement__max": 12.8520,
	"cts__route__wirelength__estimated": 114639.8240,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.0000,
	"cts__clock__skew__setup": 238.9153,
	"cts__clock__skew__hold": 206.8086,
	"cts__timing__drv__max_slew_limit": 0.0493,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.4111,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 365,
	"cts__design__instance__count": 34334,
	"cts__design__instance__area": 4844.5405,
	"cts__design__instance__count__stdcell": 34334,
	"cts__design__instance__area__stdcell": 4844.5405,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.4498,
	"cts__design__instance__utilization__stdcell": 0.4498
}