git clone --depth 1 --no-tags https://github.com/sz958/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361053308
git clone --depth 1 --no-tags https://github.com/FlyingFrank515/32-point-FFT-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354514348
git clone --depth 1 --no-tags https://github.com/mec391/fpga_audio_effects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354197360
git clone --depth 1 --no-tags https://github.com/praveendhananjaya/CPU-8-bit-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361825318
git clone --depth 1 --no-tags https://github.com/good4Ya/FPGA-CRC32-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360581305
git clone --depth 1 --no-tags https://github.com/anhtuhk/add_sub_32bit_floating_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357268731
git clone --depth 1 --no-tags https://github.com/hust-ccb/avalon-mm-master-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358953047
git clone --depth 1 --no-tags https://github.com/jovankokenshian/RISC_CPU_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358105351
git clone --depth 1 --no-tags https://github.com/barzamin/93xx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358030332
git clone --depth 1 --no-tags https://github.com/eziohhd/Matrix_multuplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358595210
git clone --depth 1 --no-tags https://github.com/gpochsil8/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355657762
git clone --depth 1 --no-tags https://github.com/asdcxsd/UART_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352820610
git clone --depth 1 --no-tags https://github.com/ShivamPandey101/PipeLine-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358496914
git clone --depth 1 --no-tags https://github.com/DrLiLab/iFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361180204
git clone --depth 1 --no-tags https://github.com/amnesia13/noekeon-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362001763
git clone --depth 1 --no-tags https://github.com/ThomasQuesadilla/ECE350Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354944462
git clone --depth 1 --no-tags https://github.com/vogeldylan/G1_DCTCompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355614151
git clone --depth 1 --no-tags https://github.com/ylm/fpga-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355702693
git clone --depth 1 --no-tags https://github.com/j-archit/LBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353495251
git clone --depth 1 --no-tags https://github.com/NinjaInFog/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356406668
git clone --depth 1 --no-tags https://github.com/ISauravSharma/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361888856
git clone --depth 1 --no-tags https://github.com/mohsenfayyaz/ARM968E-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362596175
git clone --depth 1 --no-tags https://github.com/saltmurai/Verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355388871
git clone --depth 1 --no-tags https://github.com/Logan-Fan/CPU-design-Glasgow-College.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359121400
git clone --depth 1 --no-tags https://github.com/fdarling/symbiflow-nexys4ddr-uart-example-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361178211
git clone --depth 1 --no-tags https://github.com/lawrie/blackicemx_altair_8800.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360183222
git clone --depth 1 --no-tags https://github.com/YunusStahlschmidt/CSE3038_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357939275
git clone --depth 1 --no-tags https://github.com/lhwoxat/5states_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361992138
git clone --depth 1 --no-tags https://github.com/2237montala/FpgaGuitarPedal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355985504
git clone --depth 1 --no-tags https://github.com/nuclearliu/RollingDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363660452
git clone --depth 1 --no-tags https://github.com/KeenanRobinson/DSP_Home_Kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363881059
git clone --depth 1 --no-tags https://github.com/dajoariando/RC_Course_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360730201
git clone --depth 1 --no-tags https://github.com/Ambika14-3/SDRAM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359072413
git clone --depth 1 --no-tags https://github.com/VLSIDA/storage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359620206
git clone --depth 1 --no-tags https://github.com/aSpanefRost/Computer-Organisation-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359486864
git clone --depth 1 --no-tags https://github.com/nahin100/VerilogClasses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363116280
git clone --depth 1 --no-tags https://github.com/aben20807/digital_ic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354263391
git clone --depth 1 --no-tags https://github.com/L-Chambers/Learning-LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353607238
git clone --depth 1 --no-tags https://github.com/WZY009/PipeLine-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358675307
git clone --depth 1 --no-tags https://github.com/kickingwolf/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362711263
git clone --depth 1 --no-tags https://github.com/mabrains/i2c_skywater_130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355593626
git clone --depth 1 --no-tags https://github.com/zhujialin2018/risc-v-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363757694
git clone --depth 1 --no-tags https://github.com/grahamjonesgs/FPGA_CPU_16_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359872635
git clone --depth 1 --no-tags https://github.com/yaoyaolll/LWD_NMR_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361762245
git clone --depth 1 --no-tags https://github.com/siriusBl4ck/digital-design-verilog-bluespec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362678382
git clone --depth 1 --no-tags https://github.com/vimtomk/MaximumReaction10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361310071
git clone --depth 1 --no-tags https://github.com/loaydatrain/Hamming-Encoder-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361283221
git clone --depth 1 --no-tags https://github.com/Pruthvi-Sanghavi/learning-verilog-in-a-day.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354604120
git clone --depth 1 --no-tags https://github.com/gabriellopez23/TestPattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354476318
git clone --depth 1 --no-tags https://github.com/asfdrwe/ASFRV32IM-super2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354259195
git clone --depth 1 --no-tags https://github.com/shubhi704/SynthesizableFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362434172
git clone --depth 1 --no-tags https://github.com/kgetech/IPU-MatrixMultiplier-UMKC-ECE228.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355987418
git clone --depth 1 --no-tags https://github.com/nikifori/Hardware_fsm_lights_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356065196
git clone --depth 1 --no-tags https://github.com/mfkiwl/Soc-Design-on-ARM-CM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363332077
git clone --depth 1 --no-tags https://github.com/programmeruser2/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356683699
git clone --depth 1 --no-tags https://github.com/paul90317/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359069419
git clone --depth 1 --no-tags https://github.com/ddxoxpp/AES128-chisel3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358464041
git clone --depth 1 --no-tags https://github.com/gabriellopez23/VideoSyncGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353482822
git clone --depth 1 --no-tags https://github.com/vinayak-sethi/VLIW-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363139637
git clone --depth 1 --no-tags https://github.com/tanvir-jewel/Synthesis_PnR_VLSI-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363897547
git clone --depth 1 --no-tags https://github.com/CIDARLAB/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359885450
git clone --depth 1 --no-tags https://github.com/QuickLogic-Corp/ql_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361798312
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Memory-Counters-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359814215
git clone --depth 1 --no-tags https://github.com/AmitKharade82/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363354605
git clone --depth 1 --no-tags https://github.com/sunzhan-19/FPGA-Digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363568264
git clone --depth 1 --no-tags https://github.com/certainly-cyber/EDA1-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361379038
git clone --depth 1 --no-tags https://github.com/JohnOhGod/Beginner-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357385314
git clone --depth 1 --no-tags https://github.com/brtchkv/circuit-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362788086
git clone --depth 1 --no-tags https://github.com/GuessWhoIAm-MyGithub/RISCV-SingleCycleCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355953325
git clone --depth 1 --no-tags https://github.com/iamabdh/FPGAHWForMotionDetectionModelSimSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361544077
git clone --depth 1 --no-tags https://github.com/alan-sabu/verilog_101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357494626
git clone --depth 1 --no-tags https://github.com/RobertGawron/DiscretePixelDetectorForRadiationAnalysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358890136
git clone --depth 1 --no-tags https://github.com/Peter52550/turboDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358276827
git clone --depth 1 --no-tags https://github.com/SamueldaCostaAraujoNunes/CD-PBL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360210974
git clone --depth 1 --no-tags https://github.com/rlchen1/Pipelined-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355334761
git clone --depth 1 --no-tags https://github.com/patilankush/intrrupt-controller-APB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355164653
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/cocotbext-blk-mem-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362514603
git clone --depth 1 --no-tags https://github.com/zhaolaoge/Elliptic_Curve_Cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356746905
git clone --depth 1 --no-tags https://github.com/gustavonmartins/arisco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361369306
git clone --depth 1 --no-tags https://github.com/yangli900520/FPGA-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356051189
git clone --depth 1 --no-tags https://github.com/uestc-panda/d2FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358159773
git clone --depth 1 --no-tags https://github.com/Yashwant4777/Improved-Hardware-design-of-Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353440260
git clone --depth 1 --no-tags https://github.com/erikvanzijst/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361510281
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/MESI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361481765
git clone --depth 1 --no-tags https://github.com/Infineon/sx3_data_slavefifo_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353747829
git clone --depth 1 --no-tags https://github.com/jqtangust/3_Stage_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354344768
git clone --depth 1 --no-tags https://github.com/zliao555/three_phase_FCML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354093973
git clone --depth 1 --no-tags https://github.com/Wder4/ICC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352897253
git clone --depth 1 --no-tags https://github.com/adriandrag18/RISC_V_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355263121
git clone --depth 1 --no-tags https://github.com/ZahraMousaviZiabari/Processor-Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353992236
git clone --depth 1 --no-tags https://github.com/abdallahabusedo/CMP305-introduction-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356021157
git clone --depth 1 --no-tags https://github.com/MarziehLenjani/GearBoxRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357662697
git clone --depth 1 --no-tags https://github.com/mfkiwl/ecrv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354146768
git clone --depth 1 --no-tags https://github.com/viraj-dhanushka/Verilog-based-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363209577
git clone --depth 1 --no-tags https://github.com/kanishk333gupta/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352978976
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/VerilogFod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354741278
