{
	"acmid": "113938.149396",
	"author": [
		"A. Stoll",
		"Peter Duzy"
	],
	"booktitle": "Proceedings of the 29th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/StollD92",
	"pages": "188-193",
	"publisher": "IEEE Computer Society Press",
	"stemmed": [
		"high",
		"level",
		"synthesi",
		"from",
		"vhdl",
		"with",
		"exact",
		"time",
		"constraint"
	],
	"tag": [
		"constraints",
		"synthesis"
	],
	"title": "High-Level Synthesis from VHDL with Exact Timing Constraints",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1992
}