/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  reg [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_7z[0] : celloutsig_0_0z;
  assign celloutsig_0_0z = ~(in_data[18] & in_data[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_7z[0] | in_data[53]);
  assign celloutsig_1_13z = ~celloutsig_1_12z;
  assign celloutsig_1_15z = ~celloutsig_1_0z;
  assign celloutsig_0_8z = ~celloutsig_0_2z[0];
  assign celloutsig_0_38z = celloutsig_0_23z | celloutsig_0_13z[15];
  assign celloutsig_1_12z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_1_17z = celloutsig_1_16z[2] | celloutsig_1_5z;
  assign celloutsig_0_28z = celloutsig_0_6z | celloutsig_0_7z[3];
  assign celloutsig_0_11z = celloutsig_0_7z[3] ^ celloutsig_0_3z[3];
  assign celloutsig_0_23z = in_data[27] ^ celloutsig_0_12z[2];
  assign celloutsig_0_39z = { celloutsig_0_13z[15:0], celloutsig_0_8z, celloutsig_0_28z } & { celloutsig_0_21z[6:0], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[94:92], celloutsig_0_0z, celloutsig_0_2z } > celloutsig_0_3z[7:1];
  assign celloutsig_1_4z = { in_data[127:110], celloutsig_1_1z } < { in_data[187:161], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[97:96], celloutsig_1_5z } < celloutsig_1_6z[6:4];
  assign celloutsig_1_3z = { in_data[129:118], celloutsig_1_0z, celloutsig_1_2z } != { celloutsig_1_1z[8:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z[5:1] != { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_1z = - { in_data[139:129], celloutsig_1_0z };
  assign celloutsig_1_11z = - { celloutsig_1_1z[10:8], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_13z = - { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_2z = - in_data[30:28];
  assign celloutsig_1_0z = & in_data[121:108];
  assign celloutsig_1_5z = celloutsig_1_4z & celloutsig_1_2z[2];
  assign celloutsig_1_7z = celloutsig_1_1z[8] & in_data[153];
  assign celloutsig_1_19z = ~^ { celloutsig_1_11z[3:2], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_10z = ~^ { in_data[28:15], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_32z = ~^ celloutsig_0_12z[5:0];
  assign celloutsig_1_10z = ^ { celloutsig_1_8z[1], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_5z = ^ in_data[24:13];
  assign celloutsig_0_1z = { in_data[74:72], celloutsig_0_0z } >> { in_data[50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[186:182], celloutsig_1_2z } >> { celloutsig_1_6z[6:3], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[9], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z } >> { celloutsig_0_1z[3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_1z - { celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[39:35], celloutsig_0_2z } - { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[10:8] ~^ { celloutsig_1_1z[5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[97], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_15z } ~^ { celloutsig_1_1z[6:0], celloutsig_1_5z };
  always_latch
    if (clkin_data[128]) celloutsig_1_6z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_6z = in_data[162:156];
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_16z = celloutsig_1_1z[11:9];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_21z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_21z = { in_data[36:27], celloutsig_0_18z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_24z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_3z[7:3];
  assign { out_data[135:128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
