|poseidon_top
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => guest_top:guest.CLOCK_27
LED <= guest_top:guest.LED
VGA_R[0] <= guest_top:guest.VGA_R[0]
VGA_R[1] <= guest_top:guest.VGA_R[1]
VGA_R[2] <= guest_top:guest.VGA_R[2]
VGA_R[3] <= guest_top:guest.VGA_R[3]
VGA_R[4] <= guest_top:guest.VGA_R[4]
VGA_R[5] <= guest_top:guest.VGA_R[5]
VGA_G[0] <= guest_top:guest.VGA_G[0]
VGA_G[1] <= guest_top:guest.VGA_G[1]
VGA_G[2] <= guest_top:guest.VGA_G[2]
VGA_G[3] <= guest_top:guest.VGA_G[3]
VGA_G[4] <= guest_top:guest.VGA_G[4]
VGA_G[5] <= guest_top:guest.VGA_G[5]
VGA_B[0] <= guest_top:guest.VGA_B[0]
VGA_B[1] <= guest_top:guest.VGA_B[1]
VGA_B[2] <= guest_top:guest.VGA_B[2]
VGA_B[3] <= guest_top:guest.VGA_B[3]
VGA_B[4] <= guest_top:guest.VGA_B[4]
VGA_B[5] <= guest_top:guest.VGA_B[5]
VGA_HS <= guest_top:guest.VGA_HS
VGA_VS <= guest_top:guest.VGA_VS
SPI_SCK => guest_top:guest.SPI_SCK
SPI_DO <> SPI_DO
SPI_DI => guest_top:guest.SPI_DI
SPI_SS2 => guest_top:guest.SPI_SS2
SPI_SS3 => guest_top:guest.SPI_SS3
CONF_DATA0 => guest_top:guest.CONF_DATA0
SPI_SS4 => ~NO_FANOUT~
SDRAM_A[0] <= guest_top:guest.SDRAM_A[0]
SDRAM_A[1] <= guest_top:guest.SDRAM_A[1]
SDRAM_A[2] <= guest_top:guest.SDRAM_A[2]
SDRAM_A[3] <= guest_top:guest.SDRAM_A[3]
SDRAM_A[4] <= guest_top:guest.SDRAM_A[4]
SDRAM_A[5] <= guest_top:guest.SDRAM_A[5]
SDRAM_A[6] <= guest_top:guest.SDRAM_A[6]
SDRAM_A[7] <= guest_top:guest.SDRAM_A[7]
SDRAM_A[8] <= guest_top:guest.SDRAM_A[8]
SDRAM_A[9] <= guest_top:guest.SDRAM_A[9]
SDRAM_A[10] <= guest_top:guest.SDRAM_A[10]
SDRAM_A[11] <= guest_top:guest.SDRAM_A[11]
SDRAM_A[12] <= guest_top:guest.SDRAM_A[12]
SDRAM_DQ[0] <> guest_top:guest.SDRAM_DQ[0]
SDRAM_DQ[1] <> guest_top:guest.SDRAM_DQ[1]
SDRAM_DQ[2] <> guest_top:guest.SDRAM_DQ[2]
SDRAM_DQ[3] <> guest_top:guest.SDRAM_DQ[3]
SDRAM_DQ[4] <> guest_top:guest.SDRAM_DQ[4]
SDRAM_DQ[5] <> guest_top:guest.SDRAM_DQ[5]
SDRAM_DQ[6] <> guest_top:guest.SDRAM_DQ[6]
SDRAM_DQ[7] <> guest_top:guest.SDRAM_DQ[7]
SDRAM_DQ[8] <> guest_top:guest.SDRAM_DQ[8]
SDRAM_DQ[9] <> guest_top:guest.SDRAM_DQ[9]
SDRAM_DQ[10] <> guest_top:guest.SDRAM_DQ[10]
SDRAM_DQ[11] <> guest_top:guest.SDRAM_DQ[11]
SDRAM_DQ[12] <> guest_top:guest.SDRAM_DQ[12]
SDRAM_DQ[13] <> guest_top:guest.SDRAM_DQ[13]
SDRAM_DQ[14] <> guest_top:guest.SDRAM_DQ[14]
SDRAM_DQ[15] <> guest_top:guest.SDRAM_DQ[15]
SDRAM_DQML <= guest_top:guest.SDRAM_DQML
SDRAM_DQMH <= guest_top:guest.SDRAM_DQMH
SDRAM_nWE <= guest_top:guest.SDRAM_nWE
SDRAM_nCAS <= guest_top:guest.SDRAM_nCAS
SDRAM_nRAS <= guest_top:guest.SDRAM_nRAS
SDRAM_nCS <= guest_top:guest.SDRAM_nCS
SDRAM_BA[0] <= guest_top:guest.SDRAM_BA[0]
SDRAM_BA[1] <= guest_top:guest.SDRAM_BA[1]
SDRAM_CLK <= guest_top:guest.SDRAM_CLK
SDRAM_CKE <= guest_top:guest.SDRAM_CKE
AUDIO_L <= guest_top:guest.AUDIO_L
AUDIO_R <= guest_top:guest.AUDIO_R
I2S_BCK <= <GND>
I2S_LRCK <= <GND>
I2S_DATA <= <GND>
AUDIO_IN => ~NO_FANOUT~
UART_RX => ~NO_FANOUT~
UART_TX <= <GND>


|poseidon_top|guest_top:guest
CLOCK_27 => CLOCK_27.IN2
VGA_R[0] <= video:video.VGA_R[0]
VGA_R[1] <= video:video.VGA_R[1]
VGA_R[2] <= video:video.VGA_R[2]
VGA_R[3] <= video:video.VGA_R[3]
VGA_R[4] <= video:video.VGA_R[4]
VGA_R[5] <= video:video.VGA_R[5]
VGA_G[0] <= video:video.VGA_G[0]
VGA_G[1] <= video:video.VGA_G[1]
VGA_G[2] <= video:video.VGA_G[2]
VGA_G[3] <= video:video.VGA_G[3]
VGA_G[4] <= video:video.VGA_G[4]
VGA_G[5] <= video:video.VGA_G[5]
VGA_B[0] <= video:video.VGA_B[0]
VGA_B[1] <= video:video.VGA_B[1]
VGA_B[2] <= video:video.VGA_B[2]
VGA_B[3] <= video:video.VGA_B[3]
VGA_B[4] <= video:video.VGA_B[4]
VGA_B[5] <= video:video.VGA_B[5]
VGA_HS <= video:video.VGA_HS
VGA_VS <= video:video.VGA_VS
LED <= dsk_copy.DB_MAX_OUTPUT_PORT_TYPE
AUDIO_L <= sigma_delta_dac:dac_l.DACout
AUDIO_R <= sigma_delta_dac:dac_r.DACout
SPI_SCK => user_io:user_io.SPI_SCK
SPI_SCK => video:video.SPI_SCK
SPI_SCK => disk:disk.SPI_SCK
SPI_DO <= user_io:user_io.SPI_DO
SPI_DI => user_io:user_io.SPI_DI
SPI_DI => video:video.SPI_DI
SPI_DI => disk:disk.SPI_DI
SPI_SS2 => user_io:user_io.SPI_SS2
SPI_SS2 => disk:disk.SPI_SS2
SPI_SS3 => video:video.SPI_SS3
CONF_DATA0 => user_io:user_io.CONF_DATA0
SDRAM_A[0] <= memory:memory.SDRAM_A[0]
SDRAM_A[1] <= memory:memory.SDRAM_A[1]
SDRAM_A[2] <= memory:memory.SDRAM_A[2]
SDRAM_A[3] <= memory:memory.SDRAM_A[3]
SDRAM_A[4] <= memory:memory.SDRAM_A[4]
SDRAM_A[5] <= memory:memory.SDRAM_A[5]
SDRAM_A[6] <= memory:memory.SDRAM_A[6]
SDRAM_A[7] <= memory:memory.SDRAM_A[7]
SDRAM_A[8] <= memory:memory.SDRAM_A[8]
SDRAM_A[9] <= memory:memory.SDRAM_A[9]
SDRAM_A[10] <= memory:memory.SDRAM_A[10]
SDRAM_A[11] <= memory:memory.SDRAM_A[11]
SDRAM_A[12] <= memory:memory.SDRAM_A[12]
SDRAM_DQ[0] <> memory:memory.SDRAM_DQ[0]
SDRAM_DQ[1] <> memory:memory.SDRAM_DQ[1]
SDRAM_DQ[2] <> memory:memory.SDRAM_DQ[2]
SDRAM_DQ[3] <> memory:memory.SDRAM_DQ[3]
SDRAM_DQ[4] <> memory:memory.SDRAM_DQ[4]
SDRAM_DQ[5] <> memory:memory.SDRAM_DQ[5]
SDRAM_DQ[6] <> memory:memory.SDRAM_DQ[6]
SDRAM_DQ[7] <> memory:memory.SDRAM_DQ[7]
SDRAM_DQ[8] <> memory:memory.SDRAM_DQ[8]
SDRAM_DQ[9] <> memory:memory.SDRAM_DQ[9]
SDRAM_DQ[10] <> memory:memory.SDRAM_DQ[10]
SDRAM_DQ[11] <> memory:memory.SDRAM_DQ[11]
SDRAM_DQ[12] <> memory:memory.SDRAM_DQ[12]
SDRAM_DQ[13] <> memory:memory.SDRAM_DQ[13]
SDRAM_DQ[14] <> memory:memory.SDRAM_DQ[14]
SDRAM_DQ[15] <> memory:memory.SDRAM_DQ[15]
SDRAM_DQML <= memory:memory.SDRAM_DQML
SDRAM_DQMH <= memory:memory.SDRAM_DQMH
SDRAM_nWE <= memory:memory.SDRAM_nWE
SDRAM_nCAS <= memory:memory.SDRAM_nCAS
SDRAM_nRAS <= memory:memory.SDRAM_nRAS
SDRAM_nCS <= memory:memory.SDRAM_nCS
SDRAM_BA[0] <= memory:memory.SDRAM_BA[0]
SDRAM_BA[1] <= memory:memory.SDRAM_BA[1]
SDRAM_CLK <= pll:pll.c1
SDRAM_CKE <= memory:memory.SDRAM_CKE


|poseidon_top|guest_top:guest|pll:pll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|poseidon_top|guest_top:guest|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|poseidon_top|guest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|poseidon_top|guest_top:guest|user_io:user_io
conf_str[0] => Mux1.IN2043
conf_str[1] => Mux1.IN2044
conf_str[2] => Mux1.IN2045
conf_str[3] => Mux1.IN2046
conf_str[4] => Mux1.IN2047
conf_str[5] => Mux1.IN2048
conf_str[6] => Mux1.IN2049
conf_str[7] => Mux1.IN2050
conf_str[8] => Mux1.IN2051
conf_str[9] => Mux1.IN2052
conf_str[10] => Mux1.IN2053
conf_str[11] => Mux1.IN2054
conf_str[12] => Mux1.IN2055
conf_str[13] => Mux1.IN2056
conf_str[14] => Mux1.IN2057
conf_str[15] => Mux1.IN2058
conf_str[16] => Mux1.IN2027
conf_str[17] => Mux1.IN2028
conf_str[18] => Mux1.IN2029
conf_str[19] => Mux1.IN2030
conf_str[20] => Mux1.IN2031
conf_str[21] => Mux1.IN2032
conf_str[22] => Mux1.IN2033
conf_str[23] => Mux1.IN2034
conf_str[24] => Mux1.IN2035
conf_str[25] => Mux1.IN2036
conf_str[26] => Mux1.IN2037
conf_str[27] => Mux1.IN2038
conf_str[28] => Mux1.IN2039
conf_str[29] => Mux1.IN2040
conf_str[30] => Mux1.IN2041
conf_str[31] => Mux1.IN2042
conf_str[32] => Mux1.IN2011
conf_str[33] => Mux1.IN2012
conf_str[34] => Mux1.IN2013
conf_str[35] => Mux1.IN2014
conf_str[36] => Mux1.IN2015
conf_str[37] => Mux1.IN2016
conf_str[38] => Mux1.IN2017
conf_str[39] => Mux1.IN2018
conf_str[40] => Mux1.IN2019
conf_str[41] => Mux1.IN2020
conf_str[42] => Mux1.IN2021
conf_str[43] => Mux1.IN2022
conf_str[44] => Mux1.IN2023
conf_str[45] => Mux1.IN2024
conf_str[46] => Mux1.IN2025
conf_str[47] => Mux1.IN2026
conf_str[48] => Mux1.IN1995
conf_str[49] => Mux1.IN1996
conf_str[50] => Mux1.IN1997
conf_str[51] => Mux1.IN1998
conf_str[52] => Mux1.IN1999
conf_str[53] => Mux1.IN2000
conf_str[54] => Mux1.IN2001
conf_str[55] => Mux1.IN2002
conf_str[56] => Mux1.IN2003
conf_str[57] => Mux1.IN2004
conf_str[58] => Mux1.IN2005
conf_str[59] => Mux1.IN2006
conf_str[60] => Mux1.IN2007
conf_str[61] => Mux1.IN2008
conf_str[62] => Mux1.IN2009
conf_str[63] => Mux1.IN2010
conf_str[64] => Mux1.IN1979
conf_str[65] => Mux1.IN1980
conf_str[66] => Mux1.IN1981
conf_str[67] => Mux1.IN1982
conf_str[68] => Mux1.IN1983
conf_str[69] => Mux1.IN1984
conf_str[70] => Mux1.IN1985
conf_str[71] => Mux1.IN1986
conf_str[72] => Mux1.IN1987
conf_str[73] => Mux1.IN1988
conf_str[74] => Mux1.IN1989
conf_str[75] => Mux1.IN1990
conf_str[76] => Mux1.IN1991
conf_str[77] => Mux1.IN1992
conf_str[78] => Mux1.IN1993
conf_str[79] => Mux1.IN1994
conf_str[80] => Mux1.IN1963
conf_str[81] => Mux1.IN1964
conf_str[82] => Mux1.IN1965
conf_str[83] => Mux1.IN1966
conf_str[84] => Mux1.IN1967
conf_str[85] => Mux1.IN1968
conf_str[86] => Mux1.IN1969
conf_str[87] => Mux1.IN1970
conf_str[88] => Mux1.IN1971
conf_str[89] => Mux1.IN1972
conf_str[90] => Mux1.IN1973
conf_str[91] => Mux1.IN1974
conf_str[92] => Mux1.IN1975
conf_str[93] => Mux1.IN1976
conf_str[94] => Mux1.IN1977
conf_str[95] => Mux1.IN1978
conf_str[96] => Mux1.IN1947
conf_str[97] => Mux1.IN1948
conf_str[98] => Mux1.IN1949
conf_str[99] => Mux1.IN1950
conf_str[100] => Mux1.IN1951
conf_str[101] => Mux1.IN1952
conf_str[102] => Mux1.IN1953
conf_str[103] => Mux1.IN1954
conf_str[104] => Mux1.IN1955
conf_str[105] => Mux1.IN1956
conf_str[106] => Mux1.IN1957
conf_str[107] => Mux1.IN1958
conf_str[108] => Mux1.IN1959
conf_str[109] => Mux1.IN1960
conf_str[110] => Mux1.IN1961
conf_str[111] => Mux1.IN1962
conf_str[112] => Mux1.IN1931
conf_str[113] => Mux1.IN1932
conf_str[114] => Mux1.IN1933
conf_str[115] => Mux1.IN1934
conf_str[116] => Mux1.IN1935
conf_str[117] => Mux1.IN1936
conf_str[118] => Mux1.IN1937
conf_str[119] => Mux1.IN1938
conf_str[120] => Mux1.IN1939
conf_str[121] => Mux1.IN1940
conf_str[122] => Mux1.IN1941
conf_str[123] => Mux1.IN1942
conf_str[124] => Mux1.IN1943
conf_str[125] => Mux1.IN1944
conf_str[126] => Mux1.IN1945
conf_str[127] => Mux1.IN1946
conf_str[128] => Mux1.IN1915
conf_str[129] => Mux1.IN1916
conf_str[130] => Mux1.IN1917
conf_str[131] => Mux1.IN1918
conf_str[132] => Mux1.IN1919
conf_str[133] => Mux1.IN1920
conf_str[134] => Mux1.IN1921
conf_str[135] => Mux1.IN1922
conf_str[136] => Mux1.IN1923
conf_str[137] => Mux1.IN1924
conf_str[138] => Mux1.IN1925
conf_str[139] => Mux1.IN1926
conf_str[140] => Mux1.IN1927
conf_str[141] => Mux1.IN1928
conf_str[142] => Mux1.IN1929
conf_str[143] => Mux1.IN1930
conf_str[144] => Mux1.IN1899
conf_str[145] => Mux1.IN1900
conf_str[146] => Mux1.IN1901
conf_str[147] => Mux1.IN1902
conf_str[148] => Mux1.IN1903
conf_str[149] => Mux1.IN1904
conf_str[150] => Mux1.IN1905
conf_str[151] => Mux1.IN1906
conf_str[152] => Mux1.IN1907
conf_str[153] => Mux1.IN1908
conf_str[154] => Mux1.IN1909
conf_str[155] => Mux1.IN1910
conf_str[156] => Mux1.IN1911
conf_str[157] => Mux1.IN1912
conf_str[158] => Mux1.IN1913
conf_str[159] => Mux1.IN1914
conf_str[160] => Mux1.IN1883
conf_str[161] => Mux1.IN1884
conf_str[162] => Mux1.IN1885
conf_str[163] => Mux1.IN1886
conf_str[164] => Mux1.IN1887
conf_str[165] => Mux1.IN1888
conf_str[166] => Mux1.IN1889
conf_str[167] => Mux1.IN1890
conf_str[168] => Mux1.IN1891
conf_str[169] => Mux1.IN1892
conf_str[170] => Mux1.IN1893
conf_str[171] => Mux1.IN1894
conf_str[172] => Mux1.IN1895
conf_str[173] => Mux1.IN1896
conf_str[174] => Mux1.IN1897
conf_str[175] => Mux1.IN1898
conf_str[176] => Mux1.IN1867
conf_str[177] => Mux1.IN1868
conf_str[178] => Mux1.IN1869
conf_str[179] => Mux1.IN1870
conf_str[180] => Mux1.IN1871
conf_str[181] => Mux1.IN1872
conf_str[182] => Mux1.IN1873
conf_str[183] => Mux1.IN1874
conf_str[184] => Mux1.IN1875
conf_str[185] => Mux1.IN1876
conf_str[186] => Mux1.IN1877
conf_str[187] => Mux1.IN1878
conf_str[188] => Mux1.IN1879
conf_str[189] => Mux1.IN1880
conf_str[190] => Mux1.IN1881
conf_str[191] => Mux1.IN1882
conf_str[192] => Mux1.IN1851
conf_str[193] => Mux1.IN1852
conf_str[194] => Mux1.IN1853
conf_str[195] => Mux1.IN1854
conf_str[196] => Mux1.IN1855
conf_str[197] => Mux1.IN1856
conf_str[198] => Mux1.IN1857
conf_str[199] => Mux1.IN1858
conf_str[200] => Mux1.IN1859
conf_str[201] => Mux1.IN1860
conf_str[202] => Mux1.IN1861
conf_str[203] => Mux1.IN1862
conf_str[204] => Mux1.IN1863
conf_str[205] => Mux1.IN1864
conf_str[206] => Mux1.IN1865
conf_str[207] => Mux1.IN1866
conf_str[208] => Mux1.IN1835
conf_str[209] => Mux1.IN1836
conf_str[210] => Mux1.IN1837
conf_str[211] => Mux1.IN1838
conf_str[212] => Mux1.IN1839
conf_str[213] => Mux1.IN1840
conf_str[214] => Mux1.IN1841
conf_str[215] => Mux1.IN1842
conf_str[216] => Mux1.IN1843
conf_str[217] => Mux1.IN1844
conf_str[218] => Mux1.IN1845
conf_str[219] => Mux1.IN1846
conf_str[220] => Mux1.IN1847
conf_str[221] => Mux1.IN1848
conf_str[222] => Mux1.IN1849
conf_str[223] => Mux1.IN1850
conf_str[224] => Mux1.IN1819
conf_str[225] => Mux1.IN1820
conf_str[226] => Mux1.IN1821
conf_str[227] => Mux1.IN1822
conf_str[228] => Mux1.IN1823
conf_str[229] => Mux1.IN1824
conf_str[230] => Mux1.IN1825
conf_str[231] => Mux1.IN1826
conf_str[232] => Mux1.IN1827
conf_str[233] => Mux1.IN1828
conf_str[234] => Mux1.IN1829
conf_str[235] => Mux1.IN1830
conf_str[236] => Mux1.IN1831
conf_str[237] => Mux1.IN1832
conf_str[238] => Mux1.IN1833
conf_str[239] => Mux1.IN1834
conf_str[240] => Mux1.IN1803
conf_str[241] => Mux1.IN1804
conf_str[242] => Mux1.IN1805
conf_str[243] => Mux1.IN1806
conf_str[244] => Mux1.IN1807
conf_str[245] => Mux1.IN1808
conf_str[246] => Mux1.IN1809
conf_str[247] => Mux1.IN1810
conf_str[248] => Mux1.IN1811
conf_str[249] => Mux1.IN1812
conf_str[250] => Mux1.IN1813
conf_str[251] => Mux1.IN1814
conf_str[252] => Mux1.IN1815
conf_str[253] => Mux1.IN1816
conf_str[254] => Mux1.IN1817
conf_str[255] => Mux1.IN1818
conf_str[256] => Mux1.IN1787
conf_str[257] => Mux1.IN1788
conf_str[258] => Mux1.IN1789
conf_str[259] => Mux1.IN1790
conf_str[260] => Mux1.IN1791
conf_str[261] => Mux1.IN1792
conf_str[262] => Mux1.IN1793
conf_str[263] => Mux1.IN1794
conf_str[264] => Mux1.IN1795
conf_str[265] => Mux1.IN1796
conf_str[266] => Mux1.IN1797
conf_str[267] => Mux1.IN1798
conf_str[268] => Mux1.IN1799
conf_str[269] => Mux1.IN1800
conf_str[270] => Mux1.IN1801
conf_str[271] => Mux1.IN1802
conf_str[272] => Mux1.IN1771
conf_str[273] => Mux1.IN1772
conf_str[274] => Mux1.IN1773
conf_str[275] => Mux1.IN1774
conf_str[276] => Mux1.IN1775
conf_str[277] => Mux1.IN1776
conf_str[278] => Mux1.IN1777
conf_str[279] => Mux1.IN1778
conf_str[280] => Mux1.IN1779
conf_str[281] => Mux1.IN1780
conf_str[282] => Mux1.IN1781
conf_str[283] => Mux1.IN1782
conf_str[284] => Mux1.IN1783
conf_str[285] => Mux1.IN1784
conf_str[286] => Mux1.IN1785
conf_str[287] => Mux1.IN1786
conf_str[288] => Mux1.IN1755
conf_str[289] => Mux1.IN1756
conf_str[290] => Mux1.IN1757
conf_str[291] => Mux1.IN1758
conf_str[292] => Mux1.IN1759
conf_str[293] => Mux1.IN1760
conf_str[294] => Mux1.IN1761
conf_str[295] => Mux1.IN1762
conf_str[296] => Mux1.IN1763
conf_str[297] => Mux1.IN1764
conf_str[298] => Mux1.IN1765
conf_str[299] => Mux1.IN1766
conf_str[300] => Mux1.IN1767
conf_str[301] => Mux1.IN1768
conf_str[302] => Mux1.IN1769
conf_str[303] => Mux1.IN1770
conf_str[304] => Mux1.IN1739
conf_str[305] => Mux1.IN1740
conf_str[306] => Mux1.IN1741
conf_str[307] => Mux1.IN1742
conf_str[308] => Mux1.IN1743
conf_str[309] => Mux1.IN1744
conf_str[310] => Mux1.IN1745
conf_str[311] => Mux1.IN1746
conf_str[312] => Mux1.IN1747
conf_str[313] => Mux1.IN1748
conf_str[314] => Mux1.IN1749
conf_str[315] => Mux1.IN1750
conf_str[316] => Mux1.IN1751
conf_str[317] => Mux1.IN1752
conf_str[318] => Mux1.IN1753
conf_str[319] => Mux1.IN1754
conf_str[320] => Mux1.IN1723
conf_str[321] => Mux1.IN1724
conf_str[322] => Mux1.IN1725
conf_str[323] => Mux1.IN1726
conf_str[324] => Mux1.IN1727
conf_str[325] => Mux1.IN1728
conf_str[326] => Mux1.IN1729
conf_str[327] => Mux1.IN1730
conf_str[328] => Mux1.IN1731
conf_str[329] => Mux1.IN1732
conf_str[330] => Mux1.IN1733
conf_str[331] => Mux1.IN1734
conf_str[332] => Mux1.IN1735
conf_str[333] => Mux1.IN1736
conf_str[334] => Mux1.IN1737
conf_str[335] => Mux1.IN1738
conf_str[336] => Mux1.IN1707
conf_str[337] => Mux1.IN1708
conf_str[338] => Mux1.IN1709
conf_str[339] => Mux1.IN1710
conf_str[340] => Mux1.IN1711
conf_str[341] => Mux1.IN1712
conf_str[342] => Mux1.IN1713
conf_str[343] => Mux1.IN1714
conf_str[344] => Mux1.IN1715
conf_str[345] => Mux1.IN1716
conf_str[346] => Mux1.IN1717
conf_str[347] => Mux1.IN1718
conf_str[348] => Mux1.IN1719
conf_str[349] => Mux1.IN1720
conf_str[350] => Mux1.IN1721
conf_str[351] => Mux1.IN1722
conf_str[352] => Mux1.IN1691
conf_str[353] => Mux1.IN1692
conf_str[354] => Mux1.IN1693
conf_str[355] => Mux1.IN1694
conf_str[356] => Mux1.IN1695
conf_str[357] => Mux1.IN1696
conf_str[358] => Mux1.IN1697
conf_str[359] => Mux1.IN1698
conf_str[360] => Mux1.IN1699
conf_str[361] => Mux1.IN1700
conf_str[362] => Mux1.IN1701
conf_str[363] => Mux1.IN1702
conf_str[364] => Mux1.IN1703
conf_str[365] => Mux1.IN1704
conf_str[366] => Mux1.IN1705
conf_str[367] => Mux1.IN1706
conf_str[368] => Mux1.IN1675
conf_str[369] => Mux1.IN1676
conf_str[370] => Mux1.IN1677
conf_str[371] => Mux1.IN1678
conf_str[372] => Mux1.IN1679
conf_str[373] => Mux1.IN1680
conf_str[374] => Mux1.IN1681
conf_str[375] => Mux1.IN1682
conf_str[376] => Mux1.IN1683
conf_str[377] => Mux1.IN1684
conf_str[378] => Mux1.IN1685
conf_str[379] => Mux1.IN1686
conf_str[380] => Mux1.IN1687
conf_str[381] => Mux1.IN1688
conf_str[382] => Mux1.IN1689
conf_str[383] => Mux1.IN1690
conf_str[384] => Mux1.IN1659
conf_str[385] => Mux1.IN1660
conf_str[386] => Mux1.IN1661
conf_str[387] => Mux1.IN1662
conf_str[388] => Mux1.IN1663
conf_str[389] => Mux1.IN1664
conf_str[390] => Mux1.IN1665
conf_str[391] => Mux1.IN1666
conf_str[392] => Mux1.IN1667
conf_str[393] => Mux1.IN1668
conf_str[394] => Mux1.IN1669
conf_str[395] => Mux1.IN1670
conf_str[396] => Mux1.IN1671
conf_str[397] => Mux1.IN1672
conf_str[398] => Mux1.IN1673
conf_str[399] => Mux1.IN1674
conf_str[400] => Mux1.IN1643
conf_str[401] => Mux1.IN1644
conf_str[402] => Mux1.IN1645
conf_str[403] => Mux1.IN1646
conf_str[404] => Mux1.IN1647
conf_str[405] => Mux1.IN1648
conf_str[406] => Mux1.IN1649
conf_str[407] => Mux1.IN1650
conf_str[408] => Mux1.IN1651
conf_str[409] => Mux1.IN1652
conf_str[410] => Mux1.IN1653
conf_str[411] => Mux1.IN1654
conf_str[412] => Mux1.IN1655
conf_str[413] => Mux1.IN1656
conf_str[414] => Mux1.IN1657
conf_str[415] => Mux1.IN1658
conf_str[416] => Mux1.IN1627
conf_str[417] => Mux1.IN1628
conf_str[418] => Mux1.IN1629
conf_str[419] => Mux1.IN1630
conf_str[420] => Mux1.IN1631
conf_str[421] => Mux1.IN1632
conf_str[422] => Mux1.IN1633
conf_str[423] => Mux1.IN1634
conf_str[424] => Mux1.IN1635
conf_str[425] => Mux1.IN1636
conf_str[426] => Mux1.IN1637
conf_str[427] => Mux1.IN1638
conf_str[428] => Mux1.IN1639
conf_str[429] => Mux1.IN1640
conf_str[430] => Mux1.IN1641
conf_str[431] => Mux1.IN1642
conf_str[432] => Mux1.IN1611
conf_str[433] => Mux1.IN1612
conf_str[434] => Mux1.IN1613
conf_str[435] => Mux1.IN1614
conf_str[436] => Mux1.IN1615
conf_str[437] => Mux1.IN1616
conf_str[438] => Mux1.IN1617
conf_str[439] => Mux1.IN1618
conf_str[440] => Mux1.IN1619
conf_str[441] => Mux1.IN1620
conf_str[442] => Mux1.IN1621
conf_str[443] => Mux1.IN1622
conf_str[444] => Mux1.IN1623
conf_str[445] => Mux1.IN1624
conf_str[446] => Mux1.IN1625
conf_str[447] => Mux1.IN1626
conf_str[448] => Mux1.IN1595
conf_str[449] => Mux1.IN1596
conf_str[450] => Mux1.IN1597
conf_str[451] => Mux1.IN1598
conf_str[452] => Mux1.IN1599
conf_str[453] => Mux1.IN1600
conf_str[454] => Mux1.IN1601
conf_str[455] => Mux1.IN1602
conf_str[456] => Mux1.IN1603
conf_str[457] => Mux1.IN1604
conf_str[458] => Mux1.IN1605
conf_str[459] => Mux1.IN1606
conf_str[460] => Mux1.IN1607
conf_str[461] => Mux1.IN1608
conf_str[462] => Mux1.IN1609
conf_str[463] => Mux1.IN1610
conf_str[464] => Mux1.IN1579
conf_str[465] => Mux1.IN1580
conf_str[466] => Mux1.IN1581
conf_str[467] => Mux1.IN1582
conf_str[468] => Mux1.IN1583
conf_str[469] => Mux1.IN1584
conf_str[470] => Mux1.IN1585
conf_str[471] => Mux1.IN1586
conf_str[472] => Mux1.IN1587
conf_str[473] => Mux1.IN1588
conf_str[474] => Mux1.IN1589
conf_str[475] => Mux1.IN1590
conf_str[476] => Mux1.IN1591
conf_str[477] => Mux1.IN1592
conf_str[478] => Mux1.IN1593
conf_str[479] => Mux1.IN1594
conf_str[480] => Mux1.IN1563
conf_str[481] => Mux1.IN1564
conf_str[482] => Mux1.IN1565
conf_str[483] => Mux1.IN1566
conf_str[484] => Mux1.IN1567
conf_str[485] => Mux1.IN1568
conf_str[486] => Mux1.IN1569
conf_str[487] => Mux1.IN1570
conf_str[488] => Mux1.IN1571
conf_str[489] => Mux1.IN1572
conf_str[490] => Mux1.IN1573
conf_str[491] => Mux1.IN1574
conf_str[492] => Mux1.IN1575
conf_str[493] => Mux1.IN1576
conf_str[494] => Mux1.IN1577
conf_str[495] => Mux1.IN1578
conf_str[496] => Mux1.IN1547
conf_str[497] => Mux1.IN1548
conf_str[498] => Mux1.IN1549
conf_str[499] => Mux1.IN1550
conf_str[500] => Mux1.IN1551
conf_str[501] => Mux1.IN1552
conf_str[502] => Mux1.IN1553
conf_str[503] => Mux1.IN1554
conf_str[504] => Mux1.IN1555
conf_str[505] => Mux1.IN1556
conf_str[506] => Mux1.IN1557
conf_str[507] => Mux1.IN1558
conf_str[508] => Mux1.IN1559
conf_str[509] => Mux1.IN1560
conf_str[510] => Mux1.IN1561
conf_str[511] => Mux1.IN1562
conf_str[512] => Mux1.IN1531
conf_str[513] => Mux1.IN1532
conf_str[514] => Mux1.IN1533
conf_str[515] => Mux1.IN1534
conf_str[516] => Mux1.IN1535
conf_str[517] => Mux1.IN1536
conf_str[518] => Mux1.IN1537
conf_str[519] => Mux1.IN1538
conf_str[520] => Mux1.IN1539
conf_str[521] => Mux1.IN1540
conf_str[522] => Mux1.IN1541
conf_str[523] => Mux1.IN1542
conf_str[524] => Mux1.IN1543
conf_str[525] => Mux1.IN1544
conf_str[526] => Mux1.IN1545
conf_str[527] => Mux1.IN1546
conf_str[528] => Mux1.IN1515
conf_str[529] => Mux1.IN1516
conf_str[530] => Mux1.IN1517
conf_str[531] => Mux1.IN1518
conf_str[532] => Mux1.IN1519
conf_str[533] => Mux1.IN1520
conf_str[534] => Mux1.IN1521
conf_str[535] => Mux1.IN1522
conf_str[536] => Mux1.IN1523
conf_str[537] => Mux1.IN1524
conf_str[538] => Mux1.IN1525
conf_str[539] => Mux1.IN1526
conf_str[540] => Mux1.IN1527
conf_str[541] => Mux1.IN1528
conf_str[542] => Mux1.IN1529
conf_str[543] => Mux1.IN1530
conf_str[544] => Mux1.IN1499
conf_str[545] => Mux1.IN1500
conf_str[546] => Mux1.IN1501
conf_str[547] => Mux1.IN1502
conf_str[548] => Mux1.IN1503
conf_str[549] => Mux1.IN1504
conf_str[550] => Mux1.IN1505
conf_str[551] => Mux1.IN1506
conf_str[552] => Mux1.IN1507
conf_str[553] => Mux1.IN1508
conf_str[554] => Mux1.IN1509
conf_str[555] => Mux1.IN1510
conf_str[556] => Mux1.IN1511
conf_str[557] => Mux1.IN1512
conf_str[558] => Mux1.IN1513
conf_str[559] => Mux1.IN1514
conf_str[560] => Mux1.IN1483
conf_str[561] => Mux1.IN1484
conf_str[562] => Mux1.IN1485
conf_str[563] => Mux1.IN1486
conf_str[564] => Mux1.IN1487
conf_str[565] => Mux1.IN1488
conf_str[566] => Mux1.IN1489
conf_str[567] => Mux1.IN1490
conf_str[568] => Mux1.IN1491
conf_str[569] => Mux1.IN1492
conf_str[570] => Mux1.IN1493
conf_str[571] => Mux1.IN1494
conf_str[572] => Mux1.IN1495
conf_str[573] => Mux1.IN1496
conf_str[574] => Mux1.IN1497
conf_str[575] => Mux1.IN1498
conf_str[576] => Mux1.IN1467
conf_str[577] => Mux1.IN1468
conf_str[578] => Mux1.IN1469
conf_str[579] => Mux1.IN1470
conf_str[580] => Mux1.IN1471
conf_str[581] => Mux1.IN1472
conf_str[582] => Mux1.IN1473
conf_str[583] => Mux1.IN1474
conf_str[584] => Mux1.IN1475
conf_str[585] => Mux1.IN1476
conf_str[586] => Mux1.IN1477
conf_str[587] => Mux1.IN1478
conf_str[588] => Mux1.IN1479
conf_str[589] => Mux1.IN1480
conf_str[590] => Mux1.IN1481
conf_str[591] => Mux1.IN1482
conf_str[592] => Mux1.IN1451
conf_str[593] => Mux1.IN1452
conf_str[594] => Mux1.IN1453
conf_str[595] => Mux1.IN1454
conf_str[596] => Mux1.IN1455
conf_str[597] => Mux1.IN1456
conf_str[598] => Mux1.IN1457
conf_str[599] => Mux1.IN1458
conf_str[600] => Mux1.IN1459
conf_str[601] => Mux1.IN1460
conf_str[602] => Mux1.IN1461
conf_str[603] => Mux1.IN1462
conf_str[604] => Mux1.IN1463
conf_str[605] => Mux1.IN1464
conf_str[606] => Mux1.IN1465
conf_str[607] => Mux1.IN1466
conf_str[608] => Mux1.IN1435
conf_str[609] => Mux1.IN1436
conf_str[610] => Mux1.IN1437
conf_str[611] => Mux1.IN1438
conf_str[612] => Mux1.IN1439
conf_str[613] => Mux1.IN1440
conf_str[614] => Mux1.IN1441
conf_str[615] => Mux1.IN1442
conf_str[616] => Mux1.IN1443
conf_str[617] => Mux1.IN1444
conf_str[618] => Mux1.IN1445
conf_str[619] => Mux1.IN1446
conf_str[620] => Mux1.IN1447
conf_str[621] => Mux1.IN1448
conf_str[622] => Mux1.IN1449
conf_str[623] => Mux1.IN1450
conf_str[624] => Mux1.IN1419
conf_str[625] => Mux1.IN1420
conf_str[626] => Mux1.IN1421
conf_str[627] => Mux1.IN1422
conf_str[628] => Mux1.IN1423
conf_str[629] => Mux1.IN1424
conf_str[630] => Mux1.IN1425
conf_str[631] => Mux1.IN1426
conf_str[632] => Mux1.IN1427
conf_str[633] => Mux1.IN1428
conf_str[634] => Mux1.IN1429
conf_str[635] => Mux1.IN1430
conf_str[636] => Mux1.IN1431
conf_str[637] => Mux1.IN1432
conf_str[638] => Mux1.IN1433
conf_str[639] => Mux1.IN1434
conf_str[640] => Mux1.IN1403
conf_str[641] => Mux1.IN1404
conf_str[642] => Mux1.IN1405
conf_str[643] => Mux1.IN1406
conf_str[644] => Mux1.IN1407
conf_str[645] => Mux1.IN1408
conf_str[646] => Mux1.IN1409
conf_str[647] => Mux1.IN1410
conf_str[648] => Mux1.IN1411
conf_str[649] => Mux1.IN1412
conf_str[650] => Mux1.IN1413
conf_str[651] => Mux1.IN1414
conf_str[652] => Mux1.IN1415
conf_str[653] => Mux1.IN1416
conf_str[654] => Mux1.IN1417
conf_str[655] => Mux1.IN1418
conf_str[656] => Mux1.IN1387
conf_str[657] => Mux1.IN1388
conf_str[658] => Mux1.IN1389
conf_str[659] => Mux1.IN1390
conf_str[660] => Mux1.IN1391
conf_str[661] => Mux1.IN1392
conf_str[662] => Mux1.IN1393
conf_str[663] => Mux1.IN1394
conf_str[664] => Mux1.IN1395
conf_str[665] => Mux1.IN1396
conf_str[666] => Mux1.IN1397
conf_str[667] => Mux1.IN1398
conf_str[668] => Mux1.IN1399
conf_str[669] => Mux1.IN1400
conf_str[670] => Mux1.IN1401
conf_str[671] => Mux1.IN1402
conf_str[672] => Mux1.IN1371
conf_str[673] => Mux1.IN1372
conf_str[674] => Mux1.IN1373
conf_str[675] => Mux1.IN1374
conf_str[676] => Mux1.IN1375
conf_str[677] => Mux1.IN1376
conf_str[678] => Mux1.IN1377
conf_str[679] => Mux1.IN1378
conf_str[680] => Mux1.IN1379
conf_str[681] => Mux1.IN1380
conf_str[682] => Mux1.IN1381
conf_str[683] => Mux1.IN1382
conf_str[684] => Mux1.IN1383
conf_str[685] => Mux1.IN1384
conf_str[686] => Mux1.IN1385
conf_str[687] => Mux1.IN1386
conf_str[688] => Mux1.IN1355
conf_str[689] => Mux1.IN1356
conf_str[690] => Mux1.IN1357
conf_str[691] => Mux1.IN1358
conf_str[692] => Mux1.IN1359
conf_str[693] => Mux1.IN1360
conf_str[694] => Mux1.IN1361
conf_str[695] => Mux1.IN1362
conf_str[696] => Mux1.IN1363
conf_str[697] => Mux1.IN1364
conf_str[698] => Mux1.IN1365
conf_str[699] => Mux1.IN1366
conf_str[700] => Mux1.IN1367
conf_str[701] => Mux1.IN1368
conf_str[702] => Mux1.IN1369
conf_str[703] => Mux1.IN1370
conf_str[704] => Mux1.IN1339
conf_str[705] => Mux1.IN1340
conf_str[706] => Mux1.IN1341
conf_str[707] => Mux1.IN1342
conf_str[708] => Mux1.IN1343
conf_str[709] => Mux1.IN1344
conf_str[710] => Mux1.IN1345
conf_str[711] => Mux1.IN1346
conf_str[712] => Mux1.IN1347
conf_str[713] => Mux1.IN1348
conf_str[714] => Mux1.IN1349
conf_str[715] => Mux1.IN1350
conf_str[716] => Mux1.IN1351
conf_str[717] => Mux1.IN1352
conf_str[718] => Mux1.IN1353
conf_str[719] => Mux1.IN1354
conf_str[720] => Mux1.IN1323
conf_str[721] => Mux1.IN1324
conf_str[722] => Mux1.IN1325
conf_str[723] => Mux1.IN1326
conf_str[724] => Mux1.IN1327
conf_str[725] => Mux1.IN1328
conf_str[726] => Mux1.IN1329
conf_str[727] => Mux1.IN1330
conf_str[728] => Mux1.IN1331
conf_str[729] => Mux1.IN1332
conf_str[730] => Mux1.IN1333
conf_str[731] => Mux1.IN1334
conf_str[732] => Mux1.IN1335
conf_str[733] => Mux1.IN1336
conf_str[734] => Mux1.IN1337
conf_str[735] => Mux1.IN1338
conf_str[736] => Mux1.IN1307
conf_str[737] => Mux1.IN1308
conf_str[738] => Mux1.IN1309
conf_str[739] => Mux1.IN1310
conf_str[740] => Mux1.IN1311
conf_str[741] => Mux1.IN1312
conf_str[742] => Mux1.IN1313
conf_str[743] => Mux1.IN1314
conf_str[744] => Mux1.IN1315
conf_str[745] => Mux1.IN1316
conf_str[746] => Mux1.IN1317
conf_str[747] => Mux1.IN1318
conf_str[748] => Mux1.IN1319
conf_str[749] => Mux1.IN1320
conf_str[750] => Mux1.IN1321
conf_str[751] => Mux1.IN1322
conf_str[752] => Mux1.IN1291
conf_str[753] => Mux1.IN1292
conf_str[754] => Mux1.IN1293
conf_str[755] => Mux1.IN1294
conf_str[756] => Mux1.IN1295
conf_str[757] => Mux1.IN1296
conf_str[758] => Mux1.IN1297
conf_str[759] => Mux1.IN1298
conf_str[760] => Mux1.IN1299
conf_str[761] => Mux1.IN1300
conf_str[762] => Mux1.IN1301
conf_str[763] => Mux1.IN1302
conf_str[764] => Mux1.IN1303
conf_str[765] => Mux1.IN1304
conf_str[766] => Mux1.IN1305
conf_str[767] => Mux1.IN1306
conf_str[768] => Mux1.IN1275
conf_str[769] => Mux1.IN1276
conf_str[770] => Mux1.IN1277
conf_str[771] => Mux1.IN1278
conf_str[772] => Mux1.IN1279
conf_str[773] => Mux1.IN1280
conf_str[774] => Mux1.IN1281
conf_str[775] => Mux1.IN1282
conf_str[776] => Mux1.IN1283
conf_str[777] => Mux1.IN1284
conf_str[778] => Mux1.IN1285
conf_str[779] => Mux1.IN1286
conf_str[780] => Mux1.IN1287
conf_str[781] => Mux1.IN1288
conf_str[782] => Mux1.IN1289
conf_str[783] => Mux1.IN1290
conf_str[784] => Mux1.IN1259
conf_str[785] => Mux1.IN1260
conf_str[786] => Mux1.IN1261
conf_str[787] => Mux1.IN1262
conf_str[788] => Mux1.IN1263
conf_str[789] => Mux1.IN1264
conf_str[790] => Mux1.IN1265
conf_str[791] => Mux1.IN1266
conf_str[792] => Mux1.IN1267
conf_str[793] => Mux1.IN1268
conf_str[794] => Mux1.IN1269
conf_str[795] => Mux1.IN1270
conf_str[796] => Mux1.IN1271
conf_str[797] => Mux1.IN1272
conf_str[798] => Mux1.IN1273
conf_str[799] => Mux1.IN1274
conf_str[800] => Mux1.IN1243
conf_str[801] => Mux1.IN1244
conf_str[802] => Mux1.IN1245
conf_str[803] => Mux1.IN1246
conf_str[804] => Mux1.IN1247
conf_str[805] => Mux1.IN1248
conf_str[806] => Mux1.IN1249
conf_str[807] => Mux1.IN1250
conf_str[808] => Mux1.IN1251
conf_str[809] => Mux1.IN1252
conf_str[810] => Mux1.IN1253
conf_str[811] => Mux1.IN1254
conf_str[812] => Mux1.IN1255
conf_str[813] => Mux1.IN1256
conf_str[814] => Mux1.IN1257
conf_str[815] => Mux1.IN1258
conf_str[816] => Mux1.IN1227
conf_str[817] => Mux1.IN1228
conf_str[818] => Mux1.IN1229
conf_str[819] => Mux1.IN1230
conf_str[820] => Mux1.IN1231
conf_str[821] => Mux1.IN1232
conf_str[822] => Mux1.IN1233
conf_str[823] => Mux1.IN1234
conf_str[824] => Mux1.IN1235
conf_str[825] => Mux1.IN1236
conf_str[826] => Mux1.IN1237
conf_str[827] => Mux1.IN1238
conf_str[828] => Mux1.IN1239
conf_str[829] => Mux1.IN1240
conf_str[830] => Mux1.IN1241
conf_str[831] => Mux1.IN1242
conf_str[832] => Mux1.IN1211
conf_str[833] => Mux1.IN1212
conf_str[834] => Mux1.IN1213
conf_str[835] => Mux1.IN1214
conf_str[836] => Mux1.IN1215
conf_str[837] => Mux1.IN1216
conf_str[838] => Mux1.IN1217
conf_str[839] => Mux1.IN1218
conf_str[840] => Mux1.IN1219
conf_str[841] => Mux1.IN1220
conf_str[842] => Mux1.IN1221
conf_str[843] => Mux1.IN1222
conf_str[844] => Mux1.IN1223
conf_str[845] => Mux1.IN1224
conf_str[846] => Mux1.IN1225
conf_str[847] => Mux1.IN1226
conf_str[848] => Mux1.IN1195
conf_str[849] => Mux1.IN1196
conf_str[850] => Mux1.IN1197
conf_str[851] => Mux1.IN1198
conf_str[852] => Mux1.IN1199
conf_str[853] => Mux1.IN1200
conf_str[854] => Mux1.IN1201
conf_str[855] => Mux1.IN1202
conf_str[856] => Mux1.IN1203
conf_str[857] => Mux1.IN1204
conf_str[858] => Mux1.IN1205
conf_str[859] => Mux1.IN1206
conf_str[860] => Mux1.IN1207
conf_str[861] => Mux1.IN1208
conf_str[862] => Mux1.IN1209
conf_str[863] => Mux1.IN1210
conf_str[864] => Mux1.IN1179
conf_str[865] => Mux1.IN1180
conf_str[866] => Mux1.IN1181
conf_str[867] => Mux1.IN1182
conf_str[868] => Mux1.IN1183
conf_str[869] => Mux1.IN1184
conf_str[870] => Mux1.IN1185
conf_str[871] => Mux1.IN1186
conf_str[872] => Mux1.IN1187
conf_str[873] => Mux1.IN1188
conf_str[874] => Mux1.IN1189
conf_str[875] => Mux1.IN1190
conf_str[876] => Mux1.IN1191
conf_str[877] => Mux1.IN1192
conf_str[878] => Mux1.IN1193
conf_str[879] => Mux1.IN1194
conf_str[880] => Mux1.IN1163
conf_str[881] => Mux1.IN1164
conf_str[882] => Mux1.IN1165
conf_str[883] => Mux1.IN1166
conf_str[884] => Mux1.IN1167
conf_str[885] => Mux1.IN1168
conf_str[886] => Mux1.IN1169
conf_str[887] => Mux1.IN1170
conf_str[888] => Mux1.IN1171
conf_str[889] => Mux1.IN1172
conf_str[890] => Mux1.IN1173
conf_str[891] => Mux1.IN1174
conf_str[892] => Mux1.IN1175
conf_str[893] => Mux1.IN1176
conf_str[894] => Mux1.IN1177
conf_str[895] => Mux1.IN1178
conf_str[896] => Mux1.IN1147
conf_str[897] => Mux1.IN1148
conf_str[898] => Mux1.IN1149
conf_str[899] => Mux1.IN1150
conf_str[900] => Mux1.IN1151
conf_str[901] => Mux1.IN1152
conf_str[902] => Mux1.IN1153
conf_str[903] => Mux1.IN1154
conf_str[904] => Mux1.IN1155
conf_str[905] => Mux1.IN1156
conf_str[906] => Mux1.IN1157
conf_str[907] => Mux1.IN1158
conf_str[908] => Mux1.IN1159
conf_str[909] => Mux1.IN1160
conf_str[910] => Mux1.IN1161
conf_str[911] => Mux1.IN1162
conf_str[912] => Mux1.IN1131
conf_str[913] => Mux1.IN1132
conf_str[914] => Mux1.IN1133
conf_str[915] => Mux1.IN1134
conf_str[916] => Mux1.IN1135
conf_str[917] => Mux1.IN1136
conf_str[918] => Mux1.IN1137
conf_str[919] => Mux1.IN1138
conf_str[920] => Mux1.IN1139
conf_str[921] => Mux1.IN1140
conf_str[922] => Mux1.IN1141
conf_str[923] => Mux1.IN1142
conf_str[924] => Mux1.IN1143
conf_str[925] => Mux1.IN1144
conf_str[926] => Mux1.IN1145
conf_str[927] => Mux1.IN1146
conf_str[928] => Mux1.IN1115
conf_str[929] => Mux1.IN1116
conf_str[930] => Mux1.IN1117
conf_str[931] => Mux1.IN1118
conf_str[932] => Mux1.IN1119
conf_str[933] => Mux1.IN1120
conf_str[934] => Mux1.IN1121
conf_str[935] => Mux1.IN1122
conf_str[936] => Mux1.IN1123
conf_str[937] => Mux1.IN1124
conf_str[938] => Mux1.IN1125
conf_str[939] => Mux1.IN1126
conf_str[940] => Mux1.IN1127
conf_str[941] => Mux1.IN1128
conf_str[942] => Mux1.IN1129
conf_str[943] => Mux1.IN1130
conf_str[944] => Mux1.IN1099
conf_str[945] => Mux1.IN1100
conf_str[946] => Mux1.IN1101
conf_str[947] => Mux1.IN1102
conf_str[948] => Mux1.IN1103
conf_str[949] => Mux1.IN1104
conf_str[950] => Mux1.IN1105
conf_str[951] => Mux1.IN1106
conf_str[952] => Mux1.IN1107
conf_str[953] => Mux1.IN1108
conf_str[954] => Mux1.IN1109
conf_str[955] => Mux1.IN1110
conf_str[956] => Mux1.IN1111
conf_str[957] => Mux1.IN1112
conf_str[958] => Mux1.IN1113
conf_str[959] => Mux1.IN1114
conf_str[960] => Mux1.IN1083
conf_str[961] => Mux1.IN1084
conf_str[962] => Mux1.IN1085
conf_str[963] => Mux1.IN1086
conf_str[964] => Mux1.IN1087
conf_str[965] => Mux1.IN1088
conf_str[966] => Mux1.IN1089
conf_str[967] => Mux1.IN1090
conf_str[968] => Mux1.IN1091
conf_str[969] => Mux1.IN1092
conf_str[970] => Mux1.IN1093
conf_str[971] => Mux1.IN1094
conf_str[972] => Mux1.IN1095
conf_str[973] => Mux1.IN1096
conf_str[974] => Mux1.IN1097
conf_str[975] => Mux1.IN1098
conf_str[976] => Mux1.IN1067
conf_str[977] => Mux1.IN1068
conf_str[978] => Mux1.IN1069
conf_str[979] => Mux1.IN1070
conf_str[980] => Mux1.IN1071
conf_str[981] => Mux1.IN1072
conf_str[982] => Mux1.IN1073
conf_str[983] => Mux1.IN1074
conf_str[984] => Mux1.IN1075
conf_str[985] => Mux1.IN1076
conf_str[986] => Mux1.IN1077
conf_str[987] => Mux1.IN1078
conf_str[988] => Mux1.IN1079
conf_str[989] => Mux1.IN1080
conf_str[990] => Mux1.IN1081
conf_str[991] => Mux1.IN1082
conf_str[992] => Mux1.IN1051
conf_str[993] => Mux1.IN1052
conf_str[994] => Mux1.IN1053
conf_str[995] => Mux1.IN1054
conf_str[996] => Mux1.IN1055
conf_str[997] => Mux1.IN1056
conf_str[998] => Mux1.IN1057
conf_str[999] => Mux1.IN1058
conf_str[1000] => Mux1.IN1059
conf_str[1001] => Mux1.IN1060
conf_str[1002] => Mux1.IN1061
conf_str[1003] => Mux1.IN1062
conf_str[1004] => Mux1.IN1063
conf_str[1005] => Mux1.IN1064
conf_str[1006] => Mux1.IN1065
conf_str[1007] => Mux1.IN1066
conf_str[1008] => Mux1.IN1035
conf_str[1009] => Mux1.IN1036
conf_str[1010] => Mux1.IN1037
conf_str[1011] => Mux1.IN1038
conf_str[1012] => Mux1.IN1039
conf_str[1013] => Mux1.IN1040
conf_str[1014] => Mux1.IN1041
conf_str[1015] => Mux1.IN1042
conf_str[1016] => Mux1.IN1043
conf_str[1017] => Mux1.IN1044
conf_str[1018] => Mux1.IN1045
conf_str[1019] => Mux1.IN1046
conf_str[1020] => Mux1.IN1047
conf_str[1021] => Mux1.IN1048
conf_str[1022] => Mux1.IN1049
conf_str[1023] => Mux1.IN1050
conf_str[1024] => Mux1.IN1019
conf_str[1025] => Mux1.IN1020
conf_str[1026] => Mux1.IN1021
conf_str[1027] => Mux1.IN1022
conf_str[1028] => Mux1.IN1023
conf_str[1029] => Mux1.IN1024
conf_str[1030] => Mux1.IN1025
conf_str[1031] => Mux1.IN1026
conf_str[1032] => Mux1.IN1027
conf_str[1033] => Mux1.IN1028
conf_str[1034] => Mux1.IN1029
conf_str[1035] => Mux1.IN1030
conf_str[1036] => Mux1.IN1031
conf_str[1037] => Mux1.IN1032
conf_str[1038] => Mux1.IN1033
conf_str[1039] => Mux1.IN1034
conf_str[1040] => Mux1.IN1003
conf_str[1041] => Mux1.IN1004
conf_str[1042] => Mux1.IN1005
conf_str[1043] => Mux1.IN1006
conf_str[1044] => Mux1.IN1007
conf_str[1045] => Mux1.IN1008
conf_str[1046] => Mux1.IN1009
conf_str[1047] => Mux1.IN1010
conf_str[1048] => Mux1.IN1011
conf_str[1049] => Mux1.IN1012
conf_str[1050] => Mux1.IN1013
conf_str[1051] => Mux1.IN1014
conf_str[1052] => Mux1.IN1015
conf_str[1053] => Mux1.IN1016
conf_str[1054] => Mux1.IN1017
conf_str[1055] => Mux1.IN1018
conf_str[1056] => Mux1.IN987
conf_str[1057] => Mux1.IN988
conf_str[1058] => Mux1.IN989
conf_str[1059] => Mux1.IN990
conf_str[1060] => Mux1.IN991
conf_str[1061] => Mux1.IN992
conf_str[1062] => Mux1.IN993
conf_str[1063] => Mux1.IN994
conf_str[1064] => Mux1.IN995
conf_str[1065] => Mux1.IN996
conf_str[1066] => Mux1.IN997
conf_str[1067] => Mux1.IN998
conf_str[1068] => Mux1.IN999
conf_str[1069] => Mux1.IN1000
conf_str[1070] => Mux1.IN1001
conf_str[1071] => Mux1.IN1002
conf_str[1072] => Mux1.IN971
conf_str[1073] => Mux1.IN972
conf_str[1074] => Mux1.IN973
conf_str[1075] => Mux1.IN974
conf_str[1076] => Mux1.IN975
conf_str[1077] => Mux1.IN976
conf_str[1078] => Mux1.IN977
conf_str[1079] => Mux1.IN978
conf_str[1080] => Mux1.IN979
conf_str[1081] => Mux1.IN980
conf_str[1082] => Mux1.IN981
conf_str[1083] => Mux1.IN982
conf_str[1084] => Mux1.IN983
conf_str[1085] => Mux1.IN984
conf_str[1086] => Mux1.IN985
conf_str[1087] => Mux1.IN986
conf_str[1088] => Mux1.IN955
conf_str[1089] => Mux1.IN956
conf_str[1090] => Mux1.IN957
conf_str[1091] => Mux1.IN958
conf_str[1092] => Mux1.IN959
conf_str[1093] => Mux1.IN960
conf_str[1094] => Mux1.IN961
conf_str[1095] => Mux1.IN962
conf_str[1096] => Mux1.IN963
conf_str[1097] => Mux1.IN964
conf_str[1098] => Mux1.IN965
conf_str[1099] => Mux1.IN966
conf_str[1100] => Mux1.IN967
conf_str[1101] => Mux1.IN968
conf_str[1102] => Mux1.IN969
conf_str[1103] => Mux1.IN970
conf_str[1104] => Mux1.IN939
conf_str[1105] => Mux1.IN940
conf_str[1106] => Mux1.IN941
conf_str[1107] => Mux1.IN942
conf_str[1108] => Mux1.IN943
conf_str[1109] => Mux1.IN944
conf_str[1110] => Mux1.IN945
conf_str[1111] => Mux1.IN946
conf_str[1112] => Mux1.IN947
conf_str[1113] => Mux1.IN948
conf_str[1114] => Mux1.IN949
conf_str[1115] => Mux1.IN950
conf_str[1116] => Mux1.IN951
conf_str[1117] => Mux1.IN952
conf_str[1118] => Mux1.IN953
conf_str[1119] => Mux1.IN954
conf_str[1120] => Mux1.IN923
conf_str[1121] => Mux1.IN924
conf_str[1122] => Mux1.IN925
conf_str[1123] => Mux1.IN926
conf_str[1124] => Mux1.IN927
conf_str[1125] => Mux1.IN928
conf_str[1126] => Mux1.IN929
conf_str[1127] => Mux1.IN930
conf_str[1128] => Mux1.IN931
conf_str[1129] => Mux1.IN932
conf_str[1130] => Mux1.IN933
conf_str[1131] => Mux1.IN934
conf_str[1132] => Mux1.IN935
conf_str[1133] => Mux1.IN936
conf_str[1134] => Mux1.IN937
conf_str[1135] => Mux1.IN938
conf_str[1136] => Mux1.IN907
conf_str[1137] => Mux1.IN908
conf_str[1138] => Mux1.IN909
conf_str[1139] => Mux1.IN910
conf_str[1140] => Mux1.IN911
conf_str[1141] => Mux1.IN912
conf_str[1142] => Mux1.IN913
conf_str[1143] => Mux1.IN914
conf_str[1144] => Mux1.IN915
conf_str[1145] => Mux1.IN916
conf_str[1146] => Mux1.IN917
conf_str[1147] => Mux1.IN918
conf_str[1148] => Mux1.IN919
conf_str[1149] => Mux1.IN920
conf_str[1150] => Mux1.IN921
conf_str[1151] => Mux1.IN922
conf_str[1152] => Mux1.IN891
conf_str[1153] => Mux1.IN892
conf_str[1154] => Mux1.IN893
conf_str[1155] => Mux1.IN894
conf_str[1156] => Mux1.IN895
conf_str[1157] => Mux1.IN896
conf_str[1158] => Mux1.IN897
conf_str[1159] => Mux1.IN898
conf_str[1160] => Mux1.IN899
conf_str[1161] => Mux1.IN900
conf_str[1162] => Mux1.IN901
conf_str[1163] => Mux1.IN902
conf_str[1164] => Mux1.IN903
conf_str[1165] => Mux1.IN904
conf_str[1166] => Mux1.IN905
conf_str[1167] => Mux1.IN906
conf_str[1168] => Mux1.IN875
conf_str[1169] => Mux1.IN876
conf_str[1170] => Mux1.IN877
conf_str[1171] => Mux1.IN878
conf_str[1172] => Mux1.IN879
conf_str[1173] => Mux1.IN880
conf_str[1174] => Mux1.IN881
conf_str[1175] => Mux1.IN882
conf_str[1176] => Mux1.IN883
conf_str[1177] => Mux1.IN884
conf_str[1178] => Mux1.IN885
conf_str[1179] => Mux1.IN886
conf_str[1180] => Mux1.IN887
conf_str[1181] => Mux1.IN888
conf_str[1182] => Mux1.IN889
conf_str[1183] => Mux1.IN890
conf_str[1184] => Mux1.IN859
conf_str[1185] => Mux1.IN860
conf_str[1186] => Mux1.IN861
conf_str[1187] => Mux1.IN862
conf_str[1188] => Mux1.IN863
conf_str[1189] => Mux1.IN864
conf_str[1190] => Mux1.IN865
conf_str[1191] => Mux1.IN866
conf_str[1192] => Mux1.IN867
conf_str[1193] => Mux1.IN868
conf_str[1194] => Mux1.IN869
conf_str[1195] => Mux1.IN870
conf_str[1196] => Mux1.IN871
conf_str[1197] => Mux1.IN872
conf_str[1198] => Mux1.IN873
conf_str[1199] => Mux1.IN874
conf_str[1200] => Mux1.IN843
conf_str[1201] => Mux1.IN844
conf_str[1202] => Mux1.IN845
conf_str[1203] => Mux1.IN846
conf_str[1204] => Mux1.IN847
conf_str[1205] => Mux1.IN848
conf_str[1206] => Mux1.IN849
conf_str[1207] => Mux1.IN850
conf_str[1208] => Mux1.IN851
conf_str[1209] => Mux1.IN852
conf_str[1210] => Mux1.IN853
conf_str[1211] => Mux1.IN854
conf_str[1212] => Mux1.IN855
conf_str[1213] => Mux1.IN856
conf_str[1214] => Mux1.IN857
conf_str[1215] => Mux1.IN858
conf_str[1216] => Mux1.IN827
conf_str[1217] => Mux1.IN828
conf_str[1218] => Mux1.IN829
conf_str[1219] => Mux1.IN830
conf_str[1220] => Mux1.IN831
conf_str[1221] => Mux1.IN832
conf_str[1222] => Mux1.IN833
conf_str[1223] => Mux1.IN834
conf_str[1224] => Mux1.IN835
conf_str[1225] => Mux1.IN836
conf_str[1226] => Mux1.IN837
conf_str[1227] => Mux1.IN838
conf_str[1228] => Mux1.IN839
conf_str[1229] => Mux1.IN840
conf_str[1230] => Mux1.IN841
conf_str[1231] => Mux1.IN842
conf_str[1232] => Mux1.IN811
conf_str[1233] => Mux1.IN812
conf_str[1234] => Mux1.IN813
conf_str[1235] => Mux1.IN814
conf_str[1236] => Mux1.IN815
conf_str[1237] => Mux1.IN816
conf_str[1238] => Mux1.IN817
conf_str[1239] => Mux1.IN818
conf_str[1240] => Mux1.IN819
conf_str[1241] => Mux1.IN820
conf_str[1242] => Mux1.IN821
conf_str[1243] => Mux1.IN822
conf_str[1244] => Mux1.IN823
conf_str[1245] => Mux1.IN824
conf_str[1246] => Mux1.IN825
conf_str[1247] => Mux1.IN826
conf_str[1248] => Mux1.IN795
conf_str[1249] => Mux1.IN796
conf_str[1250] => Mux1.IN797
conf_str[1251] => Mux1.IN798
conf_str[1252] => Mux1.IN799
conf_str[1253] => Mux1.IN800
conf_str[1254] => Mux1.IN801
conf_str[1255] => Mux1.IN802
conf_str[1256] => Mux1.IN803
conf_str[1257] => Mux1.IN804
conf_str[1258] => Mux1.IN805
conf_str[1259] => Mux1.IN806
conf_str[1260] => Mux1.IN807
conf_str[1261] => Mux1.IN808
conf_str[1262] => Mux1.IN809
conf_str[1263] => Mux1.IN810
conf_str[1264] => Mux1.IN779
conf_str[1265] => Mux1.IN780
conf_str[1266] => Mux1.IN781
conf_str[1267] => Mux1.IN782
conf_str[1268] => Mux1.IN783
conf_str[1269] => Mux1.IN784
conf_str[1270] => Mux1.IN785
conf_str[1271] => Mux1.IN786
conf_str[1272] => Mux1.IN787
conf_str[1273] => Mux1.IN788
conf_str[1274] => Mux1.IN789
conf_str[1275] => Mux1.IN790
conf_str[1276] => Mux1.IN791
conf_str[1277] => Mux1.IN792
conf_str[1278] => Mux1.IN793
conf_str[1279] => Mux1.IN794
conf_str[1280] => Mux1.IN763
conf_str[1281] => Mux1.IN764
conf_str[1282] => Mux1.IN765
conf_str[1283] => Mux1.IN766
conf_str[1284] => Mux1.IN767
conf_str[1285] => Mux1.IN768
conf_str[1286] => Mux1.IN769
conf_str[1287] => Mux1.IN770
conf_str[1288] => Mux1.IN771
conf_str[1289] => Mux1.IN772
conf_str[1290] => Mux1.IN773
conf_str[1291] => Mux1.IN774
conf_str[1292] => Mux1.IN775
conf_str[1293] => Mux1.IN776
conf_str[1294] => Mux1.IN777
conf_str[1295] => Mux1.IN778
conf_str[1296] => Mux1.IN747
conf_str[1297] => Mux1.IN748
conf_str[1298] => Mux1.IN749
conf_str[1299] => Mux1.IN750
conf_str[1300] => Mux1.IN751
conf_str[1301] => Mux1.IN752
conf_str[1302] => Mux1.IN753
conf_str[1303] => Mux1.IN754
conf_str[1304] => Mux1.IN755
conf_str[1305] => Mux1.IN756
conf_str[1306] => Mux1.IN757
conf_str[1307] => Mux1.IN758
conf_str[1308] => Mux1.IN759
conf_str[1309] => Mux1.IN760
conf_str[1310] => Mux1.IN761
conf_str[1311] => Mux1.IN762
conf_str[1312] => Mux1.IN731
conf_str[1313] => Mux1.IN732
conf_str[1314] => Mux1.IN733
conf_str[1315] => Mux1.IN734
conf_str[1316] => Mux1.IN735
conf_str[1317] => Mux1.IN736
conf_str[1318] => Mux1.IN737
conf_str[1319] => Mux1.IN738
conf_str[1320] => Mux1.IN739
conf_str[1321] => Mux1.IN740
conf_str[1322] => Mux1.IN741
conf_str[1323] => Mux1.IN742
conf_str[1324] => Mux1.IN743
conf_str[1325] => Mux1.IN744
conf_str[1326] => Mux1.IN745
conf_str[1327] => Mux1.IN746
conf_str[1328] => Mux1.IN715
conf_str[1329] => Mux1.IN716
conf_str[1330] => Mux1.IN717
conf_str[1331] => Mux1.IN718
conf_str[1332] => Mux1.IN719
conf_str[1333] => Mux1.IN720
conf_str[1334] => Mux1.IN721
conf_str[1335] => Mux1.IN722
conf_str[1336] => Mux1.IN723
conf_str[1337] => Mux1.IN724
conf_str[1338] => Mux1.IN725
conf_str[1339] => Mux1.IN726
conf_str[1340] => Mux1.IN727
conf_str[1341] => Mux1.IN728
conf_str[1342] => Mux1.IN729
conf_str[1343] => Mux1.IN730
conf_str[1344] => Mux1.IN699
conf_str[1345] => Mux1.IN700
conf_str[1346] => Mux1.IN701
conf_str[1347] => Mux1.IN702
conf_str[1348] => Mux1.IN703
conf_str[1349] => Mux1.IN704
conf_str[1350] => Mux1.IN705
conf_str[1351] => Mux1.IN706
conf_str[1352] => Mux1.IN707
conf_str[1353] => Mux1.IN708
conf_str[1354] => Mux1.IN709
conf_str[1355] => Mux1.IN710
conf_str[1356] => Mux1.IN711
conf_str[1357] => Mux1.IN712
conf_str[1358] => Mux1.IN713
conf_str[1359] => Mux1.IN714
conf_str[1360] => Mux1.IN683
conf_str[1361] => Mux1.IN684
conf_str[1362] => Mux1.IN685
conf_str[1363] => Mux1.IN686
conf_str[1364] => Mux1.IN687
conf_str[1365] => Mux1.IN688
conf_str[1366] => Mux1.IN689
conf_str[1367] => Mux1.IN690
conf_str[1368] => Mux1.IN691
conf_str[1369] => Mux1.IN692
conf_str[1370] => Mux1.IN693
conf_str[1371] => Mux1.IN694
conf_str[1372] => Mux1.IN695
conf_str[1373] => Mux1.IN696
conf_str[1374] => Mux1.IN697
conf_str[1375] => Mux1.IN698
conf_str[1376] => Mux1.IN667
conf_str[1377] => Mux1.IN668
conf_str[1378] => Mux1.IN669
conf_str[1379] => Mux1.IN670
conf_str[1380] => Mux1.IN671
conf_str[1381] => Mux1.IN672
conf_str[1382] => Mux1.IN673
conf_str[1383] => Mux1.IN674
conf_str[1384] => Mux1.IN675
conf_str[1385] => Mux1.IN676
conf_str[1386] => Mux1.IN677
conf_str[1387] => Mux1.IN678
conf_str[1388] => Mux1.IN679
conf_str[1389] => Mux1.IN680
conf_str[1390] => Mux1.IN681
conf_str[1391] => Mux1.IN682
conf_str[1392] => Mux1.IN651
conf_str[1393] => Mux1.IN652
conf_str[1394] => Mux1.IN653
conf_str[1395] => Mux1.IN654
conf_str[1396] => Mux1.IN655
conf_str[1397] => Mux1.IN656
conf_str[1398] => Mux1.IN657
conf_str[1399] => Mux1.IN658
conf_str[1400] => Mux1.IN659
conf_str[1401] => Mux1.IN660
conf_str[1402] => Mux1.IN661
conf_str[1403] => Mux1.IN662
conf_str[1404] => Mux1.IN663
conf_str[1405] => Mux1.IN664
conf_str[1406] => Mux1.IN665
conf_str[1407] => Mux1.IN666
conf_str[1408] => Mux1.IN635
conf_str[1409] => Mux1.IN636
conf_str[1410] => Mux1.IN637
conf_str[1411] => Mux1.IN638
conf_str[1412] => Mux1.IN639
conf_str[1413] => Mux1.IN640
conf_str[1414] => Mux1.IN641
conf_str[1415] => Mux1.IN642
conf_str[1416] => Mux1.IN643
conf_str[1417] => Mux1.IN644
conf_str[1418] => Mux1.IN645
conf_str[1419] => Mux1.IN646
conf_str[1420] => Mux1.IN647
conf_str[1421] => Mux1.IN648
conf_str[1422] => Mux1.IN649
conf_str[1423] => Mux1.IN650
conf_str[1424] => Mux1.IN619
conf_str[1425] => Mux1.IN620
conf_str[1426] => Mux1.IN621
conf_str[1427] => Mux1.IN622
conf_str[1428] => Mux1.IN623
conf_str[1429] => Mux1.IN624
conf_str[1430] => Mux1.IN625
conf_str[1431] => Mux1.IN626
conf_str[1432] => Mux1.IN627
conf_str[1433] => Mux1.IN628
conf_str[1434] => Mux1.IN629
conf_str[1435] => Mux1.IN630
conf_str[1436] => Mux1.IN631
conf_str[1437] => Mux1.IN632
conf_str[1438] => Mux1.IN633
conf_str[1439] => Mux1.IN634
conf_str[1440] => Mux1.IN603
conf_str[1441] => Mux1.IN604
conf_str[1442] => Mux1.IN605
conf_str[1443] => Mux1.IN606
conf_str[1444] => Mux1.IN607
conf_str[1445] => Mux1.IN608
conf_str[1446] => Mux1.IN609
conf_str[1447] => Mux1.IN610
conf_str[1448] => Mux1.IN611
conf_str[1449] => Mux1.IN612
conf_str[1450] => Mux1.IN613
conf_str[1451] => Mux1.IN614
conf_str[1452] => Mux1.IN615
conf_str[1453] => Mux1.IN616
conf_str[1454] => Mux1.IN617
conf_str[1455] => Mux1.IN618
conf_str[1456] => Mux1.IN587
conf_str[1457] => Mux1.IN588
conf_str[1458] => Mux1.IN589
conf_str[1459] => Mux1.IN590
conf_str[1460] => Mux1.IN591
conf_str[1461] => Mux1.IN592
conf_str[1462] => Mux1.IN593
conf_str[1463] => Mux1.IN594
conf_str[1464] => Mux1.IN595
conf_str[1465] => Mux1.IN596
conf_str[1466] => Mux1.IN597
conf_str[1467] => Mux1.IN598
conf_str[1468] => Mux1.IN599
conf_str[1469] => Mux1.IN600
conf_str[1470] => Mux1.IN601
conf_str[1471] => Mux1.IN602
conf_str[1472] => Mux1.IN571
conf_str[1473] => Mux1.IN572
conf_str[1474] => Mux1.IN573
conf_str[1475] => Mux1.IN574
conf_str[1476] => Mux1.IN575
conf_str[1477] => Mux1.IN576
conf_str[1478] => Mux1.IN577
conf_str[1479] => Mux1.IN578
conf_str[1480] => Mux1.IN579
conf_str[1481] => Mux1.IN580
conf_str[1482] => Mux1.IN581
conf_str[1483] => Mux1.IN582
conf_str[1484] => Mux1.IN583
conf_str[1485] => Mux1.IN584
conf_str[1486] => Mux1.IN585
conf_str[1487] => Mux1.IN586
conf_str[1488] => Mux1.IN555
conf_str[1489] => Mux1.IN556
conf_str[1490] => Mux1.IN557
conf_str[1491] => Mux1.IN558
conf_str[1492] => Mux1.IN559
conf_str[1493] => Mux1.IN560
conf_str[1494] => Mux1.IN561
conf_str[1495] => Mux1.IN562
conf_str[1496] => Mux1.IN563
conf_str[1497] => Mux1.IN564
conf_str[1498] => Mux1.IN565
conf_str[1499] => Mux1.IN566
conf_str[1500] => Mux1.IN567
conf_str[1501] => Mux1.IN568
conf_str[1502] => Mux1.IN569
conf_str[1503] => Mux1.IN570
conf_str[1504] => Mux1.IN528
conf_str[1505] => Mux1.IN529
conf_str[1506] => Mux1.IN530
conf_str[1507] => Mux1.IN531
conf_str[1508] => Mux1.IN532
conf_str[1509] => Mux1.IN533
conf_str[1510] => Mux1.IN534
conf_str[1511] => Mux1.IN535
clk_sys => ps2_mouse_data~reg0.CLK
clk_sys => ps2_mouse_tx_state[0].CLK
clk_sys => ps2_mouse_tx_state[1].CLK
clk_sys => ps2_mouse_tx_state[2].CLK
clk_sys => ps2_mouse_tx_state[3].CLK
clk_sys => ps2_mouse_parity.CLK
clk_sys => ps2_mouse_tx_byte[0].CLK
clk_sys => ps2_mouse_tx_byte[1].CLK
clk_sys => ps2_mouse_tx_byte[2].CLK
clk_sys => ps2_mouse_tx_byte[3].CLK
clk_sys => ps2_mouse_tx_byte[4].CLK
clk_sys => ps2_mouse_tx_byte[5].CLK
clk_sys => ps2_mouse_tx_byte[6].CLK
clk_sys => ps2_mouse_tx_byte[7].CLK
clk_sys => ps2_mouse_rptr[0].CLK
clk_sys => ps2_mouse_rptr[1].CLK
clk_sys => ps2_mouse_rptr[2].CLK
clk_sys => ps2_mouse_r_inc.CLK
clk_sys => old_clk~reg1.CLK
clk_sys => ps2_kbd_data~reg0.CLK
clk_sys => ps2_kbd_tx_state[0].CLK
clk_sys => ps2_kbd_tx_state[1].CLK
clk_sys => ps2_kbd_tx_state[2].CLK
clk_sys => ps2_kbd_tx_state[3].CLK
clk_sys => ps2_kbd_parity.CLK
clk_sys => ps2_kbd_tx_byte[0].CLK
clk_sys => ps2_kbd_tx_byte[1].CLK
clk_sys => ps2_kbd_tx_byte[2].CLK
clk_sys => ps2_kbd_tx_byte[3].CLK
clk_sys => ps2_kbd_tx_byte[4].CLK
clk_sys => ps2_kbd_tx_byte[5].CLK
clk_sys => ps2_kbd_tx_byte[6].CLK
clk_sys => ps2_kbd_tx_byte[7].CLK
clk_sys => ps2_kbd_rptr[0].CLK
clk_sys => ps2_kbd_rptr[1].CLK
clk_sys => ps2_kbd_rptr[2].CLK
clk_sys => ps2_kbd_r_inc.CLK
clk_sys => old_clk.CLK
clk_sys => clk_ps2.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
clk_sys => sd_buff_wr~reg0.CLK
clk_sys => b_wr3.CLK
SPI_SCK => ps2_kbd_fifo.we_a.CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[2].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[1].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[0].CLK
SPI_SCK => ps2_kbd_fifo.data_a[7].CLK
SPI_SCK => ps2_kbd_fifo.data_a[6].CLK
SPI_SCK => ps2_kbd_fifo.data_a[5].CLK
SPI_SCK => ps2_kbd_fifo.data_a[4].CLK
SPI_SCK => ps2_kbd_fifo.data_a[3].CLK
SPI_SCK => ps2_kbd_fifo.data_a[2].CLK
SPI_SCK => ps2_kbd_fifo.data_a[1].CLK
SPI_SCK => ps2_kbd_fifo.data_a[0].CLK
SPI_SCK => ps2_mouse_fifo.we_a.CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[2].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[1].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[0].CLK
SPI_SCK => ps2_mouse_fifo.data_a[7].CLK
SPI_SCK => ps2_mouse_fifo.data_a[6].CLK
SPI_SCK => ps2_mouse_fifo.data_a[5].CLK
SPI_SCK => ps2_mouse_fifo.data_a[4].CLK
SPI_SCK => ps2_mouse_fifo.data_a[3].CLK
SPI_SCK => ps2_mouse_fifo.data_a[2].CLK
SPI_SCK => ps2_mouse_fifo.data_a[1].CLK
SPI_SCK => ps2_mouse_fifo.data_a[0].CLK
SPI_SCK => but_sw[0].CLK
SPI_SCK => but_sw[1].CLK
SPI_SCK => but_sw[2].CLK
SPI_SCK => but_sw[3].CLK
SPI_SCK => but_sw[4].CLK
SPI_SCK => but_sw[5].CLK
SPI_SCK => joystick_0[0]~reg0.CLK
SPI_SCK => joystick_0[1]~reg0.CLK
SPI_SCK => joystick_0[2]~reg0.CLK
SPI_SCK => joystick_0[3]~reg0.CLK
SPI_SCK => joystick_0[4]~reg0.CLK
SPI_SCK => joystick_0[5]~reg0.CLK
SPI_SCK => joystick_0[6]~reg0.CLK
SPI_SCK => joystick_0[7]~reg0.CLK
SPI_SCK => joystick_1[0]~reg0.CLK
SPI_SCK => joystick_1[1]~reg0.CLK
SPI_SCK => joystick_1[2]~reg0.CLK
SPI_SCK => joystick_1[3]~reg0.CLK
SPI_SCK => joystick_1[4]~reg0.CLK
SPI_SCK => joystick_1[5]~reg0.CLK
SPI_SCK => joystick_1[6]~reg0.CLK
SPI_SCK => joystick_1[7]~reg0.CLK
SPI_SCK => ps2_mouse_wptr[0].CLK
SPI_SCK => ps2_mouse_wptr[1].CLK
SPI_SCK => ps2_mouse_wptr[2].CLK
SPI_SCK => ps2_kbd_wptr[0].CLK
SPI_SCK => ps2_kbd_wptr[1].CLK
SPI_SCK => ps2_kbd_wptr[2].CLK
SPI_SCK => sd_buff_dout[0]~reg0.CLK
SPI_SCK => sd_buff_dout[1]~reg0.CLK
SPI_SCK => sd_buff_dout[2]~reg0.CLK
SPI_SCK => sd_buff_dout[3]~reg0.CLK
SPI_SCK => sd_buff_dout[4]~reg0.CLK
SPI_SCK => sd_buff_dout[5]~reg0.CLK
SPI_SCK => sd_buff_dout[6]~reg0.CLK
SPI_SCK => sd_buff_dout[7]~reg0.CLK
SPI_SCK => joystick_analog_1[0]~reg0.CLK
SPI_SCK => joystick_analog_1[1]~reg0.CLK
SPI_SCK => joystick_analog_1[2]~reg0.CLK
SPI_SCK => joystick_analog_1[3]~reg0.CLK
SPI_SCK => joystick_analog_1[4]~reg0.CLK
SPI_SCK => joystick_analog_1[5]~reg0.CLK
SPI_SCK => joystick_analog_1[6]~reg0.CLK
SPI_SCK => joystick_analog_1[7]~reg0.CLK
SPI_SCK => joystick_analog_1[8]~reg0.CLK
SPI_SCK => joystick_analog_1[9]~reg0.CLK
SPI_SCK => joystick_analog_1[10]~reg0.CLK
SPI_SCK => joystick_analog_1[11]~reg0.CLK
SPI_SCK => joystick_analog_1[12]~reg0.CLK
SPI_SCK => joystick_analog_1[13]~reg0.CLK
SPI_SCK => joystick_analog_1[14]~reg0.CLK
SPI_SCK => joystick_analog_1[15]~reg0.CLK
SPI_SCK => joystick_analog_0[0]~reg0.CLK
SPI_SCK => joystick_analog_0[1]~reg0.CLK
SPI_SCK => joystick_analog_0[2]~reg0.CLK
SPI_SCK => joystick_analog_0[3]~reg0.CLK
SPI_SCK => joystick_analog_0[4]~reg0.CLK
SPI_SCK => joystick_analog_0[5]~reg0.CLK
SPI_SCK => joystick_analog_0[6]~reg0.CLK
SPI_SCK => joystick_analog_0[7]~reg0.CLK
SPI_SCK => joystick_analog_0[8]~reg0.CLK
SPI_SCK => joystick_analog_0[9]~reg0.CLK
SPI_SCK => joystick_analog_0[10]~reg0.CLK
SPI_SCK => joystick_analog_0[11]~reg0.CLK
SPI_SCK => joystick_analog_0[12]~reg0.CLK
SPI_SCK => joystick_analog_0[13]~reg0.CLK
SPI_SCK => joystick_analog_0[14]~reg0.CLK
SPI_SCK => joystick_analog_0[15]~reg0.CLK
SPI_SCK => stick_idx[0].CLK
SPI_SCK => stick_idx[1].CLK
SPI_SCK => stick_idx[2].CLK
SPI_SCK => img_size[0]~reg0.CLK
SPI_SCK => img_size[1]~reg0.CLK
SPI_SCK => img_size[2]~reg0.CLK
SPI_SCK => img_size[3]~reg0.CLK
SPI_SCK => img_size[4]~reg0.CLK
SPI_SCK => img_size[5]~reg0.CLK
SPI_SCK => img_size[6]~reg0.CLK
SPI_SCK => img_size[7]~reg0.CLK
SPI_SCK => img_size[8]~reg0.CLK
SPI_SCK => img_size[9]~reg0.CLK
SPI_SCK => img_size[10]~reg0.CLK
SPI_SCK => img_size[11]~reg0.CLK
SPI_SCK => img_size[12]~reg0.CLK
SPI_SCK => img_size[13]~reg0.CLK
SPI_SCK => img_size[14]~reg0.CLK
SPI_SCK => img_size[15]~reg0.CLK
SPI_SCK => img_size[16]~reg0.CLK
SPI_SCK => img_size[17]~reg0.CLK
SPI_SCK => img_size[18]~reg0.CLK
SPI_SCK => img_size[19]~reg0.CLK
SPI_SCK => img_size[20]~reg0.CLK
SPI_SCK => img_size[21]~reg0.CLK
SPI_SCK => img_size[22]~reg0.CLK
SPI_SCK => img_size[23]~reg0.CLK
SPI_SCK => img_size[24]~reg0.CLK
SPI_SCK => img_size[25]~reg0.CLK
SPI_SCK => img_size[26]~reg0.CLK
SPI_SCK => img_size[27]~reg0.CLK
SPI_SCK => img_size[28]~reg0.CLK
SPI_SCK => img_size[29]~reg0.CLK
SPI_SCK => img_size[30]~reg0.CLK
SPI_SCK => img_size[31]~reg0.CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => mount_strobe.CLK
SPI_SCK => b_data[0].CLK
SPI_SCK => b_data[1].CLK
SPI_SCK => b_data[2].CLK
SPI_SCK => b_data[3].CLK
SPI_SCK => b_data[4].CLK
SPI_SCK => b_data[5].CLK
SPI_SCK => b_data[6].CLK
SPI_SCK => b_data[7].CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sd_buff_addr[0]~reg0.CLK
SPI_SCK => sd_buff_addr[1]~reg0.CLK
SPI_SCK => sd_buff_addr[2]~reg0.CLK
SPI_SCK => sd_buff_addr[3]~reg0.CLK
SPI_SCK => sd_buff_addr[4]~reg0.CLK
SPI_SCK => sd_buff_addr[5]~reg0.CLK
SPI_SCK => sd_buff_addr[6]~reg0.CLK
SPI_SCK => sd_buff_addr[7]~reg0.CLK
SPI_SCK => sd_buff_addr[8]~reg0.CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => sd_ack_conf~reg0.CLK
SPI_SCK => sd_ack~reg0.CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => bit_cnt[0].CLK
SPI_SCK => bit_cnt[1].CLK
SPI_SCK => bit_cnt[2].CLK
SPI_SCK => b_wr2.CLK
SPI_SCK => spi_do.CLK
SPI_SCK => ps2_kbd_fifo.CLK0
SPI_SCK => ps2_mouse_fifo.CLK0
CONF_DATA0 => sd_ack_conf~reg0.ACLR
CONF_DATA0 => sd_ack~reg0.ACLR
CONF_DATA0 => byte_cnt[0].ACLR
CONF_DATA0 => byte_cnt[1].ACLR
CONF_DATA0 => byte_cnt[2].ACLR
CONF_DATA0 => byte_cnt[3].ACLR
CONF_DATA0 => byte_cnt[4].ACLR
CONF_DATA0 => byte_cnt[5].ACLR
CONF_DATA0 => byte_cnt[6].ACLR
CONF_DATA0 => byte_cnt[7].ACLR
CONF_DATA0 => byte_cnt[8].ACLR
CONF_DATA0 => byte_cnt[9].ACLR
CONF_DATA0 => bit_cnt[0].ACLR
CONF_DATA0 => bit_cnt[1].ACLR
CONF_DATA0 => bit_cnt[2].ACLR
CONF_DATA0 => b_wr2.ACLR
CONF_DATA0 => SPI_DO.OE
CONF_DATA0 => comb.IN1
CONF_DATA0 => comb.IN1
CONF_DATA0 => spi_do.ENA
CONF_DATA0 => sbuf[6].ENA
CONF_DATA0 => sbuf[5].ENA
CONF_DATA0 => sbuf[4].ENA
CONF_DATA0 => sbuf[3].ENA
CONF_DATA0 => sbuf[2].ENA
CONF_DATA0 => sbuf[1].ENA
CONF_DATA0 => sbuf[0].ENA
CONF_DATA0 => sd_buff_addr[8]~reg0.ENA
CONF_DATA0 => sd_buff_addr[7]~reg0.ENA
CONF_DATA0 => sd_buff_addr[6]~reg0.ENA
CONF_DATA0 => sd_buff_addr[5]~reg0.ENA
CONF_DATA0 => sd_buff_addr[4]~reg0.ENA
CONF_DATA0 => sd_buff_addr[3]~reg0.ENA
CONF_DATA0 => sd_buff_addr[2]~reg0.ENA
CONF_DATA0 => sd_buff_addr[1]~reg0.ENA
CONF_DATA0 => sd_buff_addr[0]~reg0.ENA
CONF_DATA0 => cmd[7].ENA
CONF_DATA0 => cmd[6].ENA
CONF_DATA0 => cmd[5].ENA
CONF_DATA0 => cmd[4].ENA
CONF_DATA0 => cmd[3].ENA
CONF_DATA0 => cmd[2].ENA
CONF_DATA0 => cmd[1].ENA
CONF_DATA0 => cmd[0].ENA
CONF_DATA0 => b_data[7].ENA
CONF_DATA0 => b_data[6].ENA
CONF_DATA0 => b_data[5].ENA
CONF_DATA0 => b_data[4].ENA
CONF_DATA0 => b_data[3].ENA
CONF_DATA0 => b_data[2].ENA
CONF_DATA0 => b_data[1].ENA
CONF_DATA0 => b_data[0].ENA
CONF_DATA0 => mount_strobe.ENA
CONF_DATA0 => status[31]~reg0.ENA
CONF_DATA0 => status[30]~reg0.ENA
CONF_DATA0 => status[29]~reg0.ENA
CONF_DATA0 => status[28]~reg0.ENA
CONF_DATA0 => status[27]~reg0.ENA
CONF_DATA0 => status[26]~reg0.ENA
CONF_DATA0 => status[25]~reg0.ENA
CONF_DATA0 => status[24]~reg0.ENA
CONF_DATA0 => status[23]~reg0.ENA
CONF_DATA0 => status[22]~reg0.ENA
CONF_DATA0 => status[21]~reg0.ENA
CONF_DATA0 => status[20]~reg0.ENA
CONF_DATA0 => status[19]~reg0.ENA
CONF_DATA0 => status[18]~reg0.ENA
CONF_DATA0 => status[17]~reg0.ENA
CONF_DATA0 => status[16]~reg0.ENA
CONF_DATA0 => status[15]~reg0.ENA
CONF_DATA0 => status[14]~reg0.ENA
CONF_DATA0 => status[13]~reg0.ENA
CONF_DATA0 => status[12]~reg0.ENA
CONF_DATA0 => status[11]~reg0.ENA
CONF_DATA0 => status[10]~reg0.ENA
CONF_DATA0 => status[9]~reg0.ENA
CONF_DATA0 => status[8]~reg0.ENA
CONF_DATA0 => status[7]~reg0.ENA
CONF_DATA0 => status[6]~reg0.ENA
CONF_DATA0 => status[5]~reg0.ENA
CONF_DATA0 => status[4]~reg0.ENA
CONF_DATA0 => status[3]~reg0.ENA
CONF_DATA0 => status[2]~reg0.ENA
CONF_DATA0 => status[1]~reg0.ENA
CONF_DATA0 => status[0]~reg0.ENA
CONF_DATA0 => img_size[31]~reg0.ENA
CONF_DATA0 => img_size[30]~reg0.ENA
CONF_DATA0 => img_size[29]~reg0.ENA
CONF_DATA0 => img_size[28]~reg0.ENA
CONF_DATA0 => img_size[27]~reg0.ENA
CONF_DATA0 => img_size[26]~reg0.ENA
CONF_DATA0 => img_size[25]~reg0.ENA
CONF_DATA0 => img_size[24]~reg0.ENA
CONF_DATA0 => img_size[23]~reg0.ENA
CONF_DATA0 => img_size[22]~reg0.ENA
CONF_DATA0 => img_size[21]~reg0.ENA
CONF_DATA0 => img_size[20]~reg0.ENA
CONF_DATA0 => img_size[19]~reg0.ENA
CONF_DATA0 => img_size[18]~reg0.ENA
CONF_DATA0 => img_size[17]~reg0.ENA
CONF_DATA0 => img_size[16]~reg0.ENA
CONF_DATA0 => img_size[15]~reg0.ENA
CONF_DATA0 => img_size[14]~reg0.ENA
CONF_DATA0 => img_size[13]~reg0.ENA
CONF_DATA0 => img_size[12]~reg0.ENA
CONF_DATA0 => img_size[11]~reg0.ENA
CONF_DATA0 => img_size[10]~reg0.ENA
CONF_DATA0 => img_size[9]~reg0.ENA
CONF_DATA0 => img_size[8]~reg0.ENA
CONF_DATA0 => img_size[7]~reg0.ENA
CONF_DATA0 => img_size[6]~reg0.ENA
CONF_DATA0 => img_size[5]~reg0.ENA
CONF_DATA0 => img_size[4]~reg0.ENA
CONF_DATA0 => img_size[3]~reg0.ENA
CONF_DATA0 => img_size[2]~reg0.ENA
CONF_DATA0 => img_size[1]~reg0.ENA
CONF_DATA0 => img_size[0]~reg0.ENA
CONF_DATA0 => stick_idx[2].ENA
CONF_DATA0 => stick_idx[1].ENA
CONF_DATA0 => stick_idx[0].ENA
CONF_DATA0 => joystick_analog_0[15]~reg0.ENA
CONF_DATA0 => joystick_analog_0[14]~reg0.ENA
CONF_DATA0 => joystick_analog_0[13]~reg0.ENA
CONF_DATA0 => joystick_analog_0[12]~reg0.ENA
CONF_DATA0 => joystick_analog_0[11]~reg0.ENA
CONF_DATA0 => joystick_analog_0[10]~reg0.ENA
CONF_DATA0 => joystick_analog_0[9]~reg0.ENA
CONF_DATA0 => joystick_analog_0[8]~reg0.ENA
CONF_DATA0 => joystick_analog_0[7]~reg0.ENA
CONF_DATA0 => joystick_analog_0[6]~reg0.ENA
CONF_DATA0 => joystick_analog_0[5]~reg0.ENA
CONF_DATA0 => joystick_analog_0[4]~reg0.ENA
CONF_DATA0 => joystick_analog_0[3]~reg0.ENA
CONF_DATA0 => joystick_analog_0[2]~reg0.ENA
CONF_DATA0 => joystick_analog_0[1]~reg0.ENA
CONF_DATA0 => joystick_analog_0[0]~reg0.ENA
CONF_DATA0 => joystick_analog_1[15]~reg0.ENA
CONF_DATA0 => joystick_analog_1[14]~reg0.ENA
CONF_DATA0 => joystick_analog_1[13]~reg0.ENA
CONF_DATA0 => joystick_analog_1[12]~reg0.ENA
CONF_DATA0 => joystick_analog_1[11]~reg0.ENA
CONF_DATA0 => joystick_analog_1[10]~reg0.ENA
CONF_DATA0 => joystick_analog_1[9]~reg0.ENA
CONF_DATA0 => joystick_analog_1[8]~reg0.ENA
CONF_DATA0 => joystick_analog_1[7]~reg0.ENA
CONF_DATA0 => joystick_analog_1[6]~reg0.ENA
CONF_DATA0 => joystick_analog_1[5]~reg0.ENA
CONF_DATA0 => joystick_analog_1[4]~reg0.ENA
CONF_DATA0 => joystick_analog_1[3]~reg0.ENA
CONF_DATA0 => joystick_analog_1[2]~reg0.ENA
CONF_DATA0 => joystick_analog_1[1]~reg0.ENA
CONF_DATA0 => joystick_analog_1[0]~reg0.ENA
CONF_DATA0 => sd_buff_dout[7]~reg0.ENA
CONF_DATA0 => sd_buff_dout[6]~reg0.ENA
CONF_DATA0 => sd_buff_dout[5]~reg0.ENA
CONF_DATA0 => sd_buff_dout[4]~reg0.ENA
CONF_DATA0 => sd_buff_dout[3]~reg0.ENA
CONF_DATA0 => sd_buff_dout[2]~reg0.ENA
CONF_DATA0 => sd_buff_dout[1]~reg0.ENA
CONF_DATA0 => sd_buff_dout[0]~reg0.ENA
CONF_DATA0 => ps2_kbd_wptr[2].ENA
CONF_DATA0 => ps2_kbd_wptr[1].ENA
CONF_DATA0 => ps2_kbd_wptr[0].ENA
CONF_DATA0 => ps2_mouse_wptr[2].ENA
CONF_DATA0 => ps2_mouse_wptr[1].ENA
CONF_DATA0 => ps2_mouse_wptr[0].ENA
CONF_DATA0 => joystick_1[7]~reg0.ENA
CONF_DATA0 => joystick_1[6]~reg0.ENA
CONF_DATA0 => joystick_1[5]~reg0.ENA
CONF_DATA0 => joystick_1[4]~reg0.ENA
CONF_DATA0 => joystick_1[3]~reg0.ENA
CONF_DATA0 => joystick_1[2]~reg0.ENA
CONF_DATA0 => joystick_1[1]~reg0.ENA
CONF_DATA0 => joystick_1[0]~reg0.ENA
CONF_DATA0 => joystick_0[7]~reg0.ENA
CONF_DATA0 => joystick_0[6]~reg0.ENA
CONF_DATA0 => joystick_0[5]~reg0.ENA
CONF_DATA0 => joystick_0[4]~reg0.ENA
CONF_DATA0 => joystick_0[3]~reg0.ENA
CONF_DATA0 => joystick_0[2]~reg0.ENA
CONF_DATA0 => joystick_0[1]~reg0.ENA
CONF_DATA0 => joystick_0[0]~reg0.ENA
CONF_DATA0 => but_sw[5].ENA
CONF_DATA0 => but_sw[4].ENA
CONF_DATA0 => but_sw[3].ENA
CONF_DATA0 => but_sw[2].ENA
CONF_DATA0 => but_sw[1].ENA
CONF_DATA0 => but_sw[0].ENA
SPI_SS2 => ~NO_FANOUT~
SPI_DO <= SPI_DO.DB_MAX_OUTPUT_PORT_TYPE
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => stick_idx.DATAB
SPI_DI => img_size.DATAB
SPI_DI => status.DATAB
SPI_DI => Selector70.IN5
SPI_DI => sd_buff_dout.DATAB
SPI_DI => joystick_1.DATAB
SPI_DI => joystick_0.DATAB
SPI_DI => but_sw.DATAB
SPI_DI => cmd.DATAB
SPI_DI => Equal6.IN2
SPI_DI => Equal7.IN3
SPI_DI => Equal8.IN7
SPI_DI => Selector39.IN3
SPI_DI => Selector47.IN3
SPI_DI => Selector55.IN3
SPI_DI => ps2_kbd_fifo.data_a[0].DATAIN
SPI_DI => ps2_mouse_fifo.data_a[0].DATAIN
SPI_DI => Selector8.IN3
SPI_DI => Selector16.IN3
SPI_DI => Selector24.IN3
SPI_DI => sbuf[0].DATAIN
SPI_DI => ps2_kbd_fifo.DATAIN
SPI_DI => ps2_mouse_fifo.DATAIN
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => Mux2.IN1
sd_sdhc => Mux2.IN3
sd_mounted <= mount_strobe.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => Mux3.IN21
sd_lba[1] => Mux3.IN22
sd_lba[2] => Mux3.IN23
sd_lba[3] => Mux3.IN24
sd_lba[4] => Mux3.IN25
sd_lba[5] => Mux3.IN26
sd_lba[6] => Mux3.IN27
sd_lba[7] => Mux3.IN28
sd_lba[8] => Mux3.IN29
sd_lba[9] => Mux3.IN30
sd_lba[10] => Mux3.IN31
sd_lba[11] => Mux3.IN32
sd_lba[12] => Mux3.IN33
sd_lba[13] => Mux3.IN34
sd_lba[14] => Mux3.IN35
sd_lba[15] => Mux3.IN36
sd_lba[16] => Mux3.IN5
sd_lba[17] => Mux3.IN6
sd_lba[18] => Mux3.IN7
sd_lba[19] => Mux3.IN8
sd_lba[20] => Mux3.IN9
sd_lba[21] => Mux3.IN10
sd_lba[22] => Mux3.IN11
sd_lba[23] => Mux3.IN12
sd_lba[24] => Mux3.IN13
sd_lba[25] => Mux3.IN14
sd_lba[26] => Mux3.IN15
sd_lba[27] => Mux3.IN16
sd_lba[28] => Mux3.IN17
sd_lba[29] => Mux3.IN18
sd_lba[30] => Mux3.IN19
sd_lba[31] => Mux3.IN20
sd_rd => Mux2.IN2
sd_wr => Mux2.IN0
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[0] <= sd_buff_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[1] <= sd_buff_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[2] <= sd_buff_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[3] <= sd_buff_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[4] <= sd_buff_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[5] <= sd_buff_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[6] <= sd_buff_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[7] <= sd_buff_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_din[0] => b_data.DATAB
sd_buff_din[0] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_wr <= sd_buff_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= ps2_kbd_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_data <= ps2_kbd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_clk <= ps2_mouse_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_data <= ps2_mouse_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_caps_led => Mux5.IN0


|poseidon_top|guest_top:guest|vm1_reset:reset
clk => dclo~reg0.CLK
clk => aclo~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => aclo.OUTPUTSELECT
reset => dclo.OUTPUTSELECT
dclo <= dclo~reg0.DB_MAX_OUTPUT_PORT_TYPE
aclo <= aclo~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu
pin_clk => pin_clk.IN1
pin_ce_p => pin_ce_p.IN1
pin_ce_n => pin_ce_n.IN1
pin_ce_timer => pin_ce_timer.IN1
pin_dclo => pin_dclo.IN1
pin_aclo => pin_aclo.IN1
pin_init <= vm1_qbus_se:core.pin_init_out
pin_irq[1] => pin_irq[1].IN1
pin_irq[2] => pin_irq[2].IN1
pin_irq[3] => pin_irq[3].IN1
pin_virq => pin_virq.IN1
pin_iako <= vm1_qbus_se:core.pin_iako
pin_dmr => pin_dmr.IN1
pin_dmgo <= vm1_qbus_se:core.pin_dmgo
pin_sack => pin_sack.IN1
pin_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
pin_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
pin_dout[0] <= vm1_qbus_se:core.pin_ad_out
pin_dout[1] <= vm1_qbus_se:core.pin_ad_out
pin_dout[2] <= vm1_qbus_se:core.pin_ad_out
pin_dout[3] <= vm1_qbus_se:core.pin_ad_out
pin_dout[4] <= vm1_qbus_se:core.pin_ad_out
pin_dout[5] <= vm1_qbus_se:core.pin_ad_out
pin_dout[6] <= vm1_qbus_se:core.pin_ad_out
pin_dout[7] <= vm1_qbus_se:core.pin_ad_out
pin_dout[8] <= vm1_qbus_se:core.pin_ad_out
pin_dout[9] <= vm1_qbus_se:core.pin_ad_out
pin_dout[10] <= vm1_qbus_se:core.pin_ad_out
pin_dout[11] <= vm1_qbus_se:core.pin_ad_out
pin_dout[12] <= vm1_qbus_se:core.pin_ad_out
pin_dout[13] <= vm1_qbus_se:core.pin_ad_out
pin_dout[14] <= vm1_qbus_se:core.pin_ad_out
pin_dout[15] <= vm1_qbus_se:core.pin_ad_out
pin_din[0] => comb.DATAB
pin_din[1] => comb.DATAB
pin_din[2] => comb.DATAB
pin_din[3] => comb.DATAB
pin_din[4] => comb.DATAB
pin_din[5] => comb.DATAB
pin_din[6] => comb.DATAB
pin_din[7] => comb.DATAB
pin_din[8] => comb.DATAB
pin_din[9] => comb.DATAB
pin_din[10] => comb.DATAB
pin_din[11] => comb.DATAB
pin_din[12] => comb.DATAB
pin_din[13] => comb.DATAB
pin_din[14] => comb.DATAB
pin_din[15] => comb.DATAB
pin_sync <= pin_sync.DB_MAX_OUTPUT_PORT_TYPE
pin_we <= pin_we.DB_MAX_OUTPUT_PORT_TYPE
pin_din_stb_out <= vm1_qbus_se:core.pin_din_out
pin_dout_stb_out <= vm1_qbus_se:core.pin_dout_out
pin_din_stb_in => pin_din_stb_in.IN1
pin_dout_stb_in => pin_dout_stb_in.IN1
pin_wtbt[0] <= pin_wtbt.DB_MAX_OUTPUT_PORT_TYPE
pin_wtbt[1] <= pin_wtbt.DB_MAX_OUTPUT_PORT_TYPE
pin_rply => comb.IN1
pin_bsy <= vm1_qbus_se:core.pin_bsy
pin_sel[1] <= vm1_qbus_se:core.pin_sel
pin_sel[2] <= vm1_qbus_se:core.pin_sel


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core
pin_clk => pin_clk.IN2
pin_ce_p => pin_ce_p.IN1
pin_ce_n => pin_ce_n.IN1
pin_ce_timer => pin_ce_timer.IN1
pin_pa[0] => pin_pa[0].IN1
pin_pa[1] => pin_pa[1].IN1
pin_init_in => comb.IN1
pin_init_in => always57.IN1
pin_init_out <= pin_init_out.DB_MAX_OUTPUT_PORT_TYPE
pin_dclo => pin_dclo.IN1
pin_aclo => rq.IN1
pin_aclo => acok.OUTPUTSELECT
pin_aclo => reset_rc.IN1
pin_aclo => aclo.OUTPUTSELECT
pin_aclo => rq.IN1
pin_irq[1] => rq.DATAB
pin_irq[2] => rq.IN1
pin_irq[2] => irq2.OUTPUTSELECT
pin_irq[3] => rq.IN1
pin_irq[3] => irq3.OUTPUTSELECT
pin_virq => rq.IN1
pin_ad_in[0] => wb_pio_dat_i[0].IN1
pin_ad_in[1] => wb_cpu_dat_i[1].IN1
pin_ad_in[2] => wb_cpu_dat_i[2].IN1
pin_ad_in[3] => wb_cpu_dat_i[3].IN1
pin_ad_in[4] => wb_pio_dat_i[4].IN1
pin_ad_in[5] => wb_pio_dat_i[5].IN1
pin_ad_in[6] => wb_pio_dat_i[6].IN1
pin_ad_in[7] => wb_pio_dat_i[7].IN1
pin_ad_in[8] => wb_pio_dat_i[8].IN1
pin_ad_in[9] => wb_pio_dat_i[9].IN1
pin_ad_in[10] => wb_pio_dat_i[10].IN1
pin_ad_in[11] => wb_pio_dat_i[11].IN1
pin_ad_in[12] => wb_pio_dat_i[12].IN1
pin_ad_in[13] => wb_pio_dat_i[13].IN1
pin_ad_in[14] => wb_pio_dat_i[14].IN1
pin_ad_in[15] => wb_pio_dat_i[15].IN1
pin_ad_out[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[8] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[9] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[10] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[11] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[12] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[13] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[14] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_out[15] <= d.DB_MAX_OUTPUT_PORT_TYPE
pin_ad_ena <= ad_oe.DB_MAX_OUTPUT_PORT_TYPE
pin_dout_in => sel_out.IN1
pin_dout_out <= pin_dout_out.DB_MAX_OUTPUT_PORT_TYPE
pin_din_in => sel_in.IN1
pin_din_out <= din_out.DB_MAX_OUTPUT_PORT_TYPE
pin_wtbt <= pin_wtbt.DB_MAX_OUTPUT_PORT_TYPE
pin_ctrl_ena <= pin_ctrl_ena.DB_MAX_OUTPUT_PORT_TYPE
pin_rmw <= pin_rmw.DB_MAX_OUTPUT_PORT_TYPE
pin_sync_in => sel_xx.OUTPUTSELECT
pin_sync_in => sel_00.OUTPUTSELECT
pin_sync_in => sel_02.OUTPUTSELECT
pin_sync_in => sel_04.OUTPUTSELECT
pin_sync_in => sel_06.OUTPUTSELECT
pin_sync_in => sel_10.OUTPUTSELECT
pin_sync_in => sel_12.OUTPUTSELECT
pin_sync_in => sel_14.OUTPUTSELECT
pin_sync_in => sel_16.OUTPUTSELECT
pin_sync_in => qbus_nosr_rc.IN0
pin_sync_out <= sync_out.DB_MAX_OUTPUT_PORT_TYPE
pin_sync_ena <= pin_sync_ena.DB_MAX_OUTPUT_PORT_TYPE
pin_rply_in => rply_ack_fc.IN1
pin_rply_in => qbus_nosr_rc.IN1
pin_rply_out <= pin_rply_out.DB_MAX_OUTPUT_PORT_TYPE
pin_dmr_in => qbus_yield.IN1
pin_dmr_in => qbus_free.IN0
pin_dmr_out <= dmr_out.DB_MAX_OUTPUT_PORT_TYPE
pin_sack_in => qbus_free.IN1
pin_sack_out <= sack_out.DB_MAX_OUTPUT_PORT_TYPE
pin_dmgi => always41.IN1
pin_dmgi => always43.IN1
pin_dmgi => dmgi_in_l.DATAIN
pin_dmgo <= dmgo_out.DB_MAX_OUTPUT_PORT_TYPE
pin_iako <= iako_out_lh.DB_MAX_OUTPUT_PORT_TYPE
pin_sp => pin_sp.IN1
pin_sel[1] <= sel_16.DB_MAX_OUTPUT_PORT_TYPE
pin_sel[2] <= sel_14.DB_MAX_OUTPUT_PORT_TYPE
pin_bsy <= pin_bsy.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1_timer:timer
tve_clk => tve_limit[0].CLK
tve_clk => tve_limit[1].CLK
tve_clk => tve_limit[2].CLK
tve_clk => tve_limit[3].CLK
tve_clk => tve_limit[4].CLK
tve_clk => tve_limit[5].CLK
tve_clk => tve_limit[6].CLK
tve_clk => tve_limit[7].CLK
tve_clk => tve_limit[8].CLK
tve_clk => tve_limit[9].CLK
tve_clk => tve_limit[10].CLK
tve_clk => tve_limit[11].CLK
tve_clk => tve_limit[12].CLK
tve_clk => tve_limit[13].CLK
tve_clk => tve_limit[14].CLK
tve_clk => tve_limit[15].CLK
tve_clk => tve_count[0].CLK
tve_clk => tve_count[1].CLK
tve_clk => tve_count[2].CLK
tve_clk => tve_count[3].CLK
tve_clk => tve_count[4].CLK
tve_clk => tve_count[5].CLK
tve_clk => tve_count[6].CLK
tve_clk => tve_count[7].CLK
tve_clk => tve_count[8].CLK
tve_clk => tve_count[9].CLK
tve_clk => tve_count[10].CLK
tve_clk => tve_count[11].CLK
tve_clk => tve_count[12].CLK
tve_clk => tve_count[13].CLK
tve_clk => tve_count[14].CLK
tve_clk => tve_count[15].CLK
tve_clk => tve_csr[0].CLK
tve_clk => tve_csr[1].CLK
tve_clk => tve_csr[2].CLK
tve_clk => tve_csr[3].CLK
tve_clk => tve_csr[4].CLK
tve_clk => tve_csr[5].CLK
tve_clk => tve_csr[6].CLK
tve_clk => tve_csr[7].CLK
tve_clk => tve_intrq[0].CLK
tve_clk => tve_intrq[1].CLK
tve_clk => tve_zprev.CLK
tve_clk => tve_edge[0].CLK
tve_clk => tve_edge[1].CLK
tve_clk => tve_edge[2].CLK
tve_clk => tve_tclk.CLK
tve_clk => tve_tclk4.CLK
tve_clk => tve_div[0].CLK
tve_clk => tve_div[1].CLK
tve_clk => tve_div[2].CLK
tve_clk => tve_div[3].CLK
tve_clk => tve_div[4].CLK
tve_clk => tve_div[5].CLK
tve_clk => tve_pre[0].CLK
tve_clk => tve_pre[1].CLK
tve_clk => tve_pre[2].CLK
tve_clk => tve_pre[3].CLK
tve_clk => tve_pre[4].CLK
tve_clk => tve_pre[5].CLK
tve_clk => tve_pre[6].CLK
tve_ena => tve_intrq.OUTPUTSELECT
tve_ena => tve_csr.OUTPUTSELECT
tve_ena => tve_csr.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_limit.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_count.OUTPUTSELECT
tve_ena => tve_div[0].ENA
tve_ena => tve_tclk4.ENA
tve_ena => tve_tclk.ENA
tve_ena => tve_edge[2].ENA
tve_ena => tve_edge[1].ENA
tve_ena => tve_edge[0].ENA
tve_ena => tve_zprev.ENA
tve_ena => tve_div[1].ENA
tve_ena => tve_div[2].ENA
tve_ena => tve_div[3].ENA
tve_ena => tve_div[4].ENA
tve_ena => tve_div[5].ENA
tve_ena => tve_pre[0].ENA
tve_ena => tve_pre[1].ENA
tve_ena => tve_pre[2].ENA
tve_ena => tve_pre[3].ENA
tve_ena => tve_pre[4].ENA
tve_ena => tve_pre[5].ENA
tve_ena => tve_pre[6].ENA
tve_reset => tve_csr[0].ACLR
tve_reset => tve_csr[1].ACLR
tve_reset => tve_csr[2].ACLR
tve_reset => tve_csr[3].ACLR
tve_reset => tve_csr[4].ACLR
tve_reset => tve_csr[5].ACLR
tve_reset => tve_csr[6].ACLR
tve_reset => tve_csr[7].ACLR
tve_reset => tve_zprev.PRESET
tve_reset => tve_edge[0].ACLR
tve_reset => tve_edge[1].ACLR
tve_reset => tve_edge[2].ACLR
tve_reset => tve_tclk.ACLR
tve_reset => tve_tclk4.ACLR
tve_dclo => tve_intrq[0].ACLR
tve_dclo => tve_intrq[1].ACLR
tve_sp => tve_edge.DATAB
tve_din[0] => tve_limit.DATAB
tve_din[0] => tve_csr[0].DATAIN
tve_din[1] => tve_limit.DATAB
tve_din[1] => tve_csr[1].DATAIN
tve_din[2] => tve_limit.DATAB
tve_din[2] => tve_csr[2].DATAIN
tve_din[3] => tve_limit.DATAB
tve_din[3] => tve_csr[3].DATAIN
tve_din[4] => tve_csr.DATAB
tve_din[4] => tve_limit.DATAB
tve_din[5] => tve_limit.DATAB
tve_din[5] => tve_csr[5].DATAIN
tve_din[6] => tve_limit.DATAB
tve_din[6] => tve_csr[6].DATAIN
tve_din[7] => tve_csr.DATAB
tve_din[7] => tve_limit.DATAB
tve_din[8] => tve_limit.DATAB
tve_din[9] => tve_limit.DATAB
tve_din[10] => tve_limit.DATAB
tve_din[11] => tve_limit.DATAB
tve_din[12] => tve_limit.DATAB
tve_din[13] => tve_limit.DATAB
tve_din[14] => tve_limit.DATAB
tve_din[15] => tve_limit.DATAB
tve_dout[0] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[1] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[2] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[3] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[4] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[5] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[6] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[7] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[8] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[9] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[10] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[11] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[12] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[13] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[14] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_dout[15] <= tve_dout.DB_MAX_OUTPUT_PORT_TYPE
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.OUTPUTSELECT
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_csr_oe => tve_dout.IN1
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_cnt_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_lim_oe => tve_dout.OUTPUTSELECT
tve_csr_wr => tve_csr.OUTPUTSELECT
tve_csr_wr => tve_csr.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_count.OUTPUTSELECT
tve_csr_wr => tve_csr[6].ENA
tve_csr_wr => tve_csr[5].ENA
tve_csr_wr => tve_csr[3].ENA
tve_csr_wr => tve_csr[2].ENA
tve_csr_wr => tve_csr[1].ENA
tve_csr_wr => tve_csr[0].ENA
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => tve_limit.OUTPUTSELECT
tve_lim_wr => always4.IN1
tve_irq <= tve_intrq[0].DB_MAX_OUTPUT_PORT_TYPE
tve_ack => tve_intrq.OUTPUTSELECT


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1g_pli:pli_matrix_g
rq[0] => p.IN0
rq[0] => p.IN1
rq[0] => p.IN0
rq[0] => p.IN1
rq[0] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p[18].IN0
rq[1] => pl[4].IN0
rq[2] => p.IN1
rq[2] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p[12].IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[4] => p.IN1
rq[4] => p.IN1
rq[4] => p.IN1
rq[4] => p.IN1
rq[5] => ~NO_FANOUT~
rq[6] => ~NO_FANOUT~
rq[7] => ~NO_FANOUT~
rq[8] => p[0].IN1
rq[8] => p[2].IN1
rq[8] => p[5].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p[17].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p[16].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[10] => p[20].IN1
rq[10] => p[15].IN1
rq[10] => p[19].IN1
rq[10] => p[21].IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p[11].IN1
rq[13] => p[18].IN1
rq[13] => pl[4].IN1
rq[14] => p[4].IN1
rq[14] => p[1].IN1
rq[14] => p.IN1
rq[14] => p.IN1
rq[14] => p.IN1
rq[14] => p[8].IN1
rq[14] => p[10].IN1
rq[14] => p[6].IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[16] => p[13].IN1
rq[16] => p[3].IN1
rq[16] => p.IN1
rq[16] => p.IN1
rq[16] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[18] => p[14].IN1
rq[18] => p[9].IN1
rq[18] => p.IN1
rq[18] => p.IN1
rq[18] => p.IN1
rq[19] => p.IN1
rq[19] => p.IN1
sp[0] <= pl[0].DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= pl[1].DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= pl[2].DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= pl[3].DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= pl[4].DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= pl[5].DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= pl[6].DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= pl[7].DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= pl[8].DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= pl[9].DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= pl[10].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1a_pli:pli_matrix_a
rq[0] => p.IN0
rq[0] => p.IN0
rq[0] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p.IN1
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p.IN0
rq[1] => p[17].IN0
rq[1] => pl[4].IN0
rq[2] => p.IN1
rq[2] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p[11].IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[3] => p.IN1
rq[4] => p.IN1
rq[4] => p.IN1
rq[4] => p.IN1
rq[5] => ~NO_FANOUT~
rq[6] => ~NO_FANOUT~
rq[7] => ~NO_FANOUT~
rq[8] => p[0].IN1
rq[8] => p[4].IN1
rq[8] => p[5].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p[16].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p[15].IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[9] => p.IN1
rq[10] => p[19].IN1
rq[10] => p[14].IN1
rq[10] => p[18].IN1
rq[10] => p[20].IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[11] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p.IN1
rq[12] => p[13].IN1
rq[12] => p[12].IN1
rq[13] => p[17].IN1
rq[13] => pl[4].IN1
rq[14] => p[3].IN1
rq[14] => p[2].IN1
rq[14] => p.IN1
rq[14] => p.IN1
rq[14] => p.IN1
rq[14] => p[10].IN1
rq[14] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[15] => p.IN1
rq[16] => p[1].IN1
rq[16] => p[7].IN1
rq[16] => p.IN1
rq[16] => p.IN1
rq[16] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[17] => p.IN1
rq[18] => p[6].IN1
rq[18] => p[9].IN1
rq[18] => p.IN1
rq[18] => p.IN1
rq[18] => p.IN1
rq[19] => ~NO_FANOUT~
sp[0] <= pl[0].DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= pl[1].DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= pl[2].DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= pl[3].DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= pl[4].DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= pl[5].DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= pl[6].DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= pl[7].DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= pl[8].DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= pl[9].DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= pl[10].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1g_plm:plm_matrix_g
ir[0] => WideNor79.IN0
ir[0] => WideNor184.IN0
ir[0] => WideNor187.IN0
ir[0] => WideNor130.IN0
ir[0] => WideNor194.IN0
ir[0] => WideNor36.IN0
ir[0] => WideNor177.IN0
ir[0] => WideNor3.IN0
ir[0] => WideNor5.IN0
ir[0] => WideNor32.IN0
ir[1] => WideNor36.IN1
ir[1] => WideNor79.IN1
ir[1] => WideNor187.IN1
ir[1] => WideNor194.IN1
ir[1] => WideNor140.IN0
ir[1] => WideNor184.IN1
ir[1] => WideNor25.IN0
ir[1] => WideNor177.IN1
ir[1] => WideNor3.IN1
ir[1] => WideNor5.IN1
ir[1] => WideNor32.IN1
ir[2] => WideNor79.IN2
ir[2] => WideNor111.IN0
ir[2] => WideNor177.IN2
ir[2] => WideNor194.IN2
ir[2] => WideNor227.IN0
ir[2] => WideNor139.IN0
ir[2] => WideNor25.IN1
ir[2] => WideNor36.IN2
ir[2] => WideNor187.IN2
ir[2] => WideNor3.IN2
ir[2] => WideNor5.IN2
ir[2] => WideNor32.IN2
ir[2] => WideNor30.IN0
ir[3] => WideNor0.IN0
ir[3] => WideNor1.IN0
ir[3] => WideNor5.IN3
ir[3] => WideNor12.IN0
ir[3] => WideNor14.IN0
ir[3] => WideNor16.IN0
ir[3] => WideNor36.IN3
ir[3] => WideNor52.IN0
ir[3] => WideNor59.IN0
ir[3] => WideNor66.IN0
ir[3] => WideNor79.IN3
ir[3] => WideNor82.IN0
ir[3] => WideNor88.IN0
ir[3] => WideNor90.IN0
ir[3] => WideNor92.IN0
ir[3] => WideNor111.IN1
ir[3] => WideNor124.IN0
ir[3] => WideNor160.IN0
ir[3] => WideNor172.IN0
ir[3] => WideNor177.IN3
ir[3] => WideNor184.IN2
ir[3] => WideNor187.IN3
ir[3] => WideNor192.IN0
ir[3] => WideNor193.IN0
ir[3] => WideNor194.IN3
ir[3] => WideNor198.IN0
ir[3] => WideNor201.IN0
ir[3] => WideNor204.IN0
ir[3] => WideNor206.IN0
ir[3] => WideNor227.IN1
ir[3] => WideNor245.IN0
ir[3] => WideNor171.IN0
ir[3] => WideNor58.IN0
ir[3] => WideNor80.IN0
ir[3] => WideNor125.IN0
ir[3] => WideNor158.IN0
ir[3] => WideNor190.IN0
ir[4] => WideNor0.IN1
ir[4] => WideNor1.IN1
ir[4] => WideNor5.IN4
ir[4] => WideNor12.IN1
ir[4] => WideNor14.IN1
ir[4] => WideNor16.IN1
ir[4] => WideNor17.IN0
ir[4] => WideNor36.IN4
ir[4] => WideNor52.IN1
ir[4] => WideNor58.IN1
ir[4] => WideNor59.IN1
ir[4] => WideNor66.IN1
ir[4] => WideNor79.IN4
ir[4] => WideNor82.IN1
ir[4] => WideNor88.IN1
ir[4] => WideNor90.IN1
ir[4] => WideNor113.IN0
ir[4] => WideNor124.IN1
ir[4] => WideNor158.IN1
ir[4] => WideNor160.IN1
ir[4] => WideNor172.IN1
ir[4] => WideNor177.IN4
ir[4] => WideNor184.IN3
ir[4] => WideNor187.IN4
ir[4] => WideNor191.IN0
ir[4] => WideNor194.IN4
ir[4] => WideNor198.IN1
ir[4] => WideNor201.IN1
ir[4] => WideNor204.IN1
ir[4] => WideNor245.IN1
ir[4] => WideNor98.IN0
ir[4] => WideNor80.IN1
ir[4] => WideNor92.IN1
ir[4] => WideNor236.IN0
ir[5] => WideNor0.IN2
ir[5] => WideNor1.IN2
ir[5] => WideNor5.IN5
ir[5] => WideNor12.IN2
ir[5] => WideNor14.IN2
ir[5] => WideNor16.IN2
ir[5] => WideNor36.IN5
ir[5] => WideNor52.IN2
ir[5] => WideNor59.IN2
ir[5] => WideNor62.IN0
ir[5] => WideNor72.IN0
ir[5] => WideNor79.IN5
ir[5] => WideNor80.IN2
ir[5] => WideNor82.IN2
ir[5] => WideNor88.IN2
ir[5] => WideNor90.IN2
ir[5] => WideNor115.IN0
ir[5] => WideNor124.IN2
ir[5] => WideNor158.IN2
ir[5] => WideNor160.IN2
ir[5] => WideNor177.IN5
ir[5] => WideNor184.IN4
ir[5] => WideNor187.IN5
ir[5] => WideNor191.IN1
ir[5] => WideNor193.IN1
ir[5] => WideNor194.IN5
ir[5] => WideNor198.IN2
ir[5] => WideNor201.IN2
ir[5] => WideNor204.IN2
ir[5] => WideNor245.IN2
ir[5] => WideNor98.IN1
ir[5] => WideNor175.IN0
ir[5] => WideNor178.IN0
ir[5] => WideNor58.IN2
ir[5] => WideNor66.IN2
ir[5] => WideNor112.IN0
ir[5] => WideNor172.IN2
ir[5] => WideNor17.IN1
ir[6] => WideNor21.IN0
ir[6] => WideNor36.IN6
ir[6] => WideNor74.IN0
ir[6] => WideNor79.IN6
ir[6] => WideNor87.IN0
ir[6] => WideNor96.IN0
ir[6] => WideNor132.IN0
ir[6] => WideNor156.IN0
ir[6] => WideNor158.IN3
ir[6] => WideNor175.IN1
ir[6] => WideNor177.IN6
ir[6] => WideNor184.IN5
ir[6] => WideNor187.IN6
ir[6] => WideNor194.IN6
ir[6] => WideNor211.IN0
ir[6] => WideNor108.IN0
ir[6] => WideNor241.IN0
ir[6] => WideNor160.IN3
ir[6] => WideNor39.IN0
ir[6] => WideNor69.IN0
ir[6] => WideNor82.IN3
ir[6] => WideNor121.IN0
ir[6] => WideNor127.IN0
ir[6] => WideNor55.IN0
ir[6] => WideNor64.IN0
ir[6] => WideNor67.IN0
ir[6] => WideNor122.IN0
ir[6] => WideNor54.IN0
ir[6] => WideNor84.IN0
ir[6] => WideNor148.IN0
ir[6] => WideNor225.IN0
ir[6] => WideNor1.IN3
ir[6] => WideNor12.IN3
ir[6] => WideNor15.IN0
ir[6] => WideNor7.IN0
ir[7] => WideNor12.IN4
ir[7] => WideNor36.IN7
ir[7] => WideNor54.IN1
ir[7] => WideNor79.IN7
ir[7] => WideNor96.IN1
ir[7] => WideNor114.IN0
ir[7] => WideNor127.IN1
ir[7] => WideNor157.IN0
ir[7] => WideNor158.IN4
ir[7] => WideNor177.IN7
ir[7] => WideNor184.IN6
ir[7] => WideNor187.IN7
ir[7] => WideNor194.IN7
ir[7] => WideNor211.IN1
ir[7] => WideNor225.IN1
ir[7] => WideNor229.IN0
ir[7] => WideNor175.IN2
ir[7] => WideNor241.IN1
ir[7] => WideNor135.IN0
ir[7] => WideNor52.IN3
ir[7] => WideNor68.IN0
ir[7] => WideNor160.IN4
ir[7] => WideNor39.IN1
ir[7] => WideNor121.IN1
ir[7] => WideNor152.IN0
ir[7] => WideNor10.IN0
ir[7] => WideNor61.IN0
ir[7] => WideNor67.IN1
ir[7] => WideNor50.IN0
ir[7] => WideNor132.IN1
ir[7] => WideNor1.IN4
ir[7] => WideNor21.IN1
ir[7] => WideNor15.IN1
ir[7] => WideNor7.IN1
ir[8] => WideNor2.IN0
ir[8] => WideNor4.IN0
ir[8] => WideNor9.IN0
ir[8] => WideNor12.IN5
ir[8] => WideNor21.IN2
ir[8] => WideNor34.IN0
ir[8] => WideNor35.IN0
ir[8] => WideNor36.IN8
ir[8] => WideNor42.IN0
ir[8] => WideNor43.IN0
ir[8] => WideNor48.IN0
ir[8] => WideNor49.IN0
ir[8] => WideNor50.IN1
ir[8] => WideNor51.IN0
ir[8] => WideNor52.IN4
ir[8] => WideNor55.IN1
ir[8] => WideNor64.IN1
ir[8] => WideNor74.IN1
ir[8] => WideNor79.IN8
ir[8] => WideNor88.IN3
ir[8] => WideNor96.IN2
ir[8] => WideNor127.IN2
ir[8] => WideNor152.IN1
ir[8] => WideNor158.IN5
ir[8] => WideNor160.IN5
ir[8] => WideNor161.IN0
ir[8] => WideNor175.IN3
ir[8] => WideNor177.IN8
ir[8] => WideNor184.IN7
ir[8] => WideNor187.IN8
ir[8] => WideNor194.IN8
ir[8] => WideNor225.IN2
ir[8] => WideNor228.IN0
ir[8] => WideNor229.IN1
ir[8] => WideNor237.IN0
ir[8] => WideNor142.IN0
ir[8] => WideNor156.IN1
ir[8] => WideNor211.IN2
ir[8] => WideNor133.IN0
ir[8] => WideNor87.IN1
ir[8] => WideNor90.IN3
ir[8] => WideNor39.IN2
ir[8] => WideNor82.IN4
ir[8] => WideNor121.IN2
ir[8] => WideNor10.IN1
ir[8] => WideNor67.IN2
ir[8] => WideNor45.IN0
ir[8] => WideNor54.IN2
ir[8] => WideNor132.IN2
ir[8] => WideNor77.IN0
ir[8] => WideNor148.IN1
ir[8] => WideNor157.IN1
ir[8] => WideNor1.IN5
ir[8] => WideNor6.IN0
ir[8] => WideNor11.IN0
ir[8] => WideNor22.IN0
ir[8] => WideNor23.IN0
ir[8] => WideNor26.IN0
ir[8] => WideNor27.IN0
ir[8] => WideNor28.IN0
ir[8] => WideNor29.IN0
ir[8] => WideNor31.IN0
ir[8] => WideNor15.IN2
ir[8] => WideNor7.IN2
ir[9] => WideNor0.IN3
ir[9] => WideNor1.IN6
ir[9] => WideNor2.IN1
ir[9] => WideNor6.IN1
ir[9] => WideNor9.IN1
ir[9] => WideNor10.IN2
ir[9] => WideNor12.IN6
ir[9] => WideNor16.IN3
ir[9] => WideNor20.IN0
ir[9] => WideNor22.IN1
ir[9] => WideNor28.IN1
ir[9] => WideNor31.IN1
ir[9] => WideNor35.IN1
ir[9] => WideNor36.IN9
ir[9] => WideNor46.IN0
ir[9] => WideNor48.IN1
ir[9] => WideNor52.IN5
ir[9] => WideNor53.IN0
ir[9] => WideNor63.IN0
ir[9] => WideNor65.IN0
ir[9] => WideNor66.IN3
ir[9] => WideNor67.IN3
ir[9] => WideNor77.IN1
ir[9] => WideNor79.IN9
ir[9] => WideNor82.IN5
ir[9] => WideNor87.IN2
ir[9] => WideNor88.IN4
ir[9] => WideNor90.IN4
ir[9] => WideNor92.IN2
ir[9] => WideNor95.IN0
ir[9] => WideNor97.IN0
ir[9] => WideNor120.IN0
ir[9] => WideNor124.IN3
ir[9] => WideNor156.IN2
ir[9] => WideNor158.IN6
ir[9] => WideNor160.IN6
ir[9] => WideNor175.IN4
ir[9] => WideNor177.IN9
ir[9] => WideNor184.IN8
ir[9] => WideNor187.IN9
ir[9] => WideNor190.IN1
ir[9] => WideNor194.IN9
ir[9] => WideNor198.IN3
ir[9] => WideNor201.IN3
ir[9] => WideNor202.IN0
ir[9] => WideNor204.IN3
ir[9] => WideNor211.IN3
ir[9] => WideNor214.IN0
ir[9] => WideNor215.IN0
ir[9] => WideNor216.IN0
ir[9] => WideNor225.IN3
ir[9] => WideNor237.IN1
ir[9] => WideNor241.IN2
ir[9] => WideNor245.IN3
ir[9] => WideNor235.IN0
ir[9] => WideNor107.IN0
ir[9] => WideNor110.IN0
ir[9] => WideNor170.IN0
ir[9] => WideNor186.IN0
ir[9] => WideNor59.IN3
ir[9] => WideNor121.IN3
ir[9] => WideNor127.IN3
ir[9] => WideNor152.IN2
ir[9] => WideNor200.IN0
ir[9] => WideNor54.IN3
ir[9] => WideNor132.IN3
ir[9] => WideNor96.IN3
ir[9] => WideNor157.IN2
ir[9] => WideNor181.IN0
ir[9] => WideNor4.IN1
ir[9] => WideNor11.IN1
ir[9] => WideNor23.IN1
ir[9] => WideNor26.IN1
ir[9] => WideNor27.IN1
ir[9] => WideNor29.IN1
ir[9] => WideNor42.IN1
ir[9] => WideNor49.IN1
ir[9] => WideNor51.IN1
ir[9] => WideNor21.IN3
ir[9] => WideNor44.IN0
ir[9] => WideNor15.IN3
ir[10] => WideNor0.IN4
ir[10] => WideNor1.IN7
ir[10] => WideNor2.IN2
ir[10] => WideNor9.IN2
ir[10] => WideNor12.IN7
ir[10] => WideNor15.IN4
ir[10] => WideNor16.IN4
ir[10] => WideNor20.IN1
ir[10] => WideNor22.IN2
ir[10] => WideNor26.IN2
ir[10] => WideNor27.IN2
ir[10] => WideNor36.IN10
ir[10] => WideNor46.IN1
ir[10] => WideNor51.IN2
ir[10] => WideNor52.IN6
ir[10] => WideNor53.IN1
ir[10] => WideNor59.IN4
ir[10] => WideNor65.IN1
ir[10] => WideNor66.IN4
ir[10] => WideNor77.IN2
ir[10] => WideNor79.IN10
ir[10] => WideNor83.IN0
ir[10] => WideNor92.IN3
ir[10] => WideNor100.IN0
ir[10] => WideNor101.IN0
ir[10] => WideNor107.IN1
ir[10] => WideNor120.IN1
ir[10] => WideNor124.IN4
ir[10] => WideNor146.IN0
ir[10] => WideNor158.IN7
ir[10] => WideNor160.IN7
ir[10] => WideNor175.IN5
ir[10] => WideNor177.IN10
ir[10] => WideNor184.IN9
ir[10] => WideNor186.IN1
ir[10] => WideNor187.IN10
ir[10] => WideNor190.IN2
ir[10] => WideNor194.IN10
ir[10] => WideNor198.IN4
ir[10] => WideNor201.IN4
ir[10] => WideNor202.IN1
ir[10] => WideNor204.IN4
ir[10] => WideNor216.IN1
ir[10] => WideNor225.IN4
ir[10] => WideNor243.IN0
ir[10] => WideNor245.IN4
ir[10] => WideNor143.IN0
ir[10] => WideNor156.IN3
ir[10] => WideNor211.IN4
ir[10] => WideNor237.IN2
ir[10] => WideNor137.IN0
ir[10] => WideNor90.IN5
ir[10] => WideNor110.IN1
ir[10] => WideNor214.IN1
ir[10] => WideNor39.IN3
ir[10] => WideNor82.IN6
ir[10] => WideNor88.IN5
ir[10] => WideNor55.IN2
ir[10] => WideNor50.IN2
ir[10] => WideNor161.IN1
ir[10] => WideNor63.IN1
ir[10] => WideNor148.IN2
ir[10] => WideNor4.IN2
ir[10] => WideNor6.IN2
ir[10] => WideNor11.IN2
ir[10] => WideNor13.IN0
ir[10] => WideNor23.IN2
ir[10] => WideNor28.IN2
ir[10] => WideNor29.IN2
ir[10] => WideNor31.IN2
ir[10] => WideNor34.IN1
ir[10] => WideNor35.IN2
ir[10] => WideNor49.IN2
ir[10] => WideNor44.IN1
ir[11] => WideNor0.IN5
ir[11] => WideNor12.IN8
ir[11] => WideNor36.IN11
ir[11] => WideNor46.IN2
ir[11] => WideNor52.IN7
ir[11] => WideNor63.IN2
ir[11] => WideNor68.IN1
ir[11] => WideNor77.IN3
ir[11] => WideNor79.IN11
ir[11] => WideNor97.IN1
ir[11] => WideNor110.IN2
ir[11] => WideNor118.IN0
ir[11] => WideNor124.IN5
ir[11] => WideNor158.IN8
ir[11] => WideNor160.IN8
ir[11] => WideNor164.IN0
ir[11] => WideNor175.IN6
ir[11] => WideNor177.IN11
ir[11] => WideNor181.IN1
ir[11] => WideNor184.IN10
ir[11] => WideNor186.IN2
ir[11] => WideNor187.IN11
ir[11] => WideNor194.IN11
ir[11] => WideNor198.IN5
ir[11] => WideNor201.IN5
ir[11] => WideNor204.IN5
ir[11] => WideNor214.IN2
ir[11] => WideNor216.IN2
ir[11] => WideNor225.IN5
ir[11] => WideNor143.IN1
ir[11] => WideNor156.IN4
ir[11] => WideNor211.IN5
ir[11] => WideNor237.IN3
ir[11] => WideNor243.IN1
ir[11] => WideNor245.IN5
ir[11] => WideNor101.IN1
ir[11] => WideNor65.IN2
ir[11] => WideNor66.IN5
ir[11] => WideNor90.IN6
ir[11] => WideNor92.IN4
ir[11] => WideNor107.IN2
ir[11] => WideNor190.IN3
ir[11] => WideNor202.IN2
ir[11] => WideNor59.IN5
ir[11] => WideNor82.IN7
ir[11] => WideNor88.IN6
ir[11] => WideNor89.IN0
ir[11] => WideNor53.IN2
ir[11] => WideNor16.IN5
ir[11] => WideNor20.IN2
ir[11] => WideNor44.IN2
ir[11] => WideNor15.IN5
ir[12] => WideNor2.IN3
ir[12] => WideNor6.IN3
ir[12] => WideNor8.IN0
ir[12] => WideNor12.IN9
ir[12] => WideNor15.IN6
ir[12] => WideNor16.IN6
ir[12] => WideNor19.IN0
ir[12] => WideNor20.IN3
ir[12] => WideNor22.IN3
ir[12] => WideNor33.IN0
ir[12] => WideNor36.IN12
ir[12] => WideNor48.IN2
ir[12] => WideNor52.IN8
ir[12] => WideNor53.IN3
ir[12] => WideNor59.IN6
ir[12] => WideNor63.IN3
ir[12] => WideNor77.IN4
ir[12] => WideNor79.IN12
ir[12] => WideNor82.IN8
ir[12] => WideNor88.IN7
ir[12] => WideNor90.IN7
ir[12] => WideNor97.IN2
ir[12] => WideNor124.IN6
ir[12] => WideNor150.IN0
ir[12] => WideNor156.IN5
ir[12] => WideNor158.IN9
ir[12] => WideNor160.IN9
ir[12] => WideNor175.IN7
ir[12] => WideNor177.IN12
ir[12] => WideNor181.IN2
ir[12] => WideNor184.IN11
ir[12] => WideNor187.IN12
ir[12] => WideNor194.IN12
ir[12] => WideNor195.IN0
ir[12] => WideNor211.IN6
ir[12] => WideNor213.IN0
ir[12] => WideNor225.IN6
ir[12] => WideNor229.IN2
ir[12] => WideNor232.IN0
ir[12] => WideNor237.IN4
ir[12] => WideNor241.IN3
ir[12] => WideNor243.IN2
ir[12] => WideNor244.IN0
ir[12] => WideNor245.IN6
ir[12] => WideNor246.IN0
ir[12] => WideNor95.IN1
ir[12] => WideNor66.IN6
ir[12] => WideNor92.IN5
ir[12] => WideNor118.IN1
ir[12] => WideNor190.IN4
ir[12] => WideNor216.IN3
ir[12] => WideNor201.IN6
ir[12] => WideNor81.IN0
ir[12] => WideNor89.IN1
ir[12] => WideNor44.IN3
ir[12] => WideNor119.IN0
ir[12] => WideNor176.IN0
ir[12] => WideNor0.IN6
ir[13] => WideNor2.IN4
ir[13] => WideNor8.IN1
ir[13] => WideNor12.IN10
ir[13] => WideNor15.IN7
ir[13] => WideNor16.IN7
ir[13] => WideNor20.IN4
ir[13] => WideNor36.IN13
ir[13] => WideNor52.IN9
ir[13] => WideNor53.IN4
ir[13] => WideNor59.IN7
ir[13] => WideNor63.IN4
ir[13] => WideNor77.IN5
ir[13] => WideNor79.IN13
ir[13] => WideNor82.IN9
ir[13] => WideNor88.IN8
ir[13] => WideNor90.IN8
ir[13] => WideNor97.IN3
ir[13] => WideNor102.IN0
ir[13] => WideNor119.IN1
ir[13] => WideNor128.IN0
ir[13] => WideNor136.IN0
ir[13] => WideNor153.IN0
ir[13] => WideNor156.IN6
ir[13] => WideNor158.IN10
ir[13] => WideNor160.IN10
ir[13] => WideNor175.IN8
ir[13] => WideNor177.IN13
ir[13] => WideNor181.IN3
ir[13] => WideNor184.IN12
ir[13] => WideNor187.IN13
ir[13] => WideNor194.IN13
ir[13] => WideNor201.IN7
ir[13] => WideNor204.IN6
ir[13] => WideNor211.IN7
ir[13] => WideNor225.IN7
ir[13] => WideNor237.IN5
ir[13] => WideNor241.IN4
ir[13] => WideNor243.IN3
ir[13] => WideNor246.IN1
ir[13] => WideNor247.IN0
ir[13] => WideNor244.IN1
ir[13] => WideNor245.IN7
ir[13] => WideNor248.IN0
ir[13] => WideNor66.IN7
ir[13] => WideNor92.IN6
ir[13] => WideNor118.IN2
ir[13] => WideNor190.IN5
ir[13] => WideNor216.IN4
ir[13] => WideNor124.IN7
ir[13] => WideNor198.IN6
ir[13] => WideNor81.IN1
ir[13] => WideNor89.IN2
ir[13] => WideNor150.IN1
ir[13] => WideNor99.IN0
ir[13] => WideNor19.IN1
ir[13] => WideNor33.IN1
ir[13] => WideNor44.IN4
ir[13] => WideNor176.IN1
ir[14] => WideNor2.IN5
ir[14] => WideNor12.IN11
ir[14] => WideNor15.IN8
ir[14] => WideNor16.IN8
ir[14] => WideNor19.IN2
ir[14] => WideNor20.IN5
ir[14] => WideNor36.IN14
ir[14] => WideNor52.IN10
ir[14] => WideNor53.IN5
ir[14] => WideNor59.IN8
ir[14] => WideNor63.IN5
ir[14] => WideNor77.IN6
ir[14] => WideNor79.IN14
ir[14] => WideNor81.IN2
ir[14] => WideNor82.IN10
ir[14] => WideNor88.IN9
ir[14] => WideNor90.IN9
ir[14] => WideNor97.IN4
ir[14] => WideNor99.IN1
ir[14] => WideNor102.IN1
ir[14] => WideNor136.IN1
ir[14] => WideNor153.IN1
ir[14] => WideNor156.IN7
ir[14] => WideNor158.IN11
ir[14] => WideNor160.IN11
ir[14] => WideNor175.IN9
ir[14] => WideNor177.IN14
ir[14] => WideNor181.IN4
ir[14] => WideNor184.IN13
ir[14] => WideNor187.IN14
ir[14] => WideNor194.IN14
ir[14] => WideNor198.IN7
ir[14] => WideNor201.IN8
ir[14] => WideNor211.IN8
ir[14] => WideNor225.IN8
ir[14] => WideNor237.IN6
ir[14] => WideNor241.IN5
ir[14] => WideNor243.IN4
ir[14] => WideNor246.IN2
ir[14] => WideNor248.IN1
ir[14] => WideNor244.IN2
ir[14] => WideNor245.IN8
ir[14] => WideNor247.IN1
ir[14] => WideNor66.IN8
ir[14] => WideNor92.IN7
ir[14] => WideNor118.IN3
ir[14] => WideNor190.IN6
ir[14] => WideNor216.IN5
ir[14] => WideNor124.IN8
ir[14] => WideNor204.IN7
ir[14] => WideNor89.IN3
ir[14] => WideNor128.IN1
ir[14] => WideNor8.IN2
ir[14] => WideNor33.IN2
ir[14] => WideNor44.IN5
ir[14] => WideNor119.IN2
ir[15] => WideNor4.IN3
ir[15] => WideNor6.IN4
ir[15] => WideNor11.IN3
ir[15] => WideNor12.IN12
ir[15] => WideNor16.IN9
ir[15] => WideNor23.IN3
ir[15] => WideNor26.IN3
ir[15] => WideNor31.IN3
ir[15] => WideNor33.IN3
ir[15] => WideNor34.IN2
ir[15] => WideNor36.IN15
ir[15] => WideNor39.IN4
ir[15] => WideNor44.IN6
ir[15] => WideNor48.IN3
ir[15] => WideNor49.IN3
ir[15] => WideNor52.IN11
ir[15] => WideNor63.IN6
ir[15] => WideNor65.IN3
ir[15] => WideNor66.IN9
ir[15] => WideNor68.IN2
ir[15] => WideNor76.IN0
ir[15] => WideNor77.IN7
ir[15] => WideNor79.IN15
ir[15] => WideNor82.IN11
ir[15] => WideNor84.IN1
ir[15] => WideNor89.IN4
ir[15] => WideNor92.IN8
ir[15] => WideNor118.IN4
ir[15] => WideNor120.IN2
ir[15] => WideNor136.IN2
ir[15] => WideNor144.IN0
ir[15] => WideNor156.IN8
ir[15] => WideNor158.IN12
ir[15] => WideNor160.IN12
ir[15] => WideNor175.IN10
ir[15] => WideNor177.IN15
ir[15] => WideNor184.IN14
ir[15] => WideNor187.IN15
ir[15] => WideNor190.IN7
ir[15] => WideNor194.IN15
ir[15] => WideNor213.IN1
ir[15] => WideNor216.IN6
ir[15] => WideNor225.IN9
ir[15] => WideNor245.IN9
ir[15] => WideNor211.IN9
ir[15] => WideNor87.IN3
ir[15] => WideNor90.IN10
ir[15] => WideNor10.IN3
ir[15] => WideNor67.IN4
ir[15] => WideNor122.IN1
ir[15] => WideNor147.IN0
ir[15] => WideNor97.IN5
ir[15] => WideNor153.IN2
ir[15] => WideNor2.IN6
ir[15] => WideNor22.IN4
ir[15] => WideNor27.IN3
ir[15] => WideNor28.IN3
ir[15] => WideNor29.IN3
ir[15] => WideNor35.IN3
ir[15] => WideNor42.IN2
ir[15] => WideNor20.IN6
ir[15] => WideNor24.IN0
ir[15] => WideNor56.IN0
ir[15] => WideNor37.IN0
mr[0] => WideNor0.IN7
mr[0] => WideNor1.IN8
mr[0] => WideNor2.IN7
mr[0] => WideNor4.IN4
mr[0] => WideNor5.IN6
mr[0] => WideNor9.IN3
mr[0] => WideNor10.IN4
mr[0] => WideNor11.IN4
mr[0] => WideNor12.IN13
mr[0] => WideNor15.IN9
mr[0] => WideNor16.IN10
mr[0] => WideNor20.IN7
mr[0] => WideNor23.IN4
mr[0] => WideNor26.IN4
mr[0] => WideNor28.IN4
mr[0] => WideNor36.IN16
mr[0] => WideNor37.IN1
mr[0] => WideNor38.IN0
mr[0] => WideNor40.IN0
mr[0] => WideNor42.IN3
mr[0] => WideNor44.IN7
mr[0] => WideNor46.IN3
mr[0] => WideNor47.IN0
mr[0] => WideNor48.IN4
mr[0] => WideNor52.IN12
mr[0] => WideNor53.IN6
mr[0] => WideNor57.IN0
mr[0] => WideNor58.IN3
mr[0] => WideNor59.IN9
mr[0] => WideNor63.IN7
mr[0] => WideNor66.IN10
mr[0] => WideNor70.IN0
mr[0] => WideNor73.IN0
mr[0] => WideNor75.IN0
mr[0] => WideNor77.IN8
mr[0] => WideNor79.IN16
mr[0] => WideNor80.IN3
mr[0] => WideNor82.IN12
mr[0] => WideNor84.IN2
mr[0] => WideNor85.IN0
mr[0] => WideNor86.IN0
mr[0] => WideNor88.IN10
mr[0] => WideNor90.IN11
mr[0] => WideNor92.IN9
mr[0] => WideNor97.IN6
mr[0] => WideNor98.IN2
mr[0] => WideNor100.IN1
mr[0] => WideNor103.IN0
mr[0] => WideNor106.IN0
mr[0] => WideNor107.IN3
mr[0] => WideNor109.IN0
mr[0] => WideNor110.IN3
mr[0] => WideNor111.IN2
mr[0] => WideNor116.IN0
mr[0] => WideNor123.IN0
mr[0] => WideNor124.IN9
mr[0] => WideNor126.IN0
mr[0] => WideNor131.IN0
mr[0] => WideNor134.IN0
mr[0] => WideNor138.IN0
mr[0] => WideNor141.IN0
mr[0] => WideNor143.IN2
mr[0] => WideNor145.IN0
mr[0] => WideNor146.IN1
mr[0] => WideNor147.IN1
mr[0] => WideNor151.IN0
mr[0] => WideNor155.IN0
mr[0] => WideNor156.IN9
mr[0] => WideNor158.IN13
mr[0] => WideNor160.IN13
mr[0] => WideNor163.IN0
mr[0] => WideNor165.IN0
mr[0] => WideNor171.IN1
mr[0] => WideNor172.IN3
mr[0] => WideNor173.IN0
mr[0] => WideNor174.IN0
mr[0] => WideNor175.IN11
mr[0] => WideNor177.IN16
mr[0] => WideNor180.IN0
mr[0] => WideNor181.IN5
mr[0] => WideNor184.IN15
mr[0] => WideNor186.IN3
mr[0] => WideNor187.IN16
mr[0] => WideNor190.IN8
mr[0] => WideNor191.IN2
mr[0] => WideNor192.IN1
mr[0] => WideNor193.IN2
mr[0] => WideNor194.IN16
mr[0] => WideNor198.IN8
mr[0] => WideNor201.IN9
mr[0] => WideNor202.IN3
mr[0] => WideNor203.IN0
mr[0] => WideNor204.IN8
mr[0] => WideNor208.IN0
mr[0] => WideNor211.IN10
mr[0] => WideNor212.IN0
mr[0] => WideNor213.IN2
mr[0] => WideNor214.IN3
mr[0] => WideNor216.IN7
mr[0] => WideNor217.IN0
mr[0] => WideNor219.IN0
mr[0] => WideNor220.IN0
mr[0] => WideNor222.IN0
mr[0] => WideNor225.IN10
mr[0] => WideNor226.IN0
mr[0] => WideNor227.IN2
mr[0] => WideNor231.IN0
mr[0] => WideNor232.IN1
mr[0] => WideNor233.IN0
mr[0] => WideNor235.IN1
mr[0] => WideNor237.IN7
mr[0] => WideNor240.IN0
mr[0] => WideNor241.IN6
mr[0] => WideNor243.IN5
mr[0] => WideNor244.IN3
mr[0] => WideNor245.IN10
mr[0] => WideNor246.IN3
mr[0] => WideNor247.IN2
mr[0] => WideNor248.IN2
mr[0] => WideNor94.IN0
mr[0] => WideNor104.IN0
mr[0] => WideNor117.IN0
mr[0] => WideNor129.IN0
mr[0] => WideNor164.IN1
mr[0] => WideNor167.IN0
mr[0] => WideNor182.IN0
mr[0] => WideNor196.IN0
mr[0] => WideNor197.IN0
mr[0] => WideNor205.IN0
mr[0] => WideNor207.IN0
mr[0] => WideNor234.IN0
mr[0] => WideNor91.IN0
mr[0] => WideNor101.IN2
mr[0] => WideNor137.IN1
mr[0] => WideNor149.IN0
mr[0] => WideNor178.IN1
mr[0] => WideNor189.IN0
mr[0] => WideNor223.IN0
mr[0] => WideNor228.IN1
mr[0] => WideNor159.IN0
mr[0] => WideNor188.IN0
mr[0] => WideNor224.IN0
mr[0] => WideNor229.IN3
mr[0] => WideNor60.IN0
mr[0] => WideNor105.IN0
mr[0] => WideNor210.IN0
mr[0] => WideNor65.IN4
mr[0] => WideNor68.IN3
mr[0] => WideNor74.IN2
mr[0] => WideNor87.IN4
mr[0] => WideNor112.IN1
mr[0] => WideNor114.IN1
mr[0] => WideNor118.IN5
mr[0] => WideNor125.IN1
mr[0] => WideNor170.IN1
mr[0] => WideNor199.IN0
mr[0] => WideNor206.IN1
mr[0] => WideNor215.IN1
mr[0] => WideNor69.IN1
mr[0] => WideNor83.IN1
mr[0] => WideNor162.IN0
mr[0] => WideNor61.IN1
mr[0] => WideNor64.IN2
mr[0] => WideNor67.IN5
mr[0] => WideNor122.IN2
mr[0] => WideNor45.IN1
mr[0] => WideNor62.IN1
mr[0] => WideNor71.IN0
mr[0] => WideNor72.IN1
mr[0] => WideNor102.IN2
mr[0] => WideNor115.IN1
mr[0] => WideNor78.IN0
mr[0] => WideNor17.IN2
mr[0] => WideNor120.IN3
mr[0] => WideNor18.IN0
mr[0] => WideNor168.IN0
mr[0] => WideNor7.IN3
mr[0] => WideNor30.IN1
mr[0] => WideNor14.IN3
mr[0] => WideNor43.IN1
mr[1] => WideNor10.IN5
mr[1] => WideNor38.IN1
mr[1] => WideNor41.IN0
mr[1] => WideNor43.IN2
mr[1] => WideNor46.IN4
mr[1] => WideNor47.IN1
mr[1] => WideNor60.IN1
mr[1] => WideNor62.IN2
mr[1] => WideNor73.IN1
mr[1] => WideNor83.IN2
mr[1] => WideNor91.IN1
mr[1] => WideNor94.IN1
mr[1] => WideNor105.IN1
mr[1] => WideNor106.IN1
mr[1] => WideNor107.IN4
mr[1] => WideNor108.IN1
mr[1] => WideNor110.IN4
mr[1] => WideNor112.IN2
mr[1] => WideNor123.IN1
mr[1] => WideNor131.IN1
mr[1] => WideNor133.IN1
mr[1] => WideNor135.IN1
mr[1] => WideNor141.IN1
mr[1] => WideNor142.IN1
mr[1] => WideNor143.IN3
mr[1] => WideNor145.IN1
mr[1] => WideNor154.IN0
mr[1] => WideNor155.IN1
mr[1] => WideNor163.IN1
mr[1] => WideNor165.IN1
mr[1] => WideNor166.IN0
mr[1] => WideNor168.IN1
mr[1] => WideNor170.IN2
mr[1] => WideNor173.IN1
mr[1] => WideNor179.IN0
mr[1] => WideNor185.IN0
mr[1] => WideNor186.IN4
mr[1] => WideNor189.IN1
mr[1] => WideNor196.IN1
mr[1] => WideNor202.IN4
mr[1] => WideNor207.IN1
mr[1] => WideNor208.IN1
mr[1] => WideNor209.IN0
mr[1] => WideNor214.IN4
mr[1] => WideNor215.IN2
mr[1] => WideNor220.IN1
mr[1] => WideNor228.IN2
mr[1] => WideNor230.IN0
mr[1] => WideNor233.IN1
mr[1] => WideNor234.IN1
mr[1] => WideNor98.IN3
mr[1] => WideNor104.IN1
mr[1] => WideNor129.IN1
mr[1] => WideNor130.IN1
mr[1] => WideNor134.IN1
mr[1] => WideNor156.IN10
mr[1] => WideNor164.IN2
mr[1] => WideNor167.IN1
mr[1] => WideNor171.IN2
mr[1] => WideNor174.IN1
mr[1] => WideNor175.IN12
mr[1] => WideNor182.IN1
mr[1] => WideNor192.IN2
mr[1] => WideNor194.IN17
mr[1] => WideNor197.IN1
mr[1] => WideNor205.IN1
mr[1] => WideNor211.IN11
mr[1] => WideNor219.IN1
mr[1] => WideNor226.IN1
mr[1] => WideNor227.IN3
mr[1] => WideNor235.IN2
mr[1] => WideNor237.IN8
mr[1] => WideNor238.IN0
mr[1] => WideNor241.IN7
mr[1] => WideNor243.IN6
mr[1] => WideNor244.IN4
mr[1] => WideNor245.IN11
mr[1] => WideNor246.IN4
mr[1] => WideNor247.IN3
mr[1] => WideNor248.IN3
mr[1] => WideNor101.IN3
mr[1] => WideNor109.IN1
mr[1] => WideNor137.IN2
mr[1] => WideNor138.IN1
mr[1] => WideNor140.IN1
mr[1] => WideNor149.IN1
mr[1] => WideNor169.IN0
mr[1] => WideNor178.IN2
mr[1] => WideNor180.IN1
mr[1] => WideNor184.IN16
mr[1] => WideNor203.IN1
mr[1] => WideNor223.IN1
mr[1] => WideNor232.IN2
mr[1] => WideNor139.IN1
mr[1] => WideNor159.IN1
mr[1] => WideNor188.IN1
mr[1] => WideNor221.IN0
mr[1] => WideNor224.IN1
mr[1] => WideNor229.IN4
mr[1] => WideNor85.IN1
mr[1] => WideNor210.IN1
mr[1] => WideNor222.IN1
mr[1] => WideNor52.IN13
mr[1] => WideNor58.IN4
mr[1] => WideNor65.IN5
mr[1] => WideNor66.IN11
mr[1] => WideNor68.IN4
mr[1] => WideNor74.IN3
mr[1] => WideNor80.IN4
mr[1] => WideNor86.IN1
mr[1] => WideNor87.IN5
mr[1] => WideNor90.IN12
mr[1] => WideNor92.IN10
mr[1] => WideNor113.IN1
mr[1] => WideNor114.IN2
mr[1] => WideNor118.IN6
mr[1] => WideNor125.IN2
mr[1] => WideNor158.IN14
mr[1] => WideNor160.IN14
mr[1] => WideNor190.IN9
mr[1] => WideNor191.IN3
mr[1] => WideNor199.IN1
mr[1] => WideNor206.IN2
mr[1] => WideNor213.IN3
mr[1] => WideNor216.IN8
mr[1] => WideNor236.IN1
mr[1] => WideNor39.IN5
mr[1] => WideNor40.IN1
mr[1] => WideNor57.IN1
mr[1] => WideNor59.IN10
mr[1] => WideNor82.IN13
mr[1] => WideNor88.IN11
mr[1] => WideNor103.IN1
mr[1] => WideNor121.IN4
mr[1] => WideNor124.IN10
mr[1] => WideNor126.IN1
mr[1] => WideNor127.IN4
mr[1] => WideNor151.IN1
mr[1] => WideNor152.IN3
mr[1] => WideNor162.IN1
mr[1] => WideNor198.IN9
mr[1] => WideNor201.IN10
mr[1] => WideNor204.IN9
mr[1] => WideNor212.IN1
mr[1] => WideNor25.IN2
mr[1] => WideNor55.IN3
mr[1] => WideNor64.IN3
mr[1] => WideNor67.IN6
mr[1] => WideNor122.IN3
mr[1] => WideNor50.IN3
mr[1] => WideNor54.IN4
mr[1] => WideNor84.IN3
mr[1] => WideNor132.IN4
mr[1] => WideNor147.IN2
mr[1] => WideNor217.IN1
mr[1] => WideNor161.IN2
mr[1] => WideNor36.IN17
mr[1] => WideNor63.IN8
mr[1] => WideNor71.IN1
mr[1] => WideNor72.IN2
mr[1] => WideNor75.IN1
mr[1] => WideNor77.IN9
mr[1] => WideNor79.IN17
mr[1] => WideNor81.IN3
mr[1] => WideNor89.IN5
mr[1] => WideNor96.IN4
mr[1] => WideNor97.IN7
mr[1] => WideNor102.IN3
mr[1] => WideNor111.IN3
mr[1] => WideNor115.IN2
mr[1] => WideNor128.IN2
mr[1] => WideNor136.IN3
mr[1] => WideNor146.IN2
mr[1] => WideNor148.IN3
mr[1] => WideNor150.IN2
mr[1] => WideNor153.IN3
mr[1] => WideNor157.IN3
mr[1] => WideNor172.IN4
mr[1] => WideNor177.IN17
mr[1] => WideNor181.IN6
mr[1] => WideNor187.IN17
mr[1] => WideNor193.IN3
mr[1] => WideNor225.IN11
mr[1] => WideNor2.IN8
mr[1] => WideNor1.IN9
mr[1] => WideNor3.IN3
mr[1] => WideNor4.IN5
mr[1] => WideNor5.IN7
mr[1] => WideNor6.IN5
mr[1] => WideNor9.IN4
mr[1] => WideNor11.IN5
mr[1] => WideNor22.IN5
mr[1] => WideNor23.IN5
mr[1] => WideNor26.IN5
mr[1] => WideNor27.IN4
mr[1] => WideNor28.IN5
mr[1] => WideNor29.IN4
mr[1] => WideNor31.IN4
mr[1] => WideNor34.IN3
mr[1] => WideNor35.IN4
mr[1] => WideNor42.IN4
mr[1] => WideNor48.IN5
mr[1] => WideNor49.IN4
mr[1] => WideNor51.IN3
mr[1] => WideNor53.IN7
mr[1] => WideNor99.IN2
mr[1] => WideNor12.IN14
mr[1] => WideNor16.IN11
mr[1] => WideNor20.IN8
mr[1] => WideNor24.IN1
mr[1] => WideNor56.IN1
mr[1] => WideNor8.IN3
mr[1] => WideNor17.IN3
mr[1] => WideNor19.IN3
mr[1] => WideNor21.IN4
mr[1] => WideNor33.IN4
mr[1] => WideNor37.IN2
mr[1] => WideNor44.IN8
mr[1] => WideNor15.IN10
mr[1] => WideNor120.IN4
mr[1] => WideNor239.IN0
mr[1] => WideNor7.IN4
mr[1] => WideNor32.IN3
mr[1] => WideNor119.IN3
mr[1] => WideNor176.IN2
mr[1] => WideNor195.IN1
mr[1] => WideNor183.IN0
mr[1] => WideNor0.IN8
mr[1] => WideNor30.IN2
mr[2] => WideNor3.IN4
mr[2] => WideNor10.IN6
mr[2] => WideNor14.IN4
mr[2] => WideNor17.IN4
mr[2] => WideNor18.IN1
mr[2] => WideNor25.IN3
mr[2] => WideNor40.IN2
mr[2] => WideNor41.IN1
mr[2] => WideNor46.IN5
mr[2] => WideNor58.IN5
mr[2] => WideNor60.IN2
mr[2] => WideNor72.IN3
mr[2] => WideNor73.IN2
mr[2] => WideNor76.IN1
mr[2] => WideNor83.IN3
mr[2] => WideNor86.IN2
mr[2] => WideNor93.IN0
mr[2] => WideNor98.IN4
mr[2] => WideNor104.IN2
mr[2] => WideNor107.IN5
mr[2] => WideNor108.IN2
mr[2] => WideNor110.IN5
mr[2] => WideNor113.IN2
mr[2] => WideNor115.IN3
mr[2] => WideNor116.IN1
mr[2] => WideNor119.IN4
mr[2] => WideNor123.IN2
mr[2] => WideNor125.IN3
mr[2] => WideNor131.IN2
mr[2] => WideNor133.IN2
mr[2] => WideNor138.IN2
mr[2] => WideNor141.IN2
mr[2] => WideNor143.IN4
mr[2] => WideNor149.IN2
mr[2] => WideNor159.IN2
mr[2] => WideNor165.IN2
mr[2] => WideNor166.IN1
mr[2] => WideNor168.IN2
mr[2] => WideNor169.IN1
mr[2] => WideNor172.IN5
mr[2] => WideNor176.IN3
mr[2] => WideNor179.IN1
mr[2] => WideNor180.IN2
mr[2] => WideNor183.IN1
mr[2] => WideNor186.IN5
mr[2] => WideNor188.IN2
mr[2] => WideNor189.IN2
mr[2] => WideNor191.IN4
mr[2] => WideNor193.IN4
mr[2] => WideNor195.IN2
mr[2] => WideNor196.IN2
mr[2] => WideNor199.IN2
mr[2] => WideNor200.IN1
mr[2] => WideNor202.IN5
mr[2] => WideNor205.IN2
mr[2] => WideNor206.IN3
mr[2] => WideNor207.IN2
mr[2] => WideNor209.IN1
mr[2] => WideNor210.IN2
mr[2] => WideNor212.IN2
mr[2] => WideNor213.IN4
mr[2] => WideNor214.IN5
mr[2] => WideNor215.IN3
mr[2] => WideNor217.IN2
mr[2] => WideNor218.IN0
mr[2] => WideNor219.IN2
mr[2] => WideNor221.IN1
mr[2] => WideNor223.IN2
mr[2] => WideNor229.IN5
mr[2] => WideNor230.IN1
mr[2] => WideNor232.IN3
mr[2] => WideNor236.IN2
mr[2] => WideNor238.IN1
mr[2] => WideNor242.IN0
mr[2] => WideNor94.IN2
mr[2] => WideNor117.IN1
mr[2] => WideNor129.IN2
mr[2] => WideNor134.IN2
mr[2] => WideNor142.IN2
mr[2] => WideNor145.IN2
mr[2] => WideNor154.IN1
mr[2] => WideNor156.IN11
mr[2] => WideNor163.IN2
mr[2] => WideNor164.IN3
mr[2] => WideNor167.IN2
mr[2] => WideNor171.IN3
mr[2] => WideNor174.IN2
mr[2] => WideNor175.IN13
mr[2] => WideNor182.IN2
mr[2] => WideNor192.IN3
mr[2] => WideNor194.IN18
mr[2] => WideNor197.IN2
mr[2] => WideNor211.IN12
mr[2] => WideNor226.IN2
mr[2] => WideNor227.IN4
mr[2] => WideNor237.IN9
mr[2] => WideNor240.IN1
mr[2] => WideNor241.IN8
mr[2] => WideNor243.IN7
mr[2] => WideNor245.IN12
mr[2] => WideNor246.IN5
mr[2] => WideNor247.IN4
mr[2] => WideNor248.IN4
mr[2] => WideNor91.IN2
mr[2] => WideNor109.IN2
mr[2] => WideNor137.IN3
mr[2] => WideNor184.IN17
mr[2] => WideNor185.IN1
mr[2] => WideNor208.IN2
mr[2] => WideNor228.IN3
mr[2] => WideNor85.IN2
mr[2] => WideNor105.IN2
mr[2] => WideNor220.IN2
mr[2] => WideNor222.IN2
mr[2] => WideNor52.IN14
mr[2] => WideNor65.IN6
mr[2] => WideNor66.IN12
mr[2] => WideNor68.IN5
mr[2] => WideNor87.IN6
mr[2] => WideNor90.IN13
mr[2] => WideNor92.IN11
mr[2] => WideNor106.IN2
mr[2] => WideNor112.IN3
mr[2] => WideNor114.IN3
mr[2] => WideNor118.IN7
mr[2] => WideNor158.IN15
mr[2] => WideNor160.IN15
mr[2] => WideNor190.IN10
mr[2] => WideNor216.IN9
mr[2] => WideNor39.IN6
mr[2] => WideNor59.IN11
mr[2] => WideNor69.IN2
mr[2] => WideNor70.IN1
mr[2] => WideNor82.IN14
mr[2] => WideNor88.IN12
mr[2] => WideNor103.IN2
mr[2] => WideNor121.IN5
mr[2] => WideNor126.IN2
mr[2] => WideNor127.IN5
mr[2] => WideNor151.IN2
mr[2] => WideNor152.IN4
mr[2] => WideNor162.IN2
mr[2] => WideNor198.IN10
mr[2] => WideNor201.IN11
mr[2] => WideNor204.IN10
mr[2] => WideNor55.IN4
mr[2] => WideNor61.IN2
mr[2] => WideNor67.IN7
mr[2] => WideNor122.IN4
mr[2] => WideNor45.IN2
mr[2] => WideNor47.IN2
mr[2] => WideNor50.IN4
mr[2] => WideNor54.IN5
mr[2] => WideNor84.IN4
mr[2] => WideNor132.IN5
mr[2] => WideNor147.IN3
mr[2] => WideNor161.IN3
mr[2] => WideNor36.IN18
mr[2] => WideNor62.IN3
mr[2] => WideNor63.IN9
mr[2] => WideNor75.IN2
mr[2] => WideNor77.IN10
mr[2] => WideNor79.IN18
mr[2] => WideNor81.IN4
mr[2] => WideNor89.IN6
mr[2] => WideNor96.IN5
mr[2] => WideNor97.IN8
mr[2] => WideNor102.IN4
mr[2] => WideNor111.IN4
mr[2] => WideNor128.IN3
mr[2] => WideNor136.IN4
mr[2] => WideNor146.IN3
mr[2] => WideNor148.IN4
mr[2] => WideNor150.IN3
mr[2] => WideNor153.IN4
mr[2] => WideNor157.IN4
mr[2] => WideNor177.IN18
mr[2] => WideNor181.IN7
mr[2] => WideNor187.IN18
mr[2] => WideNor225.IN12
mr[2] => WideNor2.IN9
mr[2] => WideNor1.IN10
mr[2] => WideNor4.IN6
mr[2] => WideNor5.IN8
mr[2] => WideNor6.IN6
mr[2] => WideNor9.IN5
mr[2] => WideNor11.IN6
mr[2] => WideNor22.IN6
mr[2] => WideNor23.IN6
mr[2] => WideNor26.IN6
mr[2] => WideNor27.IN5
mr[2] => WideNor28.IN6
mr[2] => WideNor29.IN5
mr[2] => WideNor31.IN5
mr[2] => WideNor34.IN4
mr[2] => WideNor35.IN5
mr[2] => WideNor42.IN5
mr[2] => WideNor48.IN6
mr[2] => WideNor49.IN5
mr[2] => WideNor51.IN4
mr[2] => WideNor53.IN8
mr[2] => WideNor78.IN1
mr[2] => WideNor99.IN3
mr[2] => WideNor12.IN15
mr[2] => WideNor16.IN12
mr[2] => WideNor20.IN9
mr[2] => WideNor24.IN2
mr[2] => WideNor56.IN2
mr[2] => WideNor8.IN4
mr[2] => WideNor19.IN4
mr[2] => WideNor21.IN5
mr[2] => WideNor33.IN5
mr[2] => WideNor37.IN3
mr[2] => WideNor44.IN9
mr[2] => WideNor15.IN11
mr[2] => WideNor120.IN5
mr[2] => WideNor239.IN1
mr[2] => WideNor32.IN4
mr[2] => WideNor0.IN9
mr[2] => WideNor30.IN3
mr[2] => WideNor43.IN3
mr[3] => WideNor6.IN7
mr[3] => WideNor7.IN5
mr[3] => WideNor8.IN5
mr[3] => WideNor9.IN6
mr[3] => WideNor14.IN5
mr[3] => WideNor19.IN5
mr[3] => WideNor22.IN7
mr[3] => WideNor24.IN3
mr[3] => WideNor27.IN6
mr[3] => WideNor29.IN6
mr[3] => WideNor30.IN4
mr[3] => WideNor31.IN6
mr[3] => WideNor33.IN6
mr[3] => WideNor34.IN5
mr[3] => WideNor35.IN6
mr[3] => WideNor38.IN2
mr[3] => WideNor40.IN3
mr[3] => WideNor41.IN2
mr[3] => WideNor43.IN4
mr[3] => WideNor45.IN3
mr[3] => WideNor47.IN3
mr[3] => WideNor48.IN7
mr[3] => WideNor49.IN6
mr[3] => WideNor51.IN5
mr[3] => WideNor56.IN3
mr[3] => WideNor57.IN2
mr[3] => WideNor61.IN3
mr[3] => WideNor68.IN6
mr[3] => WideNor69.IN3
mr[3] => WideNor70.IN2
mr[3] => WideNor81.IN5
mr[3] => WideNor85.IN3
mr[3] => WideNor86.IN3
mr[3] => WideNor89.IN7
mr[3] => WideNor94.IN3
mr[3] => WideNor96.IN6
mr[3] => WideNor99.IN4
mr[3] => WideNor104.IN3
mr[3] => WideNor116.IN2
mr[3] => WideNor117.IN2
mr[3] => WideNor120.IN6
mr[3] => WideNor121.IN6
mr[3] => WideNor127.IN6
mr[3] => WideNor128.IN4
mr[3] => WideNor132.IN6
mr[3] => WideNor136.IN5
mr[3] => WideNor141.IN3
mr[3] => WideNor148.IN5
mr[3] => WideNor150.IN4
mr[3] => WideNor152.IN5
mr[3] => WideNor153.IN5
mr[3] => WideNor155.IN2
mr[3] => WideNor157.IN5
mr[3] => WideNor159.IN3
mr[3] => WideNor161.IN4
mr[3] => WideNor162.IN3
mr[3] => WideNor167.IN3
mr[3] => WideNor169.IN2
mr[3] => WideNor173.IN2
mr[3] => WideNor174.IN3
mr[3] => WideNor188.IN3
mr[3] => WideNor189.IN3
mr[3] => WideNor196.IN3
mr[3] => WideNor197.IN3
mr[3] => WideNor199.IN3
mr[3] => WideNor203.IN2
mr[3] => WideNor207.IN3
mr[3] => WideNor208.IN3
mr[3] => WideNor209.IN2
mr[3] => WideNor210.IN3
mr[3] => WideNor212.IN3
mr[3] => WideNor218.IN1
mr[3] => WideNor220.IN3
mr[3] => WideNor221.IN2
mr[3] => WideNor222.IN3
mr[3] => WideNor228.IN4
mr[3] => WideNor230.IN2
mr[3] => WideNor231.IN1
mr[3] => WideNor240.IN2
mr[3] => WideNor108.IN3
mr[3] => WideNor129.IN3
mr[3] => WideNor134.IN3
mr[3] => WideNor145.IN3
mr[3] => WideNor154.IN2
mr[3] => WideNor165.IN3
mr[3] => WideNor166.IN2
mr[3] => WideNor171.IN4
mr[3] => WideNor182.IN3
mr[3] => WideNor192.IN4
mr[3] => WideNor205.IN3
mr[3] => WideNor211.IN13
mr[3] => WideNor219.IN3
mr[3] => WideNor226.IN3
mr[3] => WideNor227.IN5
mr[3] => WideNor233.IN2
mr[3] => WideNor234.IN2
mr[3] => WideNor235.IN3
mr[3] => WideNor238.IN2
mr[3] => WideNor241.IN9
mr[3] => WideNor243.IN8
mr[3] => WideNor244.IN5
mr[3] => WideNor91.IN3
mr[3] => WideNor95.IN2
mr[3] => WideNor135.IN2
mr[3] => WideNor138.IN3
mr[3] => WideNor149.IN3
mr[3] => WideNor178.IN3
mr[3] => WideNor180.IN3
mr[3] => WideNor185.IN2
mr[3] => WideNor232.IN4
mr[3] => WideNor133.IN3
mr[3] => WideNor224.IN2
mr[3] => WideNor229.IN6
mr[3] => WideNor60.IN3
mr[3] => WideNor105.IN3
mr[3] => WideNor74.IN4
mr[3] => WideNor80.IN5
mr[3] => WideNor90.IN14
mr[3] => WideNor92.IN12
mr[3] => WideNor100.IN2
mr[3] => WideNor106.IN3
mr[3] => WideNor112.IN4
mr[3] => WideNor114.IN4
mr[3] => WideNor123.IN3
mr[3] => WideNor125.IN4
mr[3] => WideNor158.IN16
mr[3] => WideNor160.IN16
mr[3] => WideNor170.IN3
mr[3] => WideNor190.IN11
mr[3] => WideNor206.IN4
mr[3] => WideNor213.IN5
mr[3] => WideNor215.IN4
mr[3] => WideNor216.IN10
mr[3] => WideNor82.IN15
mr[3] => WideNor83.IN4
mr[3] => WideNor88.IN13
mr[3] => WideNor124.IN11
mr[3] => WideNor126.IN3
mr[3] => WideNor198.IN11
mr[3] => WideNor200.IN2
mr[3] => WideNor201.IN12
mr[3] => WideNor204.IN11
mr[3] => WideNor10.IN7
mr[3] => WideNor25.IN4
mr[3] => WideNor64.IN4
mr[3] => WideNor122.IN5
mr[3] => WideNor84.IN5
mr[3] => WideNor147.IN4
mr[3] => WideNor217.IN3
mr[3] => WideNor36.IN19
mr[3] => WideNor62.IN4
mr[3] => WideNor71.IN2
mr[3] => WideNor72.IN4
mr[3] => WideNor75.IN3
mr[3] => WideNor77.IN11
mr[3] => WideNor79.IN19
mr[3] => WideNor97.IN9
mr[3] => WideNor111.IN5
mr[3] => WideNor115.IN4
mr[3] => WideNor146.IN4
mr[3] => WideNor177.IN19
mr[3] => WideNor181.IN8
mr[3] => WideNor187.IN19
mr[3] => WideNor193.IN5
mr[3] => WideNor225.IN13
mr[3] => WideNor2.IN10
mr[3] => WideNor1.IN11
mr[3] => WideNor3.IN5
mr[3] => WideNor13.IN1
mr[3] => WideNor53.IN9
mr[3] => WideNor78.IN2
mr[3] => WideNor12.IN16
mr[3] => WideNor16.IN13
mr[3] => WideNor20.IN10
mr[3] => WideNor17.IN5
mr[3] => WideNor37.IN4
mr[3] => WideNor44.IN10
mr[3] => WideNor15.IN12
mr[3] => WideNor18.IN2
mr[3] => WideNor168.IN3
mr[3] => WideNor144.IN1
mr[4] => WideNor4.IN7
mr[4] => WideNor6.IN8
mr[4] => WideNor7.IN6
mr[4] => WideNor9.IN7
mr[4] => WideNor11.IN7
mr[4] => WideNor22.IN8
mr[4] => WideNor23.IN7
mr[4] => WideNor24.IN4
mr[4] => WideNor26.IN7
mr[4] => WideNor27.IN7
mr[4] => WideNor28.IN7
mr[4] => WideNor29.IN7
mr[4] => WideNor30.IN5
mr[4] => WideNor31.IN7
mr[4] => WideNor34.IN6
mr[4] => WideNor35.IN7
mr[4] => WideNor38.IN3
mr[4] => WideNor40.IN4
mr[4] => WideNor42.IN6
mr[4] => WideNor45.IN4
mr[4] => WideNor48.IN8
mr[4] => WideNor49.IN7
mr[4] => WideNor51.IN6
mr[4] => WideNor57.IN3
mr[4] => WideNor60.IN4
mr[4] => WideNor61.IN4
mr[4] => WideNor64.IN5
mr[4] => WideNor69.IN4
mr[4] => WideNor70.IN3
mr[4] => WideNor73.IN3
mr[4] => WideNor74.IN5
mr[4] => WideNor86.IN4
mr[4] => WideNor94.IN4
mr[4] => WideNor99.IN5
mr[4] => WideNor101.IN4
mr[4] => WideNor104.IN4
mr[4] => WideNor105.IN4
mr[4] => WideNor111.IN6
mr[4] => WideNor113.IN3
mr[4] => WideNor114.IN5
mr[4] => WideNor117.IN3
mr[4] => WideNor129.IN4
mr[4] => WideNor134.IN4
mr[4] => WideNor136.IN6
mr[4] => WideNor137.IN4
mr[4] => WideNor138.IN4
mr[4] => WideNor145.IN4
mr[4] => WideNor147.IN5
mr[4] => WideNor153.IN6
mr[4] => WideNor155.IN3
mr[4] => WideNor163.IN3
mr[4] => WideNor164.IN4
mr[4] => WideNor165.IN4
mr[4] => WideNor166.IN3
mr[4] => WideNor169.IN3
mr[4] => WideNor171.IN5
mr[4] => WideNor173.IN3
mr[4] => WideNor180.IN4
mr[4] => WideNor182.IN4
mr[4] => WideNor188.IN4
mr[4] => WideNor189.IN4
mr[4] => WideNor192.IN5
mr[4] => WideNor197.IN4
mr[4] => WideNor203.IN3
mr[4] => WideNor205.IN4
mr[4] => WideNor207.IN4
mr[4] => WideNor210.IN4
mr[4] => WideNor217.IN4
mr[4] => WideNor218.IN2
mr[4] => WideNor219.IN4
mr[4] => WideNor221.IN3
mr[4] => WideNor227.IN6
mr[4] => WideNor231.IN2
mr[4] => WideNor236.IN3
mr[4] => WideNor240.IN3
mr[4] => WideNor98.IN5
mr[4] => WideNor108.IN4
mr[4] => WideNor116.IN3
mr[4] => WideNor142.IN3
mr[4] => WideNor143.IN5
mr[4] => WideNor154.IN3
mr[4] => WideNor156.IN12
mr[4] => WideNor167.IN4
mr[4] => WideNor175.IN14
mr[4] => WideNor194.IN19
mr[4] => WideNor196.IN4
mr[4] => WideNor211.IN14
mr[4] => WideNor226.IN4
mr[4] => WideNor230.IN3
mr[4] => WideNor233.IN3
mr[4] => WideNor234.IN3
mr[4] => WideNor237.IN10
mr[4] => WideNor238.IN3
mr[4] => WideNor241.IN10
mr[4] => WideNor243.IN9
mr[4] => WideNor244.IN6
mr[4] => WideNor245.IN13
mr[4] => WideNor246.IN6
mr[4] => WideNor247.IN5
mr[4] => WideNor248.IN5
mr[4] => WideNor91.IN4
mr[4] => WideNor95.IN3
mr[4] => WideNor109.IN3
mr[4] => WideNor135.IN3
mr[4] => WideNor178.IN4
mr[4] => WideNor179.IN2
mr[4] => WideNor184.IN18
mr[4] => WideNor185.IN3
mr[4] => WideNor228.IN5
mr[4] => WideNor133.IN4
mr[4] => WideNor159.IN4
mr[4] => WideNor224.IN3
mr[4] => WideNor229.IN7
mr[4] => WideNor85.IN4
mr[4] => WideNor222.IN4
mr[4] => WideNor46.IN6
mr[4] => WideNor52.IN15
mr[4] => WideNor65.IN7
mr[4] => WideNor66.IN13
mr[4] => WideNor68.IN7
mr[4] => WideNor80.IN6
mr[4] => WideNor87.IN7
mr[4] => WideNor90.IN15
mr[4] => WideNor92.IN13
mr[4] => WideNor100.IN3
mr[4] => WideNor106.IN4
mr[4] => WideNor107.IN6
mr[4] => WideNor110.IN6
mr[4] => WideNor112.IN5
mr[4] => WideNor118.IN8
mr[4] => WideNor125.IN5
mr[4] => WideNor131.IN3
mr[4] => WideNor158.IN17
mr[4] => WideNor160.IN17
mr[4] => WideNor170.IN4
mr[4] => WideNor186.IN6
mr[4] => WideNor190.IN12
mr[4] => WideNor191.IN5
mr[4] => WideNor199.IN4
mr[4] => WideNor202.IN6
mr[4] => WideNor206.IN5
mr[4] => WideNor209.IN3
mr[4] => WideNor213.IN6
mr[4] => WideNor214.IN6
mr[4] => WideNor215.IN5
mr[4] => WideNor216.IN11
mr[4] => WideNor39.IN7
mr[4] => WideNor59.IN12
mr[4] => WideNor82.IN16
mr[4] => WideNor83.IN5
mr[4] => WideNor88.IN14
mr[4] => WideNor103.IN3
mr[4] => WideNor121.IN7
mr[4] => WideNor124.IN12
mr[4] => WideNor126.IN4
mr[4] => WideNor127.IN7
mr[4] => WideNor141.IN4
mr[4] => WideNor151.IN3
mr[4] => WideNor152.IN6
mr[4] => WideNor162.IN4
mr[4] => WideNor198.IN12
mr[4] => WideNor201.IN13
mr[4] => WideNor204.IN12
mr[4] => WideNor212.IN4
mr[4] => WideNor242.IN1
mr[4] => WideNor10.IN8
mr[4] => WideNor55.IN5
mr[4] => WideNor67.IN8
mr[4] => WideNor50.IN5
mr[4] => WideNor54.IN6
mr[4] => WideNor132.IN7
mr[4] => WideNor161.IN5
mr[4] => WideNor36.IN20
mr[4] => WideNor62.IN5
mr[4] => WideNor63.IN10
mr[4] => WideNor71.IN3
mr[4] => WideNor72.IN5
mr[4] => WideNor75.IN4
mr[4] => WideNor77.IN12
mr[4] => WideNor79.IN20
mr[4] => WideNor96.IN7
mr[4] => WideNor97.IN10
mr[4] => WideNor102.IN5
mr[4] => WideNor115.IN5
mr[4] => WideNor148.IN6
mr[4] => WideNor157.IN6
mr[4] => WideNor172.IN6
mr[4] => WideNor177.IN20
mr[4] => WideNor181.IN9
mr[4] => WideNor187.IN20
mr[4] => WideNor193.IN6
mr[4] => WideNor225.IN14
mr[4] => WideNor2.IN11
mr[4] => WideNor1.IN12
mr[4] => WideNor3.IN6
mr[4] => WideNor5.IN9
mr[4] => WideNor13.IN2
mr[4] => WideNor53.IN10
mr[4] => WideNor78.IN3
mr[4] => WideNor12.IN17
mr[4] => WideNor16.IN14
mr[4] => WideNor17.IN6
mr[4] => WideNor21.IN6
mr[4] => WideNor44.IN11
mr[4] => WideNor15.IN13
mr[4] => WideNor120.IN7
mr[4] => WideNor18.IN3
mr[4] => WideNor119.IN5
mr[4] => WideNor176.IN4
mr[4] => WideNor195.IN3
mr[4] => WideNor183.IN2
mr[4] => WideNor144.IN2
mr[4] => WideNor0.IN10
mr[4] => WideNor43.IN5
mr[5] => WideNor4.IN8
mr[5] => WideNor9.IN8
mr[5] => WideNor11.IN8
mr[5] => WideNor13.IN3
mr[5] => WideNor23.IN8
mr[5] => WideNor26.IN8
mr[5] => WideNor27.IN8
mr[5] => WideNor28.IN8
mr[5] => WideNor29.IN8
mr[5] => WideNor31.IN8
mr[5] => WideNor34.IN7
mr[5] => WideNor35.IN8
mr[5] => WideNor38.IN4
mr[5] => WideNor42.IN7
mr[5] => WideNor43.IN6
mr[5] => WideNor47.IN4
mr[5] => WideNor49.IN8
mr[5] => WideNor51.IN7
mr[5] => WideNor60.IN5
mr[5] => WideNor70.IN4
mr[5] => WideNor83.IN6
mr[5] => WideNor85.IN5
mr[5] => WideNor86.IN5
mr[5] => WideNor95.IN4
mr[5] => WideNor100.IN4
mr[5] => WideNor104.IN5
mr[5] => WideNor111.IN7
mr[5] => WideNor115.IN6
mr[5] => WideNor117.IN4
mr[5] => WideNor123.IN4
mr[5] => WideNor129.IN5
mr[5] => WideNor138.IN5
mr[5] => WideNor141.IN5
mr[5] => WideNor142.IN4
mr[5] => WideNor146.IN5
mr[5] => WideNor149.IN4
mr[5] => WideNor155.IN4
mr[5] => WideNor159.IN5
mr[5] => WideNor163.IN4
mr[5] => WideNor165.IN5
mr[5] => WideNor168.IN4
mr[5] => WideNor171.IN6
mr[5] => WideNor173.IN4
mr[5] => WideNor178.IN5
mr[5] => WideNor179.IN3
mr[5] => WideNor182.IN5
mr[5] => WideNor185.IN4
mr[5] => WideNor189.IN5
mr[5] => WideNor192.IN6
mr[5] => WideNor196.IN5
mr[5] => WideNor200.IN3
mr[5] => WideNor203.IN4
mr[5] => WideNor205.IN5
mr[5] => WideNor207.IN5
mr[5] => WideNor208.IN4
mr[5] => WideNor210.IN5
mr[5] => WideNor212.IN5
mr[5] => WideNor213.IN7
mr[5] => WideNor217.IN5
mr[5] => WideNor218.IN3
mr[5] => WideNor219.IN5
mr[5] => WideNor220.IN4
mr[5] => WideNor222.IN5
mr[5] => WideNor224.IN4
mr[5] => WideNor226.IN5
mr[5] => WideNor227.IN7
mr[5] => WideNor228.IN6
mr[5] => WideNor229.IN8
mr[5] => WideNor231.IN3
mr[5] => WideNor232.IN5
mr[5] => WideNor233.IN4
mr[5] => WideNor235.IN4
mr[5] => WideNor240.IN4
mr[5] => WideNor94.IN5
mr[5] => WideNor98.IN6
mr[5] => WideNor116.IN4
mr[5] => WideNor130.IN2
mr[5] => WideNor134.IN5
mr[5] => WideNor143.IN6
mr[5] => WideNor145.IN5
mr[5] => WideNor154.IN4
mr[5] => WideNor156.IN13
mr[5] => WideNor164.IN5
mr[5] => WideNor166.IN4
mr[5] => WideNor167.IN5
mr[5] => WideNor174.IN4
mr[5] => WideNor175.IN15
mr[5] => WideNor194.IN20
mr[5] => WideNor230.IN4
mr[5] => WideNor237.IN11
mr[5] => WideNor238.IN4
mr[5] => WideNor245.IN14
mr[5] => WideNor246.IN7
mr[5] => WideNor247.IN6
mr[5] => WideNor248.IN6
mr[5] => WideNor101.IN5
mr[5] => WideNor109.IN4
mr[5] => WideNor137.IN5
mr[5] => WideNor140.IN2
mr[5] => WideNor169.IN4
mr[5] => WideNor180.IN5
mr[5] => WideNor184.IN19
mr[5] => WideNor223.IN3
mr[5] => WideNor139.IN2
mr[5] => WideNor221.IN4
mr[5] => WideNor46.IN7
mr[5] => WideNor52.IN16
mr[5] => WideNor58.IN6
mr[5] => WideNor65.IN8
mr[5] => WideNor66.IN14
mr[5] => WideNor68.IN8
mr[5] => WideNor74.IN6
mr[5] => WideNor80.IN7
mr[5] => WideNor87.IN8
mr[5] => WideNor106.IN5
mr[5] => WideNor107.IN7
mr[5] => WideNor110.IN7
mr[5] => WideNor113.IN4
mr[5] => WideNor114.IN6
mr[5] => WideNor118.IN9
mr[5] => WideNor125.IN6
mr[5] => WideNor131.IN4
mr[5] => WideNor170.IN5
mr[5] => WideNor186.IN7
mr[5] => WideNor191.IN6
mr[5] => WideNor199.IN5
mr[5] => WideNor202.IN7
mr[5] => WideNor206.IN6
mr[5] => WideNor209.IN4
mr[5] => WideNor214.IN7
mr[5] => WideNor215.IN6
mr[5] => WideNor236.IN4
mr[5] => WideNor39.IN8
mr[5] => WideNor57.IN4
mr[5] => WideNor59.IN13
mr[5] => WideNor103.IN4
mr[5] => WideNor121.IN8
mr[5] => WideNor126.IN5
mr[5] => WideNor127.IN8
mr[5] => WideNor151.IN4
mr[5] => WideNor152.IN7
mr[5] => WideNor162.IN5
mr[5] => WideNor242.IN2
mr[5] => WideNor25.IN5
mr[5] => WideNor41.IN3
mr[5] => WideNor55.IN6
mr[5] => WideNor64.IN6
mr[5] => WideNor67.IN9
mr[5] => WideNor76.IN2
mr[5] => WideNor93.IN1
mr[5] => WideNor122.IN6
mr[5] => WideNor50.IN6
mr[5] => WideNor54.IN7
mr[5] => WideNor132.IN8
mr[5] => WideNor161.IN6
mr[5] => WideNor62.IN6
mr[5] => WideNor63.IN11
mr[5] => WideNor71.IN4
mr[5] => WideNor75.IN5
mr[5] => WideNor81.IN6
mr[5] => WideNor89.IN8
mr[5] => WideNor96.IN8
mr[5] => WideNor102.IN6
mr[5] => WideNor128.IN5
mr[5] => WideNor136.IN7
mr[5] => WideNor148.IN7
mr[5] => WideNor150.IN5
mr[5] => WideNor153.IN7
mr[5] => WideNor157.IN7
mr[5] => WideNor172.IN7
mr[5] => WideNor193.IN7
mr[5] => WideNor3.IN7
mr[5] => WideNor5.IN10
mr[5] => WideNor99.IN6
mr[5] => WideNor73.IN4
mr[5] => WideNor24.IN5
mr[5] => WideNor56.IN4
mr[5] => WideNor8.IN6
mr[5] => WideNor19.IN6
mr[5] => WideNor21.IN7
mr[5] => WideNor33.IN7
mr[5] => WideNor120.IN8
mr[5] => WideNor239.IN2
mr[5] => WideNor7.IN7
mr[5] => WideNor32.IN5
mr[5] => WideNor119.IN6
mr[5] => WideNor176.IN5
mr[5] => WideNor195.IN4
mr[5] => WideNor183.IN3
mr[5] => WideNor0.IN11
mr[5] => WideNor14.IN6
mr[6] => WideNor8.IN7
mr[6] => WideNor19.IN7
mr[6] => WideNor21.IN8
mr[6] => WideNor32.IN6
mr[6] => WideNor33.IN8
mr[6] => WideNor37.IN5
mr[6] => WideNor38.IN5
mr[6] => WideNor39.IN9
mr[6] => WideNor40.IN5
mr[6] => WideNor45.IN5
mr[6] => WideNor46.IN8
mr[6] => WideNor47.IN5
mr[6] => WideNor50.IN7
mr[6] => WideNor54.IN8
mr[6] => WideNor55.IN7
mr[6] => WideNor56.IN5
mr[6] => WideNor57.IN5
mr[6] => WideNor58.IN7
mr[6] => WideNor60.IN6
mr[6] => WideNor61.IN5
mr[6] => WideNor64.IN7
mr[6] => WideNor65.IN9
mr[6] => WideNor67.IN10
mr[6] => WideNor68.IN9
mr[6] => WideNor69.IN5
mr[6] => WideNor70.IN5
mr[6] => WideNor74.IN7
mr[6] => WideNor76.IN3
mr[6] => WideNor78.IN4
mr[6] => WideNor80.IN8
mr[6] => WideNor81.IN7
mr[6] => WideNor83.IN7
mr[6] => WideNor84.IN6
mr[6] => WideNor85.IN6
mr[6] => WideNor87.IN9
mr[6] => WideNor89.IN9
mr[6] => WideNor93.IN2
mr[6] => WideNor94.IN6
mr[6] => WideNor96.IN9
mr[6] => WideNor98.IN7
mr[6] => WideNor100.IN5
mr[6] => WideNor102.IN7
mr[6] => WideNor104.IN6
mr[6] => WideNor106.IN6
mr[6] => WideNor107.IN8
mr[6] => WideNor110.IN8
mr[6] => WideNor113.IN5
mr[6] => WideNor114.IN7
mr[6] => WideNor117.IN5
mr[6] => WideNor118.IN10
mr[6] => WideNor119.IN7
mr[6] => WideNor120.IN9
mr[6] => WideNor121.IN9
mr[6] => WideNor122.IN7
mr[6] => WideNor126.IN6
mr[6] => WideNor127.IN9
mr[6] => WideNor128.IN6
mr[6] => WideNor130.IN3
mr[6] => WideNor132.IN9
mr[6] => WideNor136.IN8
mr[6] => WideNor138.IN6
mr[6] => WideNor139.IN3
mr[6] => WideNor140.IN3
mr[6] => WideNor141.IN6
mr[6] => WideNor143.IN7
mr[6] => WideNor146.IN6
mr[6] => WideNor147.IN6
mr[6] => WideNor148.IN8
mr[6] => WideNor150.IN6
mr[6] => WideNor152.IN8
mr[6] => WideNor153.IN8
mr[6] => WideNor155.IN5
mr[6] => WideNor157.IN8
mr[6] => WideNor159.IN6
mr[6] => WideNor161.IN7
mr[6] => WideNor162.IN6
mr[6] => WideNor165.IN6
mr[6] => WideNor167.IN6
mr[6] => WideNor168.IN5
mr[6] => WideNor170.IN6
mr[6] => WideNor172.IN8
mr[6] => WideNor176.IN6
mr[6] => WideNor183.IN4
mr[6] => WideNor185.IN5
mr[6] => WideNor186.IN8
mr[6] => WideNor189.IN6
mr[6] => WideNor191.IN7
mr[6] => WideNor193.IN8
mr[6] => WideNor195.IN5
mr[6] => WideNor196.IN6
mr[6] => WideNor200.IN4
mr[6] => WideNor202.IN8
mr[6] => WideNor203.IN5
mr[6] => WideNor205.IN6
mr[6] => WideNor207.IN6
mr[6] => WideNor209.IN5
mr[6] => WideNor210.IN6
mr[6] => WideNor212.IN6
mr[6] => WideNor214.IN8
mr[6] => WideNor215.IN7
mr[6] => WideNor218.IN4
mr[6] => WideNor219.IN6
mr[6] => WideNor220.IN5
mr[6] => WideNor222.IN6
mr[6] => WideNor231.IN4
mr[6] => WideNor232.IN6
mr[6] => WideNor236.IN5
mr[6] => WideNor239.IN3
mr[6] => WideNor242.IN3
mr[6] => WideNor116.IN5
mr[6] => WideNor129.IN6
mr[6] => WideNor134.IN6
mr[6] => WideNor142.IN5
mr[6] => WideNor145.IN6
mr[6] => WideNor154.IN5
mr[6] => WideNor156.IN14
mr[6] => WideNor163.IN5
mr[6] => WideNor164.IN6
mr[6] => WideNor166.IN5
mr[6] => WideNor174.IN5
mr[6] => WideNor175.IN16
mr[6] => WideNor182.IN6
mr[6] => WideNor192.IN7
mr[6] => WideNor194.IN21
mr[6] => WideNor197.IN5
mr[6] => WideNor211.IN15
mr[6] => WideNor230.IN5
mr[6] => WideNor233.IN5
mr[6] => WideNor234.IN4
mr[6] => WideNor237.IN12
mr[6] => WideNor238.IN5
mr[6] => WideNor240.IN5
mr[6] => WideNor241.IN11
mr[6] => WideNor243.IN10
mr[6] => WideNor244.IN7
mr[6] => WideNor245.IN15
mr[6] => WideNor246.IN8
mr[6] => WideNor247.IN7
mr[6] => WideNor248.IN7
mr[6] => WideNor91.IN5
mr[6] => WideNor95.IN5
mr[6] => WideNor101.IN6
mr[6] => WideNor109.IN5
mr[6] => WideNor137.IN6
mr[6] => WideNor149.IN5
mr[6] => WideNor169.IN5
mr[6] => WideNor179.IN4
mr[6] => WideNor180.IN6
mr[6] => WideNor184.IN20
mr[6] => WideNor208.IN5
mr[6] => WideNor223.IN4
mr[6] => WideNor228.IN7
mr[6] => WideNor188.IN5
mr[6] => WideNor221.IN5
mr[6] => WideNor224.IN5
mr[6] => WideNor105.IN5
mr[6] => WideNor52.IN17
mr[6] => WideNor66.IN15
mr[6] => WideNor86.IN6
mr[6] => WideNor92.IN14
mr[6] => WideNor123.IN5
mr[6] => WideNor131.IN5
mr[6] => WideNor158.IN18
mr[6] => WideNor160.IN18
mr[6] => WideNor173.IN5
mr[6] => WideNor190.IN13
mr[6] => WideNor216.IN12
mr[6] => WideNor59.IN14
mr[6] => WideNor103.IN5
mr[6] => WideNor124.IN13
mr[6] => WideNor151.IN5
mr[6] => WideNor198.IN13
mr[6] => WideNor201.IN14
mr[6] => WideNor204.IN13
mr[6] => WideNor41.IN4
mr[6] => WideNor217.IN6
mr[6] => WideNor63.IN12
mr[6] => WideNor71.IN5
mr[6] => WideNor75.IN6
mr[6] => WideNor97.IN11
mr[6] => WideNor177.IN21
mr[6] => WideNor181.IN10
mr[6] => WideNor187.IN21
mr[6] => WideNor225.IN15
mr[6] => WideNor3.IN8
mr[6] => WideNor4.IN9
mr[6] => WideNor5.IN11
mr[6] => WideNor6.IN9
mr[6] => WideNor9.IN9
mr[6] => WideNor11.IN9
mr[6] => WideNor13.IN4
mr[6] => WideNor22.IN9
mr[6] => WideNor23.IN9
mr[6] => WideNor26.IN9
mr[6] => WideNor27.IN9
mr[6] => WideNor28.IN9
mr[6] => WideNor29.IN9
mr[6] => WideNor31.IN9
mr[6] => WideNor34.IN8
mr[6] => WideNor35.IN9
mr[6] => WideNor42.IN8
mr[6] => WideNor48.IN9
mr[6] => WideNor49.IN9
mr[6] => WideNor51.IN8
mr[6] => WideNor20.IN11
mr[6] => WideNor73.IN5
mr[6] => WideNor24.IN6
mr[6] => WideNor18.IN4
mr[6] => WideNor30.IN6
mr[6] => WideNor14.IN7
mr[6] => WideNor43.IN7
mr[7] => WideNor27.IN10
mr[7] => WideNor29.IN10
mr[7] => WideNor85.IN7
mr[7] => WideNor219.IN7
mr[7] => WideNor138.IN7
mr[7] => WideNor222.IN7
mr[7] => WideNor42.IN9
mr[8] => WideNor4.IN10
mr[8] => WideNor11.IN10
mr[8] => WideNor28.IN10
mr[8] => WideNor31.IN10
mr[8] => WideNor47.IN6
mr[8] => WideNor48.IN10
mr[8] => WideNor6.IN10
mr[8] => WideNor23.IN10
mr[8] => WideNor34.IN9
mr[8] => WideNor35.IN10
mr[9] => WideNor4.IN11
mr[9] => WideNor11.IN11
mr[9] => WideNor23.IN11
mr[9] => WideNor26.IN10
mr[9] => WideNor27.IN11
mr[9] => WideNor38.IN6
mr[9] => WideNor189.IN7
mr[9] => WideNor218.IN5
mr[9] => WideNor229.IN9
mr[9] => WideNor104.IN7
mr[9] => WideNor207.IN7
mr[9] => WideNor72.IN6
mr[9] => WideNor115.IN7
mr[9] => WideNor13.IN5
mr[9] => WideNor49.IN10
mr[9] => WideNor51.IN9
mr[10] => WideNor11.IN12
mr[10] => WideNor22.IN10
mr[10] => WideNor31.IN11
mr[10] => WideNor34.IN10
mr[10] => WideNor37.IN6
mr[10] => WideNor38.IN7
mr[10] => WideNor40.IN6
mr[10] => WideNor104.IN8
mr[10] => WideNor218.IN6
mr[10] => WideNor231.IN5
mr[10] => WideNor155.IN6
mr[10] => WideNor60.IN7
mr[10] => WideNor210.IN7
mr[10] => WideNor39.IN10
mr[10] => WideNor4.IN12
mr[10] => WideNor6.IN11
mr[10] => WideNor9.IN10
mr[10] => WideNor23.IN12
mr[10] => WideNor48.IN11
mr[11] => WideNor43.IN8
mr[11] => WideNor146.IN7
mr[11] => WideNor192.IN8
mr[11] => WideNor227.IN8
mr[11] => WideNor111.IN8
mr[12] => WideNor75.IN7
mr[12] => WideNor93.IN3
mr[12] => WideNor182.IN7
mr[12] => WideNor129.IN7
mr[12] => WideNor156.IN15
mr[12] => WideNor175.IN17
mr[12] => WideNor194.IN22
mr[12] => WideNor211.IN16
mr[12] => WideNor237.IN13
mr[12] => WideNor241.IN12
mr[12] => WideNor243.IN11
mr[12] => WideNor244.IN8
mr[12] => WideNor245.IN16
mr[12] => WideNor246.IN9
mr[12] => WideNor247.IN8
mr[12] => WideNor248.IN8
mr[12] => WideNor184.IN21
mr[12] => WideNor52.IN18
mr[12] => WideNor66.IN16
mr[12] => WideNor87.IN10
mr[12] => WideNor90.IN16
mr[12] => WideNor92.IN15
mr[12] => WideNor158.IN19
mr[12] => WideNor160.IN19
mr[12] => WideNor190.IN14
mr[12] => WideNor216.IN13
mr[12] => WideNor59.IN15
mr[12] => WideNor82.IN17
mr[12] => WideNor88.IN15
mr[12] => WideNor124.IN14
mr[12] => WideNor198.IN14
mr[12] => WideNor201.IN15
mr[12] => WideNor204.IN14
mr[12] => WideNor10.IN9
mr[12] => WideNor67.IN11
mr[12] => WideNor36.IN21
mr[12] => WideNor63.IN13
mr[12] => WideNor77.IN13
mr[12] => WideNor79.IN21
mr[12] => WideNor97.IN12
mr[12] => WideNor177.IN22
mr[12] => WideNor181.IN11
mr[12] => WideNor187.IN22
mr[12] => WideNor225.IN16
mr[12] => WideNor2.IN12
mr[12] => WideNor1.IN13
mr[12] => WideNor5.IN12
mr[12] => WideNor53.IN11
mr[12] => WideNor12.IN18
mr[12] => WideNor16.IN15
mr[12] => WideNor20.IN12
mr[12] => WideNor56.IN6
mr[12] => WideNor44.IN12
mr[12] => WideNor15.IN14
mr[12] => WideNor0.IN12
mr[13] => WideNor2.IN13
mr[13] => WideNor5.IN13
mr[13] => WideNor12.IN19
mr[13] => WideNor15.IN15
mr[13] => WideNor16.IN16
mr[13] => WideNor36.IN22
mr[13] => WideNor44.IN13
mr[13] => WideNor52.IN19
mr[13] => WideNor53.IN12
mr[13] => WideNor59.IN16
mr[13] => WideNor63.IN14
mr[13] => WideNor66.IN17
mr[13] => WideNor75.IN8
mr[13] => WideNor77.IN14
mr[13] => WideNor79.IN22
mr[13] => WideNor82.IN18
mr[13] => WideNor88.IN16
mr[13] => WideNor90.IN17
mr[13] => WideNor92.IN16
mr[13] => WideNor97.IN13
mr[13] => WideNor109.IN6
mr[13] => WideNor124.IN15
mr[13] => WideNor156.IN16
mr[13] => WideNor158.IN20
mr[13] => WideNor160.IN20
mr[13] => WideNor169.IN6
mr[13] => WideNor175.IN18
mr[13] => WideNor177.IN23
mr[13] => WideNor181.IN12
mr[13] => WideNor183.IN5
mr[13] => WideNor184.IN22
mr[13] => WideNor187.IN23
mr[13] => WideNor190.IN15
mr[13] => WideNor194.IN23
mr[13] => WideNor198.IN15
mr[13] => WideNor201.IN16
mr[13] => WideNor204.IN15
mr[13] => WideNor211.IN17
mr[13] => WideNor216.IN14
mr[13] => WideNor225.IN17
mr[13] => WideNor237.IN14
mr[13] => WideNor241.IN13
mr[13] => WideNor243.IN12
mr[13] => WideNor244.IN9
mr[13] => WideNor245.IN17
mr[13] => WideNor246.IN10
mr[13] => WideNor247.IN9
mr[13] => WideNor248.IN9
mr[13] => WideNor221.IN6
mr[13] => WideNor103.IN6
mr[13] => WideNor151.IN6
mr[14] => WideNor0.IN13
mr[14] => WideNor1.IN14
mr[14] => WideNor2.IN14
mr[14] => WideNor5.IN14
mr[14] => WideNor12.IN20
mr[14] => WideNor15.IN16
mr[14] => WideNor16.IN17
mr[14] => WideNor20.IN13
mr[14] => WideNor21.IN9
mr[14] => WideNor36.IN23
mr[14] => WideNor39.IN11
mr[14] => WideNor44.IN14
mr[14] => WideNor50.IN8
mr[14] => WideNor52.IN20
mr[14] => WideNor53.IN13
mr[14] => WideNor54.IN9
mr[14] => WideNor55.IN8
mr[14] => WideNor59.IN17
mr[14] => WideNor63.IN15
mr[14] => WideNor65.IN10
mr[14] => WideNor66.IN18
mr[14] => WideNor67.IN12
mr[14] => WideNor68.IN10
mr[14] => WideNor75.IN9
mr[14] => WideNor77.IN15
mr[14] => WideNor79.IN23
mr[14] => WideNor82.IN19
mr[14] => WideNor87.IN11
mr[14] => WideNor88.IN17
mr[14] => WideNor90.IN18
mr[14] => WideNor92.IN17
mr[14] => WideNor96.IN10
mr[14] => WideNor97.IN14
mr[14] => WideNor103.IN7
mr[14] => WideNor115.IN8
mr[14] => WideNor120.IN10
mr[14] => WideNor121.IN10
mr[14] => WideNor124.IN16
mr[14] => WideNor127.IN10
mr[14] => WideNor132.IN10
mr[14] => WideNor148.IN9
mr[14] => WideNor152.IN9
mr[14] => WideNor156.IN17
mr[14] => WideNor157.IN9
mr[14] => WideNor158.IN21
mr[14] => WideNor160.IN21
mr[14] => WideNor161.IN8
mr[14] => WideNor175.IN19
mr[14] => WideNor177.IN24
mr[14] => WideNor181.IN13
mr[14] => WideNor184.IN23
mr[14] => WideNor187.IN24
mr[14] => WideNor190.IN16
mr[14] => WideNor194.IN24
mr[14] => WideNor198.IN16
mr[14] => WideNor201.IN17
mr[14] => WideNor204.IN16
mr[14] => WideNor211.IN18
mr[14] => WideNor216.IN15
mr[14] => WideNor225.IN18
mr[14] => WideNor237.IN15
mr[14] => WideNor241.IN14
mr[14] => WideNor243.IN13
mr[14] => WideNor244.IN10
mr[14] => WideNor245.IN18
mr[14] => WideNor246.IN11
mr[14] => WideNor247.IN10
mr[14] => WideNor248.IN10
mr[14] => WideNor109.IN7
mr[14] => WideNor151.IN7
mr[14] => WideNor162.IN7
mr[14] => WideNor72.IN7
mr[14] => WideNor81.IN8
mr[14] => WideNor89.IN10
mr[14] => WideNor102.IN8
mr[14] => WideNor128.IN7
mr[14] => WideNor150.IN7
mr[14] => WideNor8.IN8
mr[14] => WideNor19.IN8
mr[14] => WideNor33.IN9
sp[0] <= pl[0].DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= pl[1].DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= pl[2].DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= pl[3].DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= pl[4].DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= pl[5].DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= pl[6].DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= pl[7].DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= pl.DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= pl[9].DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= pl[10].DB_MAX_OUTPUT_PORT_TYPE
sp[11] <= pl[11].DB_MAX_OUTPUT_PORT_TYPE
sp[12] <= pl[12].DB_MAX_OUTPUT_PORT_TYPE
sp[13] <= pl[13].DB_MAX_OUTPUT_PORT_TYPE
sp[14] <= pl[14].DB_MAX_OUTPUT_PORT_TYPE
sp[15] <= pl[15].DB_MAX_OUTPUT_PORT_TYPE
sp[16] <= pl[16].DB_MAX_OUTPUT_PORT_TYPE
sp[17] <= pl[17].DB_MAX_OUTPUT_PORT_TYPE
sp[18] <= pl[18].DB_MAX_OUTPUT_PORT_TYPE
sp[19] <= pl[19].DB_MAX_OUTPUT_PORT_TYPE
sp[20] <= pl[20].DB_MAX_OUTPUT_PORT_TYPE
sp[21] <= pl[21].DB_MAX_OUTPUT_PORT_TYPE
sp[22] <= pl[22].DB_MAX_OUTPUT_PORT_TYPE
sp[23] <= pl[23].DB_MAX_OUTPUT_PORT_TYPE
sp[24] <= pl[24].DB_MAX_OUTPUT_PORT_TYPE
sp[25] <= pl[25].DB_MAX_OUTPUT_PORT_TYPE
sp[26] <= pl[26].DB_MAX_OUTPUT_PORT_TYPE
sp[27] <= pl[27].DB_MAX_OUTPUT_PORT_TYPE
sp[28] <= pl[28].DB_MAX_OUTPUT_PORT_TYPE
sp[29] <= pl[29].DB_MAX_OUTPUT_PORT_TYPE
sp[30] <= pl[30].DB_MAX_OUTPUT_PORT_TYPE
sp[31] <= pl[31].DB_MAX_OUTPUT_PORT_TYPE
sp[32] <= pl[32].DB_MAX_OUTPUT_PORT_TYPE
sp[33] <= pl[33].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1a_plm:plm_matrix_a
ir[0] => WideNor89.IN0
ir[0] => WideNor120.IN0
ir[0] => WideNor192.IN0
ir[0] => WideNor197.IN0
ir[0] => WideNor198.IN0
ir[0] => WideNor206.IN0
ir[0] => WideNor214.IN0
ir[0] => WideNor216.IN0
ir[0] => WideNor48.IN0
ir[0] => WideNor79.IN0
ir[0] => WideNor87.IN0
ir[0] => WideNor113.IN0
ir[0] => WideNor161.IN0
ir[0] => WideNor199.IN0
ir[0] => WideNor207.IN0
ir[0] => WideNor200.IN0
ir[0] => WideNor67.IN0
ir[0] => WideNor131.IN0
ir[0] => WideNor191.IN0
ir[0] => WideNor139.IN0
ir[0] => WideNor3.IN0
ir[0] => WideNor14.IN0
ir[0] => WideNor34.IN0
ir[0] => WideNor41.IN0
ir[1] => WideNor34.IN1
ir[1] => WideNor89.IN1
ir[1] => WideNor192.IN1
ir[1] => WideNor199.IN1
ir[1] => WideNor76.IN0
ir[1] => WideNor85.IN0
ir[1] => WideNor96.IN0
ir[1] => WideNor118.IN0
ir[1] => WideNor196.IN0
ir[1] => WideNor198.IN1
ir[1] => WideNor24.IN0
ir[1] => WideNor191.IN1
ir[1] => WideNor3.IN1
ir[1] => WideNor14.IN1
ir[1] => WideNor41.IN1
ir[2] => WideNor89.IN2
ir[2] => WideNor131.IN1
ir[2] => WideNor158.IN0
ir[2] => WideNor191.IN2
ir[2] => WideNor197.IN1
ir[2] => WideNor199.IN2
ir[2] => WideNor212.IN0
ir[2] => WideNor214.IN1
ir[2] => WideNor216.IN1
ir[2] => WideNor71.IN0
ir[2] => WideNor83.IN0
ir[2] => WideNor88.IN0
ir[2] => WideNor91.IN0
ir[2] => WideNor174.IN0
ir[2] => WideNor207.IN1
ir[2] => WideNor200.IN1
ir[2] => WideNor24.IN1
ir[2] => WideNor192.IN2
ir[2] => WideNor3.IN2
ir[2] => WideNor14.IN2
ir[2] => WideNor34.IN2
ir[2] => WideNor41.IN2
ir[3] => WideNor2.IN0
ir[3] => WideNor6.IN0
ir[3] => WideNor9.IN0
ir[3] => WideNor14.IN3
ir[3] => WideNor16.IN0
ir[3] => WideNor17.IN0
ir[3] => WideNor18.IN0
ir[3] => WideNor20.IN0
ir[3] => WideNor24.IN2
ir[3] => WideNor31.IN0
ir[3] => WideNor32.IN0
ir[3] => WideNor34.IN3
ir[3] => WideNor36.IN0
ir[3] => WideNor44.IN0
ir[3] => WideNor54.IN0
ir[3] => WideNor61.IN0
ir[3] => WideNor63.IN0
ir[3] => WideNor72.IN0
ir[3] => WideNor80.IN0
ir[3] => WideNor89.IN3
ir[3] => WideNor105.IN0
ir[3] => WideNor116.IN0
ir[3] => WideNor150.IN0
ir[3] => WideNor152.IN0
ir[3] => WideNor172.IN0
ir[3] => WideNor179.IN0
ir[3] => WideNor190.IN0
ir[3] => WideNor191.IN3
ir[3] => WideNor192.IN3
ir[3] => WideNor198.IN2
ir[3] => WideNor199.IN3
ir[3] => WideNor223.IN0
ir[3] => WideNor235.IN0
ir[3] => WideNor237.IN0
ir[3] => WideNor238.IN0
ir[3] => WideNor124.IN0
ir[3] => WideNor225.IN0
ir[3] => WideNor103.IN0
ir[3] => WideNor125.IN0
ir[3] => WideNor146.IN0
ir[3] => WideNor137.IN0
ir[3] => WideNor92.IN0
ir[4] => WideNor1.IN0
ir[4] => WideNor9.IN1
ir[4] => WideNor14.IN4
ir[4] => WideNor16.IN1
ir[4] => WideNor18.IN1
ir[4] => WideNor20.IN1
ir[4] => WideNor21.IN0
ir[4] => WideNor29.IN0
ir[4] => WideNor32.IN1
ir[4] => WideNor34.IN4
ir[4] => WideNor44.IN1
ir[4] => WideNor54.IN1
ir[4] => WideNor63.IN1
ir[4] => WideNor72.IN1
ir[4] => WideNor80.IN1
ir[4] => WideNor89.IN4
ir[4] => WideNor103.IN1
ir[4] => WideNor105.IN1
ir[4] => WideNor116.IN1
ir[4] => WideNor137.IN1
ir[4] => WideNor150.IN1
ir[4] => WideNor172.IN1
ir[4] => WideNor179.IN1
ir[4] => WideNor190.IN1
ir[4] => WideNor191.IN4
ir[4] => WideNor192.IN4
ir[4] => WideNor198.IN3
ir[4] => WideNor199.IN4
ir[4] => WideNor225.IN1
ir[4] => WideNor237.IN1
ir[4] => WideNor129.IN0
ir[4] => WideNor162.IN0
ir[4] => WideNor125.IN1
ir[4] => WideNor238.IN1
ir[5] => WideNor1.IN1
ir[5] => WideNor2.IN1
ir[5] => WideNor9.IN2
ir[5] => WideNor14.IN5
ir[5] => WideNor18.IN2
ir[5] => WideNor20.IN2
ir[5] => WideNor29.IN1
ir[5] => WideNor32.IN2
ir[5] => WideNor34.IN5
ir[5] => WideNor36.IN1
ir[5] => WideNor54.IN2
ir[5] => WideNor63.IN2
ir[5] => WideNor72.IN2
ir[5] => WideNor80.IN2
ir[5] => WideNor89.IN5
ir[5] => WideNor105.IN2
ir[5] => WideNor116.IN2
ir[5] => WideNor120.IN1
ir[5] => WideNor125.IN2
ir[5] => WideNor137.IN2
ir[5] => WideNor150.IN2
ir[5] => WideNor172.IN2
ir[5] => WideNor179.IN2
ir[5] => WideNor190.IN2
ir[5] => WideNor191.IN5
ir[5] => WideNor192.IN5
ir[5] => WideNor197.IN2
ir[5] => WideNor198.IN4
ir[5] => WideNor199.IN5
ir[5] => WideNor200.IN2
ir[5] => WideNor214.IN2
ir[5] => WideNor225.IN2
ir[5] => WideNor238.IN2
ir[5] => WideNor129.IN1
ir[5] => WideNor194.IN0
ir[5] => WideNor217.IN0
ir[5] => WideNor98.IN0
ir[5] => WideNor103.IN2
ir[5] => WideNor237.IN2
ir[6] => WideNor33.IN0
ir[6] => WideNor34.IN6
ir[6] => WideNor64.IN0
ir[6] => WideNor68.IN0
ir[6] => WideNor78.IN0
ir[6] => WideNor89.IN6
ir[6] => WideNor101.IN0
ir[6] => WideNor137.IN3
ir[6] => WideNor165.IN0
ir[6] => WideNor189.IN0
ir[6] => WideNor191.IN6
ir[6] => WideNor192.IN6
ir[6] => WideNor194.IN1
ir[6] => WideNor197.IN3
ir[6] => WideNor198.IN5
ir[6] => WideNor199.IN6
ir[6] => WideNor200.IN3
ir[6] => WideNor207.IN2
ir[6] => WideNor208.IN0
ir[6] => WideNor214.IN3
ir[6] => WideNor104.IN0
ir[6] => WideNor213.IN0
ir[6] => WideNor233.IN0
ir[6] => WideNor240.IN0
ir[6] => WideNor190.IN3
ir[6] => WideNor46.IN0
ir[6] => WideNor105.IN3
ir[6] => WideNor138.IN0
ir[6] => WideNor140.IN0
ir[6] => WideNor144.IN0
ir[6] => WideNor58.IN0
ir[6] => WideNor62.IN0
ir[6] => WideNor136.IN0
ir[6] => WideNor57.IN0
ir[6] => WideNor112.IN0
ir[6] => WideNor203.IN0
ir[6] => WideNor9.IN3
ir[6] => WideNor18.IN3
ir[6] => WideNor7.IN0
ir[6] => WideNor0.IN0
ir[7] => WideNor18.IN4
ir[7] => WideNor34.IN7
ir[7] => WideNor57.IN1
ir[7] => WideNor67.IN1
ir[7] => WideNor89.IN7
ir[7] => WideNor94.IN0
ir[7] => WideNor101.IN1
ir[7] => WideNor131.IN2
ir[7] => WideNor137.IN4
ir[7] => WideNor139.IN1
ir[7] => WideNor144.IN1
ir[7] => WideNor177.IN0
ir[7] => WideNor189.IN1
ir[7] => WideNor191.IN7
ir[7] => WideNor192.IN7
ir[7] => WideNor198.IN6
ir[7] => WideNor199.IN7
ir[7] => WideNor203.IN1
ir[7] => WideNor206.IN1
ir[7] => WideNor207.IN3
ir[7] => WideNor208.IN1
ir[7] => WideNor216.IN2
ir[7] => WideNor194.IN2
ir[7] => WideNor213.IN1
ir[7] => WideNor233.IN1
ir[7] => WideNor240.IN1
ir[7] => WideNor90.IN0
ir[7] => WideNor188.IN0
ir[7] => WideNor78.IN1
ir[7] => WideNor80.IN3
ir[7] => WideNor190.IN4
ir[7] => WideNor46.IN1
ir[7] => WideNor64.IN1
ir[7] => WideNor105.IN4
ir[7] => WideNor138.IN1
ir[7] => WideNor169.IN0
ir[7] => WideNor19.IN0
ir[7] => WideNor49.IN0
ir[7] => WideNor62.IN1
ir[7] => WideNor111.IN0
ir[7] => WideNor11.IN0
ir[7] => WideNor70.IN0
ir[7] => WideNor165.IN1
ir[7] => WideNor9.IN4
ir[7] => WideNor21.IN1
ir[7] => WideNor33.IN1
ir[7] => WideNor7.IN1
ir[7] => WideNor0.IN1
ir[8] => WideNor11.IN1
ir[8] => WideNor13.IN0
ir[8] => WideNor18.IN5
ir[8] => WideNor22.IN0
ir[8] => WideNor33.IN2
ir[8] => WideNor34.IN8
ir[8] => WideNor35.IN0
ir[8] => WideNor42.IN0
ir[8] => WideNor45.IN0
ir[8] => WideNor47.IN0
ir[8] => WideNor50.IN0
ir[8] => WideNor53.IN0
ir[8] => WideNor58.IN1
ir[8] => WideNor72.IN3
ir[8] => WideNor80.IN4
ir[8] => WideNor89.IN8
ir[8] => WideNor101.IN2
ir[8] => WideNor137.IN5
ir[8] => WideNor142.IN0
ir[8] => WideNor144.IN2
ir[8] => WideNor160.IN0
ir[8] => WideNor169.IN1
ir[8] => WideNor190.IN5
ir[8] => WideNor191.IN8
ir[8] => WideNor192.IN8
ir[8] => WideNor194.IN3
ir[8] => WideNor198.IN7
ir[8] => WideNor199.IN8
ir[8] => WideNor203.IN2
ir[8] => WideNor216.IN3
ir[8] => WideNor227.IN0
ir[8] => WideNor233.IN2
ir[8] => WideNor110.IN0
ir[8] => WideNor189.IN2
ir[8] => WideNor208.IN2
ir[8] => WideNor240.IN2
ir[8] => WideNor100.IN0
ir[8] => WideNor193.IN0
ir[8] => WideNor54.IN3
ir[8] => WideNor46.IN2
ir[8] => WideNor105.IN5
ir[8] => WideNor138.IN2
ir[8] => WideNor19.IN1
ir[8] => WideNor62.IN2
ir[8] => WideNor68.IN1
ir[8] => WideNor57.IN2
ir[8] => WideNor70.IN1
ir[8] => WideNor93.IN0
ir[8] => WideNor165.IN2
ir[8] => WideNor112.IN1
ir[8] => WideNor177.IN1
ir[8] => WideNor4.IN0
ir[8] => WideNor8.IN0
ir[8] => WideNor9.IN5
ir[8] => WideNor15.IN0
ir[8] => WideNor27.IN0
ir[8] => WideNor28.IN0
ir[8] => WideNor30.IN0
ir[8] => WideNor38.IN0
ir[8] => WideNor39.IN0
ir[8] => WideNor43.IN0
ir[8] => WideNor128.IN0
ir[8] => WideNor7.IN2
ir[8] => WideNor0.IN2
ir[9] => WideNor4.IN1
ir[9] => WideNor9.IN6
ir[9] => WideNor13.IN1
ir[9] => WideNor15.IN1
ir[9] => WideNor18.IN6
ir[9] => WideNor19.IN2
ir[9] => WideNor20.IN3
ir[9] => WideNor22.IN1
ir[9] => WideNor26.IN0
ir[9] => WideNor34.IN9
ir[9] => WideNor38.IN1
ir[9] => WideNor39.IN1
ir[9] => WideNor42.IN1
ir[9] => WideNor54.IN4
ir[9] => WideNor72.IN4
ir[9] => WideNor80.IN5
ir[9] => WideNor81.IN0
ir[9] => WideNor89.IN9
ir[9] => WideNor105.IN6
ir[9] => WideNor116.IN3
ir[9] => WideNor123.IN0
ir[9] => WideNor128.IN1
ir[9] => WideNor132.IN0
ir[9] => WideNor137.IN6
ir[9] => WideNor150.IN3
ir[9] => WideNor172.IN3
ir[9] => WideNor179.IN3
ir[9] => WideNor187.IN0
ir[9] => WideNor189.IN3
ir[9] => WideNor190.IN6
ir[9] => WideNor191.IN9
ir[9] => WideNor192.IN9
ir[9] => WideNor194.IN4
ir[9] => WideNor198.IN8
ir[9] => WideNor199.IN9
ir[9] => WideNor202.IN0
ir[9] => WideNor203.IN3
ir[9] => WideNor208.IN3
ir[9] => WideNor222.IN0
ir[9] => WideNor224.IN0
ir[9] => WideNor227.IN1
ir[9] => WideNor228.IN0
ir[9] => WideNor229.IN0
ir[9] => WideNor233.IN3
ir[9] => WideNor234.IN0
ir[9] => WideNor240.IN3
ir[9] => WideNor243.IN0
ir[9] => WideNor226.IN0
ir[9] => WideNor242.IN0
ir[9] => WideNor127.IN0
ir[9] => WideNor153.IN0
ir[9] => WideNor182.IN0
ir[9] => WideNor205.IN0
ir[9] => WideNor63.IN3
ir[9] => WideNor138.IN3
ir[9] => WideNor144.IN3
ir[9] => WideNor169.IN2
ir[9] => WideNor176.IN0
ir[9] => WideNor57.IN3
ir[9] => WideNor165.IN3
ir[9] => WideNor101.IN3
ir[9] => WideNor177.IN2
ir[9] => WideNor5.IN0
ir[9] => WideNor27.IN1
ir[9] => WideNor28.IN1
ir[9] => WideNor30.IN1
ir[9] => WideNor43.IN1
ir[9] => WideNor45.IN1
ir[9] => WideNor50.IN1
ir[9] => WideNor53.IN1
ir[9] => WideNor195.IN0
ir[9] => WideNor33.IN3
ir[9] => WideNor73.IN0
ir[9] => WideNor7.IN3
ir[10] => WideNor7.IN4
ir[10] => WideNor9.IN7
ir[10] => WideNor13.IN2
ir[10] => WideNor15.IN2
ir[10] => WideNor18.IN7
ir[10] => WideNor20.IN4
ir[10] => WideNor22.IN2
ir[10] => WideNor26.IN1
ir[10] => WideNor28.IN2
ir[10] => WideNor30.IN2
ir[10] => WideNor34.IN10
ir[10] => WideNor53.IN2
ir[10] => WideNor63.IN4
ir[10] => WideNor80.IN6
ir[10] => WideNor81.IN1
ir[10] => WideNor89.IN10
ir[10] => WideNor116.IN4
ir[10] => WideNor123.IN1
ir[10] => WideNor127.IN1
ir[10] => WideNor128.IN2
ir[10] => WideNor132.IN1
ir[10] => WideNor137.IN7
ir[10] => WideNor150.IN4
ir[10] => WideNor155.IN0
ir[10] => WideNor172.IN4
ir[10] => WideNor179.IN4
ir[10] => WideNor190.IN7
ir[10] => WideNor191.IN10
ir[10] => WideNor192.IN10
ir[10] => WideNor194.IN5
ir[10] => WideNor198.IN9
ir[10] => WideNor199.IN10
ir[10] => WideNor203.IN4
ir[10] => WideNor205.IN1
ir[10] => WideNor222.IN1
ir[10] => WideNor228.IN1
ir[10] => WideNor233.IN4
ir[10] => WideNor242.IN1
ir[10] => WideNor243.IN1
ir[10] => WideNor154.IN0
ir[10] => WideNor189.IN4
ir[10] => WideNor208.IN4
ir[10] => WideNor215.IN0
ir[10] => WideNor227.IN2
ir[10] => WideNor240.IN4
ir[10] => WideNor202.IN1
ir[10] => WideNor54.IN5
ir[10] => WideNor153.IN1
ir[10] => WideNor234.IN1
ir[10] => WideNor46.IN3
ir[10] => WideNor72.IN5
ir[10] => WideNor105.IN7
ir[10] => WideNor58.IN2
ir[10] => WideNor62.IN3
ir[10] => WideNor68.IN2
ir[10] => WideNor11.IN2
ir[10] => WideNor142.IN1
ir[10] => WideNor112.IN2
ir[10] => WideNor4.IN2
ir[10] => WideNor8.IN1
ir[10] => WideNor27.IN2
ir[10] => WideNor35.IN1
ir[10] => WideNor38.IN2
ir[10] => WideNor39.IN2
ir[10] => WideNor42.IN2
ir[10] => WideNor43.IN2
ir[10] => WideNor47.IN1
ir[10] => WideNor50.IN2
ir[10] => WideNor187.IN1
ir[10] => WideNor73.IN1
ir[11] => WideNor18.IN8
ir[11] => WideNor27.IN3
ir[11] => WideNor34.IN11
ir[11] => WideNor49.IN1
ir[11] => WideNor59.IN0
ir[11] => WideNor67.IN2
ir[11] => WideNor78.IN2
ir[11] => WideNor80.IN7
ir[11] => WideNor81.IN2
ir[11] => WideNor89.IN11
ir[11] => WideNor120.IN2
ir[11] => WideNor123.IN2
ir[11] => WideNor128.IN3
ir[11] => WideNor131.IN3
ir[11] => WideNor137.IN8
ir[11] => WideNor139.IN2
ir[11] => WideNor150.IN5
ir[11] => WideNor153.IN2
ir[11] => WideNor172.IN5
ir[11] => WideNor179.IN5
ir[11] => WideNor187.IN2
ir[11] => WideNor190.IN8
ir[11] => WideNor191.IN11
ir[11] => WideNor192.IN11
ir[11] => WideNor194.IN6
ir[11] => WideNor195.IN1
ir[11] => WideNor197.IN4
ir[11] => WideNor198.IN10
ir[11] => WideNor199.IN11
ir[11] => WideNor200.IN4
ir[11] => WideNor203.IN5
ir[11] => WideNor205.IN2
ir[11] => WideNor206.IN2
ir[11] => WideNor207.IN4
ir[11] => WideNor213.IN2
ir[11] => WideNor214.IN4
ir[11] => WideNor217.IN1
ir[11] => WideNor233.IN5
ir[11] => WideNor234.IN2
ir[11] => WideNor154.IN1
ir[11] => WideNor189.IN5
ir[11] => WideNor208.IN5
ir[11] => WideNor227.IN3
ir[11] => WideNor240.IN5
ir[11] => WideNor242.IN2
ir[11] => WideNor243.IN2
ir[11] => WideNor155.IN1
ir[11] => WideNor54.IN6
ir[11] => WideNor127.IN2
ir[11] => WideNor228.IN2
ir[11] => WideNor63.IN5
ir[11] => WideNor72.IN6
ir[11] => WideNor105.IN8
ir[11] => WideNor116.IN5
ir[11] => WideNor222.IN2
ir[11] => WideNor22.IN3
ir[11] => WideNor20.IN5
ir[11] => WideNor26.IN2
ir[11] => WideNor73.IN2
ir[11] => WideNor7.IN5
ir[12] => WideNor7.IN6
ir[12] => WideNor18.IN9
ir[12] => WideNor20.IN6
ir[12] => WideNor22.IN4
ir[12] => WideNor26.IN3
ir[12] => WideNor31.IN1
ir[12] => WideNor33.IN4
ir[12] => WideNor34.IN12
ir[12] => WideNor37.IN0
ir[12] => WideNor40.IN0
ir[12] => WideNor46.IN4
ir[12] => WideNor49.IN2
ir[12] => WideNor54.IN7
ir[12] => WideNor56.IN0
ir[12] => WideNor57.IN4
ir[12] => WideNor58.IN3
ir[12] => WideNor59.IN1
ir[12] => WideNor60.IN0
ir[12] => WideNor62.IN4
ir[12] => WideNor63.IN6
ir[12] => WideNor66.IN0
ir[12] => WideNor68.IN3
ir[12] => WideNor72.IN7
ir[12] => WideNor80.IN8
ir[12] => WideNor89.IN12
ir[12] => WideNor101.IN4
ir[12] => WideNor105.IN9
ir[12] => WideNor112.IN3
ir[12] => WideNor114.IN0
ir[12] => WideNor123.IN3
ir[12] => WideNor126.IN0
ir[12] => WideNor128.IN4
ir[12] => WideNor132.IN2
ir[12] => WideNor137.IN9
ir[12] => WideNor138.IN4
ir[12] => WideNor142.IN2
ir[12] => WideNor144.IN4
ir[12] => WideNor165.IN4
ir[12] => WideNor169.IN3
ir[12] => WideNor170.IN0
ir[12] => WideNor177.IN3
ir[12] => WideNor179.IN6
ir[12] => WideNor187.IN3
ir[12] => WideNor189.IN6
ir[12] => WideNor191.IN12
ir[12] => WideNor192.IN12
ir[12] => WideNor194.IN7
ir[12] => WideNor195.IN2
ir[12] => WideNor198.IN11
ir[12] => WideNor199.IN12
ir[12] => WideNor203.IN6
ir[12] => WideNor208.IN6
ir[12] => WideNor222.IN3
ir[12] => WideNor227.IN4
ir[12] => WideNor233.IN6
ir[12] => WideNor240.IN6
ir[12] => WideNor242.IN3
ir[12] => WideNor245.IN0
ir[12] => WideNor243.IN3
ir[12] => WideNor247.IN0
ir[12] => WideNor172.IN6
ir[12] => WideNor116.IN6
ir[12] => WideNor134.IN0
ir[12] => WideNor164.IN0
ir[12] => WideNor29.IN2
ir[12] => WideNor36.IN2
ir[12] => WideNor44.IN2
ir[12] => WideNor61.IN1
ir[12] => WideNor69.IN0
ir[12] => WideNor10.IN0
ir[12] => WideNor73.IN3
ir[13] => WideNor1.IN2
ir[13] => WideNor2.IN2
ir[13] => WideNor6.IN1
ir[13] => WideNor7.IN7
ir[13] => WideNor12.IN0
ir[13] => WideNor16.IN2
ir[13] => WideNor18.IN10
ir[13] => WideNor20.IN7
ir[13] => WideNor22.IN5
ir[13] => WideNor26.IN4
ir[13] => WideNor29.IN3
ir[13] => WideNor31.IN2
ir[13] => WideNor33.IN5
ir[13] => WideNor34.IN13
ir[13] => WideNor36.IN3
ir[13] => WideNor37.IN1
ir[13] => WideNor44.IN3
ir[13] => WideNor46.IN5
ir[13] => WideNor49.IN3
ir[13] => WideNor54.IN8
ir[13] => WideNor56.IN1
ir[13] => WideNor57.IN5
ir[13] => WideNor58.IN4
ir[13] => WideNor59.IN2
ir[13] => WideNor61.IN2
ir[13] => WideNor62.IN5
ir[13] => WideNor63.IN7
ir[13] => WideNor66.IN1
ir[13] => WideNor68.IN4
ir[13] => WideNor69.IN1
ir[13] => WideNor72.IN8
ir[13] => WideNor75.IN0
ir[13] => WideNor80.IN9
ir[13] => WideNor89.IN13
ir[13] => WideNor95.IN0
ir[13] => WideNor101.IN5
ir[13] => WideNor105.IN10
ir[13] => WideNor112.IN4
ir[13] => WideNor114.IN1
ir[13] => WideNor123.IN4
ir[13] => WideNor126.IN1
ir[13] => WideNor128.IN5
ir[13] => WideNor132.IN3
ir[13] => WideNor134.IN1
ir[13] => WideNor137.IN10
ir[13] => WideNor138.IN5
ir[13] => WideNor142.IN3
ir[13] => WideNor144.IN5
ir[13] => WideNor159.IN0
ir[13] => WideNor165.IN5
ir[13] => WideNor166.IN0
ir[13] => WideNor167.IN0
ir[13] => WideNor168.IN0
ir[13] => WideNor169.IN4
ir[13] => WideNor172.IN7
ir[13] => WideNor177.IN4
ir[13] => WideNor187.IN4
ir[13] => WideNor189.IN7
ir[13] => WideNor191.IN13
ir[13] => WideNor192.IN13
ir[13] => WideNor194.IN8
ir[13] => WideNor195.IN3
ir[13] => WideNor198.IN12
ir[13] => WideNor199.IN13
ir[13] => WideNor203.IN7
ir[13] => WideNor208.IN7
ir[13] => WideNor222.IN4
ir[13] => WideNor227.IN5
ir[13] => WideNor233.IN7
ir[13] => WideNor239.IN0
ir[13] => WideNor240.IN7
ir[13] => WideNor242.IN4
ir[13] => WideNor247.IN1
ir[13] => WideNor243.IN4
ir[13] => WideNor246.IN0
ir[13] => WideNor150.IN6
ir[13] => WideNor116.IN7
ir[13] => WideNor164.IN1
ir[13] => WideNor170.IN1
ir[13] => WideNor149.IN0
ir[13] => WideNor178.IN0
ir[13] => WideNor109.IN0
ir[13] => WideNor55.IN0
ir[13] => WideNor10.IN1
ir[13] => WideNor40.IN1
ir[13] => WideNor60.IN1
ir[13] => WideNor73.IN4
ir[14] => WideNor1.IN3
ir[14] => WideNor2.IN3
ir[14] => WideNor6.IN2
ir[14] => WideNor7.IN8
ir[14] => WideNor12.IN1
ir[14] => WideNor16.IN3
ir[14] => WideNor18.IN11
ir[14] => WideNor20.IN8
ir[14] => WideNor22.IN6
ir[14] => WideNor26.IN5
ir[14] => WideNor29.IN4
ir[14] => WideNor31.IN3
ir[14] => WideNor33.IN6
ir[14] => WideNor34.IN14
ir[14] => WideNor36.IN4
ir[14] => WideNor40.IN2
ir[14] => WideNor44.IN4
ir[14] => WideNor46.IN6
ir[14] => WideNor49.IN4
ir[14] => WideNor54.IN9
ir[14] => WideNor55.IN1
ir[14] => WideNor56.IN2
ir[14] => WideNor57.IN6
ir[14] => WideNor58.IN5
ir[14] => WideNor59.IN3
ir[14] => WideNor61.IN3
ir[14] => WideNor63.IN8
ir[14] => WideNor66.IN2
ir[14] => WideNor68.IN5
ir[14] => WideNor69.IN2
ir[14] => WideNor72.IN9
ir[14] => WideNor75.IN1
ir[14] => WideNor80.IN10
ir[14] => WideNor89.IN14
ir[14] => WideNor101.IN6
ir[14] => WideNor105.IN11
ir[14] => WideNor109.IN1
ir[14] => WideNor112.IN5
ir[14] => WideNor123.IN5
ir[14] => WideNor126.IN2
ir[14] => WideNor128.IN6
ir[14] => WideNor132.IN4
ir[14] => WideNor134.IN2
ir[14] => WideNor137.IN11
ir[14] => WideNor138.IN6
ir[14] => WideNor142.IN4
ir[14] => WideNor144.IN6
ir[14] => WideNor150.IN7
ir[14] => WideNor165.IN6
ir[14] => WideNor167.IN1
ir[14] => WideNor169.IN5
ir[14] => WideNor177.IN5
ir[14] => WideNor187.IN5
ir[14] => WideNor189.IN8
ir[14] => WideNor191.IN14
ir[14] => WideNor192.IN14
ir[14] => WideNor194.IN9
ir[14] => WideNor195.IN4
ir[14] => WideNor198.IN13
ir[14] => WideNor199.IN14
ir[14] => WideNor203.IN8
ir[14] => WideNor208.IN8
ir[14] => WideNor222.IN5
ir[14] => WideNor227.IN6
ir[14] => WideNor233.IN8
ir[14] => WideNor240.IN8
ir[14] => WideNor242.IN5
ir[14] => WideNor246.IN1
ir[14] => WideNor243.IN5
ir[14] => WideNor245.IN1
ir[14] => WideNor179.IN7
ir[14] => WideNor116.IN8
ir[14] => WideNor166.IN1
ir[14] => WideNor95.IN1
ir[14] => WideNor159.IN1
ir[14] => WideNor10.IN2
ir[14] => WideNor37.IN2
ir[14] => WideNor60.IN2
ir[14] => WideNor73.IN5
ir[14] => WideNor239.IN1
ir[15] => WideNor4.IN3
ir[15] => WideNor8.IN2
ir[15] => WideNor18.IN12
ir[15] => WideNor20.IN9
ir[15] => WideNor27.IN4
ir[15] => WideNor28.IN3
ir[15] => WideNor34.IN15
ir[15] => WideNor35.IN2
ir[15] => WideNor39.IN3
ir[15] => WideNor46.IN7
ir[15] => WideNor47.IN2
ir[15] => WideNor50.IN3
ir[15] => WideNor60.IN3
ir[15] => WideNor73.IN6
ir[15] => WideNor80.IN11
ir[15] => WideNor82.IN0
ir[15] => WideNor89.IN15
ir[15] => WideNor105.IN12
ir[15] => WideNor115.IN0
ir[15] => WideNor116.IN9
ir[15] => WideNor128.IN7
ir[15] => WideNor134.IN3
ir[15] => WideNor137.IN12
ir[15] => WideNor189.IN9
ir[15] => WideNor190.IN9
ir[15] => WideNor191.IN15
ir[15] => WideNor192.IN15
ir[15] => WideNor194.IN10
ir[15] => WideNor198.IN14
ir[15] => WideNor199.IN15
ir[15] => WideNor202.IN2
ir[15] => WideNor203.IN9
ir[15] => WideNor215.IN1
ir[15] => WideNor233.IN9
ir[15] => WideNor243.IN6
ir[15] => WideNor208.IN9
ir[15] => WideNor86.IN0
ir[15] => WideNor211.IN0
ir[15] => WideNor54.IN10
ir[15] => WideNor19.IN3
ir[15] => WideNor24.IN3
ir[15] => WideNor62.IN6
ir[15] => WideNor68.IN6
ir[15] => WideNor145.IN0
ir[15] => WideNor167.IN2
ir[15] => WideNor22.IN7
ir[15] => WideNor15.IN3
ir[15] => WideNor30.IN3
ir[15] => WideNor38.IN3
ir[15] => WideNor42.IN3
ir[15] => WideNor43.IN3
ir[15] => WideNor45.IN2
ir[15] => WideNor26.IN6
ir[15] => WideNor123.IN6
ir[15] => WideNor55.IN2
ir[15] => WideNor168.IN1
ir[15] => WideNor23.IN0
mr[0] => WideNor1.IN4
mr[0] => WideNor7.IN9
mr[0] => WideNor9.IN8
mr[0] => WideNor12.IN2
mr[0] => WideNor13.IN3
mr[0] => WideNor14.IN6
mr[0] => WideNor16.IN4
mr[0] => WideNor18.IN13
mr[0] => WideNor19.IN4
mr[0] => WideNor20.IN10
mr[0] => WideNor22.IN8
mr[0] => WideNor23.IN1
mr[0] => WideNor24.IN4
mr[0] => WideNor26.IN7
mr[0] => WideNor29.IN5
mr[0] => WideNor34.IN16
mr[0] => WideNor36.IN5
mr[0] => WideNor44.IN5
mr[0] => WideNor51.IN0
mr[0] => WideNor54.IN11
mr[0] => WideNor63.IN9
mr[0] => WideNor65.IN0
mr[0] => WideNor66.IN3
mr[0] => WideNor69.IN3
mr[0] => WideNor72.IN10
mr[0] => WideNor73.IN7
mr[0] => WideNor77.IN0
mr[0] => WideNor78.IN3
mr[0] => WideNor79.IN1
mr[0] => WideNor80.IN12
mr[0] => WideNor81.IN3
mr[0] => WideNor82.IN1
mr[0] => WideNor84.IN0
mr[0] => WideNor85.IN1
mr[0] => WideNor86.IN1
mr[0] => WideNor89.IN16
mr[0] => WideNor91.IN1
mr[0] => WideNor98.IN1
mr[0] => WideNor99.IN0
mr[0] => WideNor103.IN3
mr[0] => WideNor105.IN13
mr[0] => WideNor106.IN0
mr[0] => WideNor116.IN10
mr[0] => WideNor122.IN0
mr[0] => WideNor123.IN7
mr[0] => WideNor124.IN1
mr[0] => WideNor125.IN3
mr[0] => WideNor126.IN3
mr[0] => WideNor127.IN3
mr[0] => WideNor128.IN8
mr[0] => WideNor129.IN2
mr[0] => WideNor131.IN4
mr[0] => WideNor133.IN0
mr[0] => WideNor135.IN0
mr[0] => WideNor137.IN13
mr[0] => WideNor143.IN0
mr[0] => WideNor145.IN1
mr[0] => WideNor148.IN0
mr[0] => WideNor150.IN8
mr[0] => WideNor151.IN0
mr[0] => WideNor153.IN3
mr[0] => WideNor154.IN2
mr[0] => WideNor156.IN0
mr[0] => WideNor159.IN2
mr[0] => WideNor160.IN1
mr[0] => WideNor162.IN1
mr[0] => WideNor163.IN0
mr[0] => WideNor172.IN8
mr[0] => WideNor173.IN0
mr[0] => WideNor175.IN0
mr[0] => WideNor176.IN1
mr[0] => WideNor178.IN1
mr[0] => WideNor179.IN8
mr[0] => WideNor183.IN0
mr[0] => WideNor184.IN0
mr[0] => WideNor187.IN6
mr[0] => WideNor189.IN10
mr[0] => WideNor190.IN10
mr[0] => WideNor191.IN16
mr[0] => WideNor192.IN16
mr[0] => WideNor194.IN11
mr[0] => WideNor195.IN5
mr[0] => WideNor198.IN15
mr[0] => WideNor199.IN16
mr[0] => WideNor200.IN5
mr[0] => WideNor202.IN3
mr[0] => WideNor203.IN10
mr[0] => WideNor204.IN0
mr[0] => WideNor205.IN3
mr[0] => WideNor206.IN3
mr[0] => WideNor208.IN10
mr[0] => WideNor214.IN5
mr[0] => WideNor219.IN0
mr[0] => WideNor222.IN6
mr[0] => WideNor225.IN3
mr[0] => WideNor227.IN7
mr[0] => WideNor228.IN3
mr[0] => WideNor229.IN1
mr[0] => WideNor233.IN10
mr[0] => WideNor234.IN3
mr[0] => WideNor237.IN3
mr[0] => WideNor238.IN3
mr[0] => WideNor239.IN2
mr[0] => WideNor240.IN9
mr[0] => WideNor241.IN0
mr[0] => WideNor242.IN6
mr[0] => WideNor243.IN7
mr[0] => WideNor245.IN2
mr[0] => WideNor246.IN2
mr[0] => WideNor247.IN2
mr[0] => WideNor108.IN0
mr[0] => WideNor130.IN0
mr[0] => WideNor158.IN1
mr[0] => WideNor171.IN0
mr[0] => WideNor209.IN0
mr[0] => WideNor212.IN1
mr[0] => WideNor215.IN2
mr[0] => WideNor216.IN4
mr[0] => WideNor220.IN0
mr[0] => WideNor230.IN0
mr[0] => WideNor232.IN0
mr[0] => WideNor102.IN0
mr[0] => WideNor107.IN0
mr[0] => WideNor121.IN0
mr[0] => WideNor186.IN0
mr[0] => WideNor211.IN1
mr[0] => WideNor217.IN2
mr[0] => WideNor147.IN0
mr[0] => WideNor152.IN1
mr[0] => WideNor207.IN5
mr[0] => WideNor32.IN3
mr[0] => WideNor59.IN4
mr[0] => WideNor182.IN1
mr[0] => WideNor201.IN0
mr[0] => WideNor224.IN1
mr[0] => WideNor235.IN1
mr[0] => WideNor244.IN0
mr[0] => WideNor64.IN2
mr[0] => WideNor140.IN1
mr[0] => WideNor141.IN0
mr[0] => WideNor146.IN1
mr[0] => WideNor181.IN0
mr[0] => WideNor49.IN5
mr[0] => WideNor62.IN7
mr[0] => WideNor68.IN7
mr[0] => WideNor74.IN0
mr[0] => WideNor94.IN1
mr[0] => WideNor97.IN0
mr[0] => WideNor111.IN1
mr[0] => WideNor136.IN1
mr[0] => WideNor70.IN2
mr[0] => WideNor92.IN1
mr[0] => WideNor93.IN1
mr[0] => WideNor67.IN3
mr[0] => WideNor117.IN0
mr[0] => WideNor120.IN3
mr[0] => WideNor25.IN0
mr[0] => WideNor52.IN0
mr[0] => WideNor61.IN4
mr[0] => WideNor139.IN3
mr[0] => WideNor3.IN3
mr[0] => WideNor75.IN2
mr[0] => WideNor231.IN0
mr[0] => WideNor21.IN2
mr[0] => WideNor132.IN5
mr[0] => WideNor0.IN3
mr[0] => WideNor6.IN3
mr[0] => WideNor31.IN4
mr[1] => WideNor4.IN4
mr[1] => WideNor5.IN1
mr[1] => WideNor8.IN3
mr[1] => WideNor13.IN4
mr[1] => WideNor15.IN4
mr[1] => WideNor17.IN1
mr[1] => WideNor19.IN5
mr[1] => WideNor21.IN3
mr[1] => WideNor27.IN5
mr[1] => WideNor28.IN4
mr[1] => WideNor30.IN4
mr[1] => WideNor35.IN3
mr[1] => WideNor38.IN4
mr[1] => WideNor39.IN4
mr[1] => WideNor42.IN4
mr[1] => WideNor43.IN4
mr[1] => WideNor45.IN3
mr[1] => WideNor47.IN3
mr[1] => WideNor50.IN4
mr[1] => WideNor53.IN3
mr[1] => WideNor67.IN4
mr[1] => WideNor74.IN1
mr[1] => WideNor77.IN1
mr[1] => WideNor78.IN4
mr[1] => WideNor81.IN4
mr[1] => WideNor86.IN2
mr[1] => WideNor90.IN1
mr[1] => WideNor92.IN2
mr[1] => WideNor100.IN1
mr[1] => WideNor104.IN1
mr[1] => WideNor106.IN1
mr[1] => WideNor107.IN1
mr[1] => WideNor108.IN1
mr[1] => WideNor110.IN1
mr[1] => WideNor120.IN4
mr[1] => WideNor124.IN2
mr[1] => WideNor127.IN4
mr[1] => WideNor130.IN1
mr[1] => WideNor131.IN5
mr[1] => WideNor139.IN4
mr[1] => WideNor141.IN1
mr[1] => WideNor152.IN2
mr[1] => WideNor153.IN4
mr[1] => WideNor154.IN3
mr[1] => WideNor155.IN2
mr[1] => WideNor156.IN1
mr[1] => WideNor158.IN2
mr[1] => WideNor160.IN2
mr[1] => WideNor163.IN1
mr[1] => WideNor175.IN1
mr[1] => WideNor176.IN2
mr[1] => WideNor182.IN2
mr[1] => WideNor183.IN1
mr[1] => WideNor188.IN1
mr[1] => WideNor193.IN1
mr[1] => WideNor197.IN5
mr[1] => WideNor200.IN6
mr[1] => WideNor201.IN1
mr[1] => WideNor202.IN4
mr[1] => WideNor204.IN1
mr[1] => WideNor205.IN4
mr[1] => WideNor206.IN4
mr[1] => WideNor207.IN6
mr[1] => WideNor209.IN1
mr[1] => WideNor210.IN0
mr[1] => WideNor211.IN2
mr[1] => WideNor212.IN2
mr[1] => WideNor213.IN3
mr[1] => WideNor214.IN6
mr[1] => WideNor215.IN3
mr[1] => WideNor216.IN5
mr[1] => WideNor217.IN3
mr[1] => WideNor218.IN0
mr[1] => WideNor223.IN1
mr[1] => WideNor224.IN2
mr[1] => WideNor226.IN1
mr[1] => WideNor228.IN4
mr[1] => WideNor229.IN2
mr[1] => WideNor234.IN4
mr[1] => WideNor241.IN1
mr[1] => WideNor244.IN1
mr[1] => WideNor48.IN1
mr[1] => WideNor79.IN2
mr[1] => WideNor84.IN1
mr[1] => WideNor87.IN1
mr[1] => WideNor113.IN1
mr[1] => WideNor129.IN3
mr[1] => WideNor148.IN1
mr[1] => WideNor161.IN1
mr[1] => WideNor171.IN1
mr[1] => WideNor180.IN0
mr[1] => WideNor189.IN11
mr[1] => WideNor194.IN12
mr[1] => WideNor199.IN17
mr[1] => WideNor208.IN11
mr[1] => WideNor220.IN1
mr[1] => WideNor230.IN1
mr[1] => WideNor232.IN1
mr[1] => WideNor246.IN3
mr[1] => WideNor247.IN3
mr[1] => WideNor76.IN1
mr[1] => WideNor85.IN2
mr[1] => WideNor96.IN1
mr[1] => WideNor102.IN1
mr[1] => WideNor118.IN1
mr[1] => WideNor121.IN1
mr[1] => WideNor122.IN1
mr[1] => WideNor133.IN1
mr[1] => WideNor143.IN1
mr[1] => WideNor186.IN1
mr[1] => WideNor196.IN1
mr[1] => WideNor198.IN16
mr[1] => WideNor71.IN1
mr[1] => WideNor83.IN1
mr[1] => WideNor88.IN1
mr[1] => WideNor91.IN2
mr[1] => WideNor99.IN1
mr[1] => WideNor147.IN1
mr[1] => WideNor151.IN1
mr[1] => WideNor174.IN1
mr[1] => WideNor32.IN4
mr[1] => WideNor54.IN12
mr[1] => WideNor59.IN5
mr[1] => WideNor80.IN13
mr[1] => WideNor98.IN2
mr[1] => WideNor150.IN9
mr[1] => WideNor162.IN2
mr[1] => WideNor172.IN9
mr[1] => WideNor190.IN11
mr[1] => WideNor219.IN1
mr[1] => WideNor225.IN4
mr[1] => WideNor235.IN2
mr[1] => WideNor46.IN8
mr[1] => WideNor51.IN1
mr[1] => WideNor64.IN3
mr[1] => WideNor103.IN4
mr[1] => WideNor105.IN14
mr[1] => WideNor116.IN11
mr[1] => WideNor125.IN4
mr[1] => WideNor135.IN1
mr[1] => WideNor138.IN7
mr[1] => WideNor144.IN7
mr[1] => WideNor146.IN2
mr[1] => WideNor157.IN0
mr[1] => WideNor169.IN6
mr[1] => WideNor173.IN1
mr[1] => WideNor181.IN1
mr[1] => WideNor237.IN4
mr[1] => WideNor238.IN4
mr[1] => WideNor24.IN5
mr[1] => WideNor49.IN6
mr[1] => WideNor58.IN6
mr[1] => WideNor62.IN8
mr[1] => WideNor68.IN8
mr[1] => WideNor94.IN2
mr[1] => WideNor97.IN1
mr[1] => WideNor136.IN2
mr[1] => WideNor137.IN14
mr[1] => WideNor11.IN3
mr[1] => WideNor57.IN7
mr[1] => WideNor70.IN3
mr[1] => WideNor82.IN2
mr[1] => WideNor145.IN2
mr[1] => WideNor165.IN7
mr[1] => WideNor142.IN5
mr[1] => WideNor89.IN17
mr[1] => WideNor101.IN7
mr[1] => WideNor112.IN6
mr[1] => WideNor117.IN1
mr[1] => WideNor119.IN0
mr[1] => WideNor134.IN4
mr[1] => WideNor164.IN2
mr[1] => WideNor166.IN2
mr[1] => WideNor167.IN3
mr[1] => WideNor170.IN2
mr[1] => WideNor177.IN6
mr[1] => WideNor191.IN17
mr[1] => WideNor192.IN17
mr[1] => WideNor203.IN11
mr[1] => WideNor25.IN1
mr[1] => WideNor29.IN6
mr[1] => WideNor36.IN6
mr[1] => WideNor44.IN6
mr[1] => WideNor52.IN1
mr[1] => WideNor56.IN3
mr[1] => WideNor61.IN5
mr[1] => WideNor66.IN4
mr[1] => WideNor69.IN4
mr[1] => WideNor95.IN2
mr[1] => WideNor114.IN2
mr[1] => WideNor126.IN4
mr[1] => WideNor149.IN1
mr[1] => WideNor159.IN3
mr[1] => WideNor178.IN2
mr[1] => WideNor22.IN9
mr[1] => WideNor3.IN4
mr[1] => WideNor14.IN7
mr[1] => WideNor109.IN2
mr[1] => WideNor26.IN8
mr[1] => WideNor75.IN3
mr[1] => WideNor123.IN8
mr[1] => WideNor128.IN9
mr[1] => WideNor187.IN7
mr[1] => WideNor195.IN6
mr[1] => WideNor55.IN3
mr[1] => WideNor168.IN2
mr[1] => WideNor10.IN3
mr[1] => WideNor23.IN2
mr[1] => WideNor33.IN7
mr[1] => WideNor37.IN3
mr[1] => WideNor40.IN3
mr[1] => WideNor60.IN4
mr[1] => WideNor7.IN10
mr[1] => WideNor132.IN6
mr[1] => WideNor236.IN0
mr[1] => WideNor0.IN4
mr[1] => WideNor41.IN3
mr[1] => WideNor1.IN5
mr[1] => WideNor2.IN4
mr[1] => WideNor6.IN4
mr[1] => WideNor12.IN3
mr[1] => WideNor16.IN5
mr[1] => WideNor185.IN0
mr[1] => WideNor31.IN5
mr[2] => WideNor1.IN6
mr[2] => WideNor2.IN5
mr[2] => WideNor6.IN5
mr[2] => WideNor12.IN4
mr[2] => WideNor16.IN6
mr[2] => WideNor19.IN6
mr[2] => WideNor21.IN4
mr[2] => WideNor24.IN6
mr[2] => WideNor31.IN6
mr[2] => WideNor32.IN5
mr[2] => WideNor48.IN2
mr[2] => WideNor56.IN4
mr[2] => WideNor61.IN6
mr[2] => WideNor66.IN5
mr[2] => WideNor67.IN5
mr[2] => WideNor69.IN5
mr[2] => WideNor77.IN2
mr[2] => WideNor78.IN5
mr[2] => WideNor81.IN5
mr[2] => WideNor88.IN2
mr[2] => WideNor90.IN2
mr[2] => WideNor95.IN3
mr[2] => WideNor96.IN2
mr[2] => WideNor97.IN2
mr[2] => WideNor98.IN3
mr[2] => WideNor99.IN2
mr[2] => WideNor100.IN2
mr[2] => WideNor104.IN2
mr[2] => WideNor106.IN2
mr[2] => WideNor114.IN3
mr[2] => WideNor115.IN1
mr[2] => WideNor120.IN5
mr[2] => WideNor121.IN2
mr[2] => WideNor124.IN3
mr[2] => WideNor127.IN5
mr[2] => WideNor133.IN2
mr[2] => WideNor139.IN5
mr[2] => WideNor141.IN2
mr[2] => WideNor146.IN3
mr[2] => WideNor148.IN2
mr[2] => WideNor149.IN2
mr[2] => WideNor151.IN2
mr[2] => WideNor153.IN5
mr[2] => WideNor154.IN4
mr[2] => WideNor155.IN3
mr[2] => WideNor162.IN3
mr[2] => WideNor163.IN2
mr[2] => WideNor183.IN2
mr[2] => WideNor185.IN1
mr[2] => WideNor188.IN2
mr[2] => WideNor193.IN2
mr[2] => WideNor197.IN6
mr[2] => WideNor200.IN7
mr[2] => WideNor201.IN2
mr[2] => WideNor205.IN5
mr[2] => WideNor209.IN2
mr[2] => WideNor211.IN3
mr[2] => WideNor214.IN7
mr[2] => WideNor215.IN4
mr[2] => WideNor216.IN6
mr[2] => WideNor217.IN4
mr[2] => WideNor219.IN2
mr[2] => WideNor220.IN2
mr[2] => WideNor221.IN0
mr[2] => WideNor225.IN5
mr[2] => WideNor228.IN5
mr[2] => WideNor234.IN5
mr[2] => WideNor235.IN3
mr[2] => WideNor244.IN2
mr[2] => WideNor79.IN3
mr[2] => WideNor84.IN2
mr[2] => WideNor110.IN2
mr[2] => WideNor130.IN2
mr[2] => WideNor158.IN3
mr[2] => WideNor180.IN1
mr[2] => WideNor184.IN1
mr[2] => WideNor189.IN12
mr[2] => WideNor194.IN13
mr[2] => WideNor199.IN18
mr[2] => WideNor208.IN12
mr[2] => WideNor210.IN1
mr[2] => WideNor212.IN3
mr[2] => WideNor218.IN1
mr[2] => WideNor227.IN8
mr[2] => WideNor230.IN2
mr[2] => WideNor232.IN2
mr[2] => WideNor233.IN11
mr[2] => WideNor240.IN10
mr[2] => WideNor241.IN2
mr[2] => WideNor242.IN7
mr[2] => WideNor243.IN8
mr[2] => WideNor245.IN3
mr[2] => WideNor246.IN4
mr[2] => WideNor247.IN4
mr[2] => WideNor85.IN3
mr[2] => WideNor107.IN2
mr[2] => WideNor122.IN2
mr[2] => WideNor143.IN2
mr[2] => WideNor160.IN3
mr[2] => WideNor175.IN2
mr[2] => WideNor186.IN2
mr[2] => WideNor198.IN17
mr[2] => WideNor91.IN3
mr[2] => WideNor152.IN3
mr[2] => WideNor54.IN13
mr[2] => WideNor59.IN6
mr[2] => WideNor80.IN14
mr[2] => WideNor150.IN10
mr[2] => WideNor156.IN2
mr[2] => WideNor172.IN10
mr[2] => WideNor179.IN9
mr[2] => WideNor190.IN12
mr[2] => WideNor204.IN2
mr[2] => WideNor46.IN9
mr[2] => WideNor51.IN2
mr[2] => WideNor63.IN10
mr[2] => WideNor64.IN4
mr[2] => WideNor72.IN11
mr[2] => WideNor105.IN15
mr[2] => WideNor116.IN12
mr[2] => WideNor135.IN2
mr[2] => WideNor138.IN8
mr[2] => WideNor140.IN2
mr[2] => WideNor144.IN8
mr[2] => WideNor157.IN1
mr[2] => WideNor169.IN7
mr[2] => WideNor173.IN2
mr[2] => WideNor49.IN7
mr[2] => WideNor58.IN7
mr[2] => WideNor62.IN9
mr[2] => WideNor68.IN9
mr[2] => WideNor74.IN2
mr[2] => WideNor94.IN3
mr[2] => WideNor111.IN2
mr[2] => WideNor136.IN3
mr[2] => WideNor137.IN15
mr[2] => WideNor11.IN4
mr[2] => WideNor57.IN8
mr[2] => WideNor70.IN4
mr[2] => WideNor82.IN3
mr[2] => WideNor92.IN3
mr[2] => WideNor93.IN2
mr[2] => WideNor145.IN3
mr[2] => WideNor165.IN8
mr[2] => WideNor142.IN6
mr[2] => WideNor65.IN1
mr[2] => WideNor89.IN18
mr[2] => WideNor101.IN8
mr[2] => WideNor112.IN7
mr[2] => WideNor117.IN2
mr[2] => WideNor119.IN1
mr[2] => WideNor134.IN5
mr[2] => WideNor164.IN3
mr[2] => WideNor166.IN3
mr[2] => WideNor167.IN4
mr[2] => WideNor170.IN3
mr[2] => WideNor177.IN7
mr[2] => WideNor191.IN18
mr[2] => WideNor192.IN18
mr[2] => WideNor203.IN12
mr[2] => WideNor222.IN7
mr[2] => WideNor25.IN2
mr[2] => WideNor22.IN10
mr[2] => WideNor3.IN5
mr[2] => WideNor4.IN5
mr[2] => WideNor8.IN4
mr[2] => WideNor9.IN9
mr[2] => WideNor13.IN5
mr[2] => WideNor14.IN8
mr[2] => WideNor15.IN5
mr[2] => WideNor27.IN6
mr[2] => WideNor28.IN5
mr[2] => WideNor30.IN5
mr[2] => WideNor35.IN4
mr[2] => WideNor38.IN5
mr[2] => WideNor39.IN5
mr[2] => WideNor42.IN5
mr[2] => WideNor43.IN5
mr[2] => WideNor45.IN4
mr[2] => WideNor47.IN4
mr[2] => WideNor50.IN5
mr[2] => WideNor53.IN4
mr[2] => WideNor109.IN3
mr[2] => WideNor18.IN14
mr[2] => WideNor20.IN11
mr[2] => WideNor26.IN9
mr[2] => WideNor75.IN4
mr[2] => WideNor123.IN9
mr[2] => WideNor128.IN10
mr[2] => WideNor187.IN8
mr[2] => WideNor195.IN7
mr[2] => WideNor231.IN1
mr[2] => WideNor55.IN4
mr[2] => WideNor168.IN3
mr[2] => WideNor10.IN4
mr[2] => WideNor23.IN3
mr[2] => WideNor33.IN8
mr[2] => WideNor37.IN4
mr[2] => WideNor40.IN4
mr[2] => WideNor60.IN5
mr[2] => WideNor73.IN8
mr[2] => WideNor239.IN3
mr[2] => WideNor7.IN11
mr[2] => WideNor132.IN7
mr[2] => WideNor34.IN17
mr[2] => WideNor236.IN1
mr[2] => WideNor0.IN5
mr[2] => WideNor41.IN4
mr[3] => WideNor4.IN6
mr[3] => WideNor8.IN5
mr[3] => WideNor10.IN5
mr[3] => WideNor12.IN5
mr[3] => WideNor13.IN6
mr[3] => WideNor15.IN6
mr[3] => WideNor17.IN2
mr[3] => WideNor25.IN3
mr[3] => WideNor27.IN7
mr[3] => WideNor28.IN6
mr[3] => WideNor30.IN6
mr[3] => WideNor31.IN7
mr[3] => WideNor35.IN5
mr[3] => WideNor37.IN5
mr[3] => WideNor38.IN6
mr[3] => WideNor39.IN6
mr[3] => WideNor40.IN5
mr[3] => WideNor42.IN6
mr[3] => WideNor43.IN6
mr[3] => WideNor45.IN5
mr[3] => WideNor47.IN5
mr[3] => WideNor49.IN8
mr[3] => WideNor50.IN6
mr[3] => WideNor51.IN3
mr[3] => WideNor52.IN2
mr[3] => WideNor53.IN5
mr[3] => WideNor55.IN5
mr[3] => WideNor57.IN9
mr[3] => WideNor58.IN8
mr[3] => WideNor59.IN7
mr[3] => WideNor60.IN6
mr[3] => WideNor61.IN7
mr[3] => WideNor62.IN10
mr[3] => WideNor68.IN10
mr[3] => WideNor69.IN6
mr[3] => WideNor71.IN2
mr[3] => WideNor74.IN3
mr[3] => WideNor75.IN5
mr[3] => WideNor76.IN2
mr[3] => WideNor77.IN3
mr[3] => WideNor84.IN3
mr[3] => WideNor92.IN4
mr[3] => WideNor93.IN3
mr[3] => WideNor95.IN4
mr[3] => WideNor97.IN3
mr[3] => WideNor99.IN3
mr[3] => WideNor101.IN9
mr[3] => WideNor107.IN3
mr[3] => WideNor108.IN2
mr[3] => WideNor109.IN4
mr[3] => WideNor110.IN3
mr[3] => WideNor111.IN3
mr[3] => WideNor112.IN8
mr[3] => WideNor113.IN2
mr[3] => WideNor114.IN4
mr[3] => WideNor121.IN3
mr[3] => WideNor124.IN4
mr[3] => WideNor130.IN3
mr[3] => WideNor132.IN8
mr[3] => WideNor134.IN6
mr[3] => WideNor138.IN9
mr[3] => WideNor140.IN3
mr[3] => WideNor141.IN3
mr[3] => WideNor142.IN7
mr[3] => WideNor143.IN3
mr[3] => WideNor144.IN9
mr[3] => WideNor146.IN4
mr[3] => WideNor148.IN3
mr[3] => WideNor149.IN3
mr[3] => WideNor151.IN3
mr[3] => WideNor152.IN4
mr[3] => WideNor158.IN4
mr[3] => WideNor160.IN4
mr[3] => WideNor163.IN3
mr[3] => WideNor164.IN4
mr[3] => WideNor165.IN9
mr[3] => WideNor166.IN4
mr[3] => WideNor167.IN5
mr[3] => WideNor168.IN4
mr[3] => WideNor169.IN8
mr[3] => WideNor170.IN4
mr[3] => WideNor171.IN2
mr[3] => WideNor177.IN8
mr[3] => WideNor181.IN2
mr[3] => WideNor201.IN3
mr[3] => WideNor209.IN3
mr[3] => WideNor212.IN4
mr[3] => WideNor219.IN3
mr[3] => WideNor223.IN2
mr[3] => WideNor232.IN3
mr[3] => WideNor235.IN4
mr[3] => WideNor241.IN3
mr[3] => WideNor48.IN3
mr[3] => WideNor79.IN4
mr[3] => WideNor104.IN3
mr[3] => WideNor106.IN3
mr[3] => WideNor129.IN4
mr[3] => WideNor154.IN5
mr[3] => WideNor180.IN2
mr[3] => WideNor183.IN3
mr[3] => WideNor184.IN2
mr[3] => WideNor189.IN13
mr[3] => WideNor194.IN14
mr[3] => WideNor199.IN19
mr[3] => WideNor206.IN5
mr[3] => WideNor208.IN13
mr[3] => WideNor210.IN2
mr[3] => WideNor213.IN4
mr[3] => WideNor214.IN8
mr[3] => WideNor215.IN5
mr[3] => WideNor216.IN7
mr[3] => WideNor218.IN2
mr[3] => WideNor220.IN3
mr[3] => WideNor226.IN2
mr[3] => WideNor227.IN9
mr[3] => WideNor230.IN3
mr[3] => WideNor233.IN12
mr[3] => WideNor240.IN11
mr[3] => WideNor242.IN8
mr[3] => WideNor243.IN9
mr[3] => WideNor245.IN4
mr[3] => WideNor246.IN5
mr[3] => WideNor247.IN5
mr[3] => WideNor85.IN4
mr[3] => WideNor86.IN3
mr[3] => WideNor90.IN3
mr[3] => WideNor96.IN3
mr[3] => WideNor102.IN2
mr[3] => WideNor122.IN3
mr[3] => WideNor133.IN3
mr[3] => WideNor155.IN4
mr[3] => WideNor175.IN3
mr[3] => WideNor186.IN3
mr[3] => WideNor188.IN3
mr[3] => WideNor198.IN18
mr[3] => WideNor202.IN5
mr[3] => WideNor211.IN4
mr[3] => WideNor217.IN5
mr[3] => WideNor88.IN3
mr[3] => WideNor91.IN4
mr[3] => WideNor100.IN3
mr[3] => WideNor147.IN2
mr[3] => WideNor193.IN3
mr[3] => WideNor207.IN7
mr[3] => WideNor32.IN6
mr[3] => WideNor54.IN14
mr[3] => WideNor78.IN6
mr[3] => WideNor80.IN15
mr[3] => WideNor81.IN6
mr[3] => WideNor98.IN4
mr[3] => WideNor127.IN6
mr[3] => WideNor150.IN11
mr[3] => WideNor153.IN6
mr[3] => WideNor162.IN4
mr[3] => WideNor172.IN11
mr[3] => WideNor179.IN10
mr[3] => WideNor182.IN3
mr[3] => WideNor190.IN13
mr[3] => WideNor200.IN8
mr[3] => WideNor205.IN6
mr[3] => WideNor224.IN3
mr[3] => WideNor225.IN6
mr[3] => WideNor228.IN6
mr[3] => WideNor229.IN3
mr[3] => WideNor234.IN6
mr[3] => WideNor244.IN3
mr[3] => WideNor63.IN11
mr[3] => WideNor64.IN5
mr[3] => WideNor72.IN12
mr[3] => WideNor103.IN5
mr[3] => WideNor105.IN16
mr[3] => WideNor116.IN13
mr[3] => WideNor125.IN5
mr[3] => WideNor135.IN3
mr[3] => WideNor157.IN2
mr[3] => WideNor173.IN3
mr[3] => WideNor237.IN5
mr[3] => WideNor238.IN5
mr[3] => WideNor19.IN7
mr[3] => WideNor24.IN7
mr[3] => WideNor94.IN4
mr[3] => WideNor136.IN4
mr[3] => WideNor137.IN16
mr[3] => WideNor70.IN5
mr[3] => WideNor82.IN4
mr[3] => WideNor145.IN4
mr[3] => WideNor65.IN2
mr[3] => WideNor67.IN6
mr[3] => WideNor89.IN19
mr[3] => WideNor117.IN3
mr[3] => WideNor119.IN2
mr[3] => WideNor120.IN6
mr[3] => WideNor131.IN6
mr[3] => WideNor191.IN19
mr[3] => WideNor192.IN19
mr[3] => WideNor197.IN7
mr[3] => WideNor203.IN13
mr[3] => WideNor222.IN8
mr[3] => WideNor29.IN7
mr[3] => WideNor36.IN7
mr[3] => WideNor44.IN7
mr[3] => WideNor126.IN5
mr[3] => WideNor139.IN6
mr[3] => WideNor159.IN4
mr[3] => WideNor178.IN3
mr[3] => WideNor22.IN11
mr[3] => WideNor5.IN2
mr[3] => WideNor9.IN10
mr[3] => WideNor14.IN9
mr[3] => WideNor18.IN15
mr[3] => WideNor20.IN12
mr[3] => WideNor26.IN10
mr[3] => WideNor123.IN10
mr[3] => WideNor128.IN11
mr[3] => WideNor187.IN9
mr[3] => WideNor195.IN8
mr[3] => WideNor21.IN5
mr[3] => WideNor23.IN4
mr[3] => WideNor73.IN9
mr[3] => WideNor239.IN4
mr[3] => WideNor7.IN12
mr[3] => WideNor34.IN18
mr[3] => WideNor1.IN7
mr[3] => WideNor2.IN6
mr[3] => WideNor16.IN7
mr[4] => WideNor3.IN6
mr[4] => WideNor4.IN7
mr[4] => WideNor5.IN3
mr[4] => WideNor8.IN6
mr[4] => WideNor13.IN7
mr[4] => WideNor21.IN6
mr[4] => WideNor39.IN7
mr[4] => WideNor48.IN4
mr[4] => WideNor51.IN4
mr[4] => WideNor64.IN6
mr[4] => WideNor70.IN6
mr[4] => WideNor76.IN3
mr[4] => WideNor78.IN7
mr[4] => WideNor79.IN5
mr[4] => WideNor84.IN4
mr[4] => WideNor85.IN5
mr[4] => WideNor86.IN4
mr[4] => WideNor88.IN4
mr[4] => WideNor91.IN5
mr[4] => WideNor93.IN4
mr[4] => WideNor94.IN5
mr[4] => WideNor96.IN4
mr[4] => WideNor97.IN4
mr[4] => WideNor98.IN5
mr[4] => WideNor99.IN4
mr[4] => WideNor102.IN3
mr[4] => WideNor106.IN4
mr[4] => WideNor108.IN3
mr[4] => WideNor109.IN5
mr[4] => WideNor111.IN4
mr[4] => WideNor113.IN3
mr[4] => WideNor118.IN2
mr[4] => WideNor119.IN3
mr[4] => WideNor130.IN4
mr[4] => WideNor131.IN7
mr[4] => WideNor133.IN4
mr[4] => WideNor134.IN7
mr[4] => WideNor136.IN5
mr[4] => WideNor140.IN4
mr[4] => WideNor141.IN4
mr[4] => WideNor143.IN4
mr[4] => WideNor147.IN3
mr[4] => WideNor148.IN4
mr[4] => WideNor155.IN5
mr[4] => WideNor162.IN5
mr[4] => WideNor163.IN4
mr[4] => WideNor167.IN6
mr[4] => WideNor171.IN3
mr[4] => WideNor180.IN3
mr[4] => WideNor183.IN4
mr[4] => WideNor197.IN8
mr[4] => WideNor200.IN9
mr[4] => WideNor202.IN6
mr[4] => WideNor206.IN6
mr[4] => WideNor207.IN8
mr[4] => WideNor213.IN5
mr[4] => WideNor214.IN9
mr[4] => WideNor216.IN8
mr[4] => WideNor218.IN3
mr[4] => WideNor226.IN3
mr[4] => WideNor230.IN4
mr[4] => WideNor231.IN2
mr[4] => WideNor241.IN4
mr[4] => WideNor87.IN2
mr[4] => WideNor104.IN4
mr[4] => WideNor110.IN4
mr[4] => WideNor129.IN5
mr[4] => WideNor154.IN6
mr[4] => WideNor158.IN5
mr[4] => WideNor184.IN3
mr[4] => WideNor189.IN14
mr[4] => WideNor194.IN15
mr[4] => WideNor199.IN20
mr[4] => WideNor208.IN14
mr[4] => WideNor209.IN4
mr[4] => WideNor210.IN3
mr[4] => WideNor212.IN5
mr[4] => WideNor220.IN4
mr[4] => WideNor227.IN10
mr[4] => WideNor232.IN4
mr[4] => WideNor233.IN13
mr[4] => WideNor240.IN12
mr[4] => WideNor242.IN9
mr[4] => WideNor243.IN10
mr[4] => WideNor245.IN5
mr[4] => WideNor246.IN6
mr[4] => WideNor247.IN6
mr[4] => WideNor90.IN4
mr[4] => WideNor107.IN4
mr[4] => WideNor121.IN4
mr[4] => WideNor122.IN4
mr[4] => WideNor160.IN5
mr[4] => WideNor186.IN4
mr[4] => WideNor196.IN2
mr[4] => WideNor198.IN19
mr[4] => WideNor223.IN3
mr[4] => WideNor83.IN2
mr[4] => WideNor100.IN4
mr[4] => WideNor124.IN5
mr[4] => WideNor151.IN4
mr[4] => WideNor17.IN3
mr[4] => WideNor32.IN7
mr[4] => WideNor54.IN15
mr[4] => WideNor59.IN8
mr[4] => WideNor80.IN16
mr[4] => WideNor81.IN7
mr[4] => WideNor127.IN7
mr[4] => WideNor150.IN12
mr[4] => WideNor153.IN7
mr[4] => WideNor156.IN3
mr[4] => WideNor172.IN12
mr[4] => WideNor179.IN11
mr[4] => WideNor182.IN4
mr[4] => WideNor190.IN14
mr[4] => WideNor201.IN4
mr[4] => WideNor204.IN3
mr[4] => WideNor205.IN7
mr[4] => WideNor219.IN4
mr[4] => WideNor224.IN4
mr[4] => WideNor225.IN7
mr[4] => WideNor228.IN7
mr[4] => WideNor229.IN4
mr[4] => WideNor234.IN7
mr[4] => WideNor235.IN5
mr[4] => WideNor244.IN4
mr[4] => WideNor46.IN10
mr[4] => WideNor63.IN12
mr[4] => WideNor72.IN13
mr[4] => WideNor103.IN6
mr[4] => WideNor105.IN17
mr[4] => WideNor116.IN14
mr[4] => WideNor125.IN6
mr[4] => WideNor135.IN4
mr[4] => WideNor138.IN10
mr[4] => WideNor144.IN10
mr[4] => WideNor146.IN5
mr[4] => WideNor157.IN3
mr[4] => WideNor169.IN9
mr[4] => WideNor173.IN4
mr[4] => WideNor176.IN3
mr[4] => WideNor181.IN3
mr[4] => WideNor237.IN6
mr[4] => WideNor238.IN6
mr[4] => WideNor19.IN8
mr[4] => WideNor49.IN9
mr[4] => WideNor58.IN9
mr[4] => WideNor62.IN11
mr[4] => WideNor68.IN11
mr[4] => WideNor74.IN4
mr[4] => WideNor77.IN4
mr[4] => WideNor137.IN17
mr[4] => WideNor11.IN5
mr[4] => WideNor57.IN10
mr[4] => WideNor92.IN5
mr[4] => WideNor165.IN10
mr[4] => WideNor142.IN8
mr[4] => WideNor65.IN3
mr[4] => WideNor89.IN20
mr[4] => WideNor101.IN10
mr[4] => WideNor112.IN9
mr[4] => WideNor177.IN9
mr[4] => WideNor191.IN20
mr[4] => WideNor192.IN20
mr[4] => WideNor203.IN14
mr[4] => WideNor222.IN9
mr[4] => WideNor25.IN4
mr[4] => WideNor29.IN8
mr[4] => WideNor36.IN8
mr[4] => WideNor44.IN8
mr[4] => WideNor52.IN3
mr[4] => WideNor56.IN5
mr[4] => WideNor61.IN8
mr[4] => WideNor66.IN6
mr[4] => WideNor69.IN7
mr[4] => WideNor95.IN5
mr[4] => WideNor114.IN5
mr[4] => WideNor126.IN6
mr[4] => WideNor149.IN4
mr[4] => WideNor159.IN5
mr[4] => WideNor178.IN4
mr[4] => WideNor22.IN12
mr[4] => WideNor9.IN11
mr[4] => WideNor14.IN10
mr[4] => WideNor18.IN16
mr[4] => WideNor20.IN13
mr[4] => WideNor26.IN11
mr[4] => WideNor75.IN6
mr[4] => WideNor123.IN11
mr[4] => WideNor128.IN12
mr[4] => WideNor187.IN10
mr[4] => WideNor195.IN9
mr[4] => WideNor33.IN9
mr[4] => WideNor73.IN10
mr[4] => WideNor239.IN5
mr[4] => WideNor7.IN13
mr[4] => WideNor132.IN9
mr[4] => WideNor34.IN19
mr[4] => WideNor2.IN7
mr[4] => WideNor6.IN6
mr[4] => WideNor12.IN6
mr[4] => WideNor16.IN8
mr[4] => WideNor185.IN2
mr[4] => WideNor31.IN8
mr[5] => WideNor3.IN7
mr[5] => WideNor4.IN8
mr[5] => WideNor5.IN4
mr[5] => WideNor8.IN7
mr[5] => WideNor13.IN8
mr[5] => WideNor15.IN7
mr[5] => WideNor17.IN4
mr[5] => WideNor21.IN7
mr[5] => WideNor27.IN8
mr[5] => WideNor28.IN7
mr[5] => WideNor30.IN7
mr[5] => WideNor35.IN6
mr[5] => WideNor38.IN7
mr[5] => WideNor39.IN8
mr[5] => WideNor42.IN7
mr[5] => WideNor43.IN7
mr[5] => WideNor45.IN6
mr[5] => WideNor47.IN6
mr[5] => WideNor48.IN5
mr[5] => WideNor50.IN7
mr[5] => WideNor53.IN6
mr[5] => WideNor67.IN7
mr[5] => WideNor76.IN4
mr[5] => WideNor78.IN8
mr[5] => WideNor86.IN5
mr[5] => WideNor87.IN3
mr[5] => WideNor88.IN5
mr[5] => WideNor91.IN6
mr[5] => WideNor92.IN6
mr[5] => WideNor96.IN5
mr[5] => WideNor99.IN5
mr[5] => WideNor108.IN4
mr[5] => WideNor110.IN5
mr[5] => WideNor119.IN4
mr[5] => WideNor120.IN7
mr[5] => WideNor121.IN5
mr[5] => WideNor124.IN6
mr[5] => WideNor131.IN8
mr[5] => WideNor139.IN7
mr[5] => WideNor143.IN5
mr[5] => WideNor151.IN5
mr[5] => WideNor152.IN5
mr[5] => WideNor155.IN6
mr[5] => WideNor158.IN6
mr[5] => WideNor160.IN6
mr[5] => WideNor171.IN4
mr[5] => WideNor176.IN4
mr[5] => WideNor184.IN4
mr[5] => WideNor186.IN5
mr[5] => WideNor188.IN4
mr[5] => WideNor193.IN4
mr[5] => WideNor197.IN9
mr[5] => WideNor200.IN10
mr[5] => WideNor202.IN7
mr[5] => WideNor204.IN4
mr[5] => WideNor206.IN7
mr[5] => WideNor207.IN9
mr[5] => WideNor209.IN5
mr[5] => WideNor210.IN4
mr[5] => WideNor211.IN5
mr[5] => WideNor212.IN6
mr[5] => WideNor213.IN6
mr[5] => WideNor214.IN10
mr[5] => WideNor215.IN6
mr[5] => WideNor216.IN9
mr[5] => WideNor217.IN6
mr[5] => WideNor218.IN4
mr[5] => WideNor223.IN4
mr[5] => WideNor226.IN4
mr[5] => WideNor229.IN5
mr[5] => WideNor241.IN5
mr[5] => WideNor244.IN5
mr[5] => WideNor84.IN5
mr[5] => WideNor106.IN5
mr[5] => WideNor129.IN6
mr[5] => WideNor130.IN5
mr[5] => WideNor148.IN5
mr[5] => WideNor154.IN7
mr[5] => WideNor161.IN2
mr[5] => WideNor180.IN4
mr[5] => WideNor183.IN5
mr[5] => WideNor189.IN15
mr[5] => WideNor194.IN16
mr[5] => WideNor199.IN21
mr[5] => WideNor208.IN15
mr[5] => WideNor220.IN5
mr[5] => WideNor227.IN11
mr[5] => WideNor232.IN5
mr[5] => WideNor233.IN14
mr[5] => WideNor240.IN13
mr[5] => WideNor242.IN10
mr[5] => WideNor243.IN11
mr[5] => WideNor245.IN6
mr[5] => WideNor246.IN7
mr[5] => WideNor247.IN7
mr[5] => WideNor102.IN4
mr[5] => WideNor107.IN5
mr[5] => WideNor118.IN3
mr[5] => WideNor122.IN5
mr[5] => WideNor133.IN5
mr[5] => WideNor163.IN5
mr[5] => WideNor175.IN4
mr[5] => WideNor198.IN20
mr[5] => WideNor147.IN4
mr[5] => WideNor174.IN2
mr[5] => WideNor32.IN8
mr[5] => WideNor54.IN16
mr[5] => WideNor59.IN9
mr[5] => WideNor80.IN17
mr[5] => WideNor81.IN8
mr[5] => WideNor98.IN6
mr[5] => WideNor127.IN8
mr[5] => WideNor150.IN13
mr[5] => WideNor153.IN8
mr[5] => WideNor156.IN4
mr[5] => WideNor162.IN6
mr[5] => WideNor172.IN13
mr[5] => WideNor179.IN12
mr[5] => WideNor182.IN5
mr[5] => WideNor190.IN15
mr[5] => WideNor201.IN5
mr[5] => WideNor205.IN8
mr[5] => WideNor219.IN5
mr[5] => WideNor224.IN5
mr[5] => WideNor225.IN8
mr[5] => WideNor228.IN8
mr[5] => WideNor234.IN8
mr[5] => WideNor235.IN6
mr[5] => WideNor46.IN11
mr[5] => WideNor51.IN5
mr[5] => WideNor63.IN13
mr[5] => WideNor64.IN7
mr[5] => WideNor72.IN14
mr[5] => WideNor103.IN7
mr[5] => WideNor105.IN18
mr[5] => WideNor116.IN15
mr[5] => WideNor125.IN7
mr[5] => WideNor135.IN5
mr[5] => WideNor138.IN11
mr[5] => WideNor140.IN5
mr[5] => WideNor141.IN5
mr[5] => WideNor144.IN11
mr[5] => WideNor146.IN6
mr[5] => WideNor157.IN4
mr[5] => WideNor169.IN10
mr[5] => WideNor173.IN5
mr[5] => WideNor181.IN4
mr[5] => WideNor237.IN7
mr[5] => WideNor238.IN7
mr[5] => WideNor19.IN9
mr[5] => WideNor24.IN8
mr[5] => WideNor49.IN10
mr[5] => WideNor58.IN10
mr[5] => WideNor62.IN12
mr[5] => WideNor68.IN12
mr[5] => WideNor74.IN5
mr[5] => WideNor77.IN5
mr[5] => WideNor94.IN6
mr[5] => WideNor97.IN5
mr[5] => WideNor111.IN5
mr[5] => WideNor115.IN2
mr[5] => WideNor136.IN6
mr[5] => WideNor137.IN18
mr[5] => WideNor221.IN1
mr[5] => WideNor11.IN6
mr[5] => WideNor57.IN11
mr[5] => WideNor70.IN7
mr[5] => WideNor82.IN5
mr[5] => WideNor93.IN5
mr[5] => WideNor145.IN5
mr[5] => WideNor165.IN11
mr[5] => WideNor142.IN9
mr[5] => WideNor65.IN4
mr[5] => WideNor89.IN21
mr[5] => WideNor101.IN11
mr[5] => WideNor112.IN10
mr[5] => WideNor117.IN4
mr[5] => WideNor134.IN8
mr[5] => WideNor164.IN5
mr[5] => WideNor166.IN5
mr[5] => WideNor167.IN7
mr[5] => WideNor170.IN5
mr[5] => WideNor177.IN10
mr[5] => WideNor191.IN21
mr[5] => WideNor192.IN21
mr[5] => WideNor203.IN15
mr[5] => WideNor222.IN10
mr[5] => WideNor25.IN5
mr[5] => WideNor29.IN9
mr[5] => WideNor36.IN9
mr[5] => WideNor44.IN9
mr[5] => WideNor52.IN4
mr[5] => WideNor56.IN6
mr[5] => WideNor61.IN9
mr[5] => WideNor66.IN7
mr[5] => WideNor69.IN8
mr[5] => WideNor95.IN6
mr[5] => WideNor114.IN6
mr[5] => WideNor126.IN7
mr[5] => WideNor149.IN5
mr[5] => WideNor159.IN6
mr[5] => WideNor178.IN5
mr[5] => WideNor22.IN13
mr[5] => WideNor9.IN12
mr[5] => WideNor14.IN11
mr[5] => WideNor109.IN6
mr[5] => WideNor18.IN17
mr[5] => WideNor20.IN14
mr[5] => WideNor26.IN12
mr[5] => WideNor75.IN7
mr[5] => WideNor123.IN12
mr[5] => WideNor128.IN13
mr[5] => WideNor187.IN11
mr[5] => WideNor195.IN10
mr[5] => WideNor55.IN6
mr[5] => WideNor168.IN5
mr[5] => WideNor10.IN6
mr[5] => WideNor23.IN5
mr[5] => WideNor33.IN10
mr[5] => WideNor37.IN6
mr[5] => WideNor40.IN6
mr[5] => WideNor60.IN7
mr[5] => WideNor73.IN11
mr[5] => WideNor239.IN6
mr[5] => WideNor7.IN14
mr[5] => WideNor132.IN10
mr[5] => WideNor34.IN20
mr[5] => WideNor236.IN2
mr[5] => WideNor0.IN6
mr[5] => WideNor41.IN5
mr[5] => WideNor1.IN8
mr[5] => WideNor2.IN8
mr[5] => WideNor6.IN7
mr[5] => WideNor12.IN7
mr[5] => WideNor16.IN9
mr[5] => WideNor185.IN3
mr[5] => WideNor31.IN9
mr[6] => WideNor0.IN7
mr[6] => WideNor1.IN9
mr[6] => WideNor2.IN9
mr[6] => WideNor4.IN9
mr[6] => WideNor6.IN8
mr[6] => WideNor8.IN8
mr[6] => WideNor10.IN7
mr[6] => WideNor11.IN7
mr[6] => WideNor12.IN8
mr[6] => WideNor13.IN9
mr[6] => WideNor15.IN8
mr[6] => WideNor16.IN10
mr[6] => WideNor19.IN10
mr[6] => WideNor23.IN6
mr[6] => WideNor24.IN9
mr[6] => WideNor25.IN6
mr[6] => WideNor27.IN9
mr[6] => WideNor28.IN8
mr[6] => WideNor29.IN10
mr[6] => WideNor30.IN8
mr[6] => WideNor31.IN10
mr[6] => WideNor33.IN11
mr[6] => WideNor35.IN7
mr[6] => WideNor36.IN10
mr[6] => WideNor37.IN7
mr[6] => WideNor38.IN8
mr[6] => WideNor39.IN9
mr[6] => WideNor40.IN7
mr[6] => WideNor41.IN6
mr[6] => WideNor42.IN8
mr[6] => WideNor43.IN8
mr[6] => WideNor44.IN10
mr[6] => WideNor45.IN7
mr[6] => WideNor46.IN12
mr[6] => WideNor47.IN7
mr[6] => WideNor48.IN6
mr[6] => WideNor49.IN11
mr[6] => WideNor50.IN8
mr[6] => WideNor51.IN6
mr[6] => WideNor52.IN5
mr[6] => WideNor53.IN7
mr[6] => WideNor56.IN7
mr[6] => WideNor57.IN12
mr[6] => WideNor58.IN11
mr[6] => WideNor59.IN10
mr[6] => WideNor60.IN8
mr[6] => WideNor61.IN10
mr[6] => WideNor62.IN13
mr[6] => WideNor66.IN8
mr[6] => WideNor68.IN13
mr[6] => WideNor69.IN9
mr[6] => WideNor71.IN3
mr[6] => WideNor75.IN8
mr[6] => WideNor76.IN5
mr[6] => WideNor79.IN6
mr[6] => WideNor81.IN9
mr[6] => WideNor82.IN6
mr[6] => WideNor83.IN3
mr[6] => WideNor85.IN6
mr[6] => WideNor87.IN4
mr[6] => WideNor88.IN6
mr[6] => WideNor91.IN7
mr[6] => WideNor92.IN7
mr[6] => WideNor95.IN7
mr[6] => WideNor96.IN6
mr[6] => WideNor101.IN12
mr[6] => WideNor103.IN8
mr[6] => WideNor108.IN5
mr[6] => WideNor109.IN7
mr[6] => WideNor112.IN11
mr[6] => WideNor113.IN4
mr[6] => WideNor114.IN7
mr[6] => WideNor115.IN3
mr[6] => WideNor118.IN4
mr[6] => WideNor125.IN8
mr[6] => WideNor126.IN8
mr[6] => WideNor127.IN9
mr[6] => WideNor129.IN7
mr[6] => WideNor132.IN11
mr[6] => WideNor134.IN9
mr[6] => WideNor138.IN12
mr[6] => WideNor142.IN10
mr[6] => WideNor144.IN12
mr[6] => WideNor145.IN6
mr[6] => WideNor146.IN7
mr[6] => WideNor149.IN6
mr[6] => WideNor152.IN6
mr[6] => WideNor153.IN9
mr[6] => WideNor154.IN8
mr[6] => WideNor157.IN5
mr[6] => WideNor159.IN7
mr[6] => WideNor160.IN7
mr[6] => WideNor161.IN3
mr[6] => WideNor164.IN6
mr[6] => WideNor165.IN12
mr[6] => WideNor166.IN6
mr[6] => WideNor167.IN8
mr[6] => WideNor169.IN11
mr[6] => WideNor170.IN6
mr[6] => WideNor174.IN3
mr[6] => WideNor177.IN11
mr[6] => WideNor178.IN6
mr[6] => WideNor181.IN5
mr[6] => WideNor182.IN6
mr[6] => WideNor185.IN4
mr[6] => WideNor196.IN3
mr[6] => WideNor201.IN6
mr[6] => WideNor205.IN9
mr[6] => WideNor219.IN6
mr[6] => WideNor221.IN2
mr[6] => WideNor224.IN6
mr[6] => WideNor225.IN9
mr[6] => WideNor228.IN9
mr[6] => WideNor232.IN6
mr[6] => WideNor234.IN9
mr[6] => WideNor235.IN7
mr[6] => WideNor236.IN3
mr[6] => WideNor237.IN8
mr[6] => WideNor238.IN8
mr[6] => WideNor241.IN6
mr[6] => WideNor84.IN6
mr[6] => WideNor106.IN6
mr[6] => WideNor148.IN6
mr[6] => WideNor158.IN7
mr[6] => WideNor171.IN5
mr[6] => WideNor180.IN5
mr[6] => WideNor183.IN6
mr[6] => WideNor184.IN5
mr[6] => WideNor206.IN8
mr[6] => WideNor209.IN6
mr[6] => WideNor210.IN5
mr[6] => WideNor212.IN7
mr[6] => WideNor213.IN7
mr[6] => WideNor214.IN11
mr[6] => WideNor215.IN7
mr[6] => WideNor216.IN10
mr[6] => WideNor218.IN5
mr[6] => WideNor220.IN6
mr[6] => WideNor226.IN5
mr[6] => WideNor227.IN12
mr[6] => WideNor230.IN5
mr[6] => WideNor233.IN15
mr[6] => WideNor240.IN14
mr[6] => WideNor242.IN11
mr[6] => WideNor243.IN12
mr[6] => WideNor245.IN7
mr[6] => WideNor86.IN6
mr[6] => WideNor102.IN5
mr[6] => WideNor107.IN6
mr[6] => WideNor121.IN6
mr[6] => WideNor133.IN6
mr[6] => WideNor143.IN6
mr[6] => WideNor155.IN7
mr[6] => WideNor163.IN6
mr[6] => WideNor175.IN5
mr[6] => WideNor186.IN6
mr[6] => WideNor188.IN5
mr[6] => WideNor202.IN8
mr[6] => WideNor211.IN6
mr[6] => WideNor217.IN7
mr[6] => WideNor223.IN5
mr[6] => WideNor99.IN6
mr[6] => WideNor124.IN7
mr[6] => WideNor147.IN5
mr[6] => WideNor151.IN6
mr[6] => WideNor193.IN5
mr[6] => WideNor207.IN10
mr[6] => WideNor17.IN5
mr[6] => WideNor32.IN9
mr[6] => WideNor78.IN9
mr[6] => WideNor156.IN5
mr[6] => WideNor179.IN13
mr[6] => WideNor200.IN11
mr[6] => WideNor204.IN5
mr[6] => WideNor229.IN6
mr[6] => WideNor244.IN6
mr[6] => WideNor63.IN14
mr[6] => WideNor72.IN15
mr[6] => WideNor141.IN6
mr[6] => WideNor176.IN5
mr[6] => WideNor74.IN6
mr[6] => WideNor77.IN6
mr[6] => WideNor97.IN6
mr[6] => WideNor65.IN5
mr[6] => WideNor67.IN8
mr[6] => WideNor117.IN5
mr[6] => WideNor119.IN5
mr[6] => WideNor120.IN8
mr[6] => WideNor131.IN9
mr[6] => WideNor197.IN10
mr[6] => WideNor222.IN11
mr[6] => WideNor139.IN8
mr[6] => WideNor3.IN8
mr[6] => WideNor5.IN5
mr[6] => WideNor9.IN13
mr[6] => WideNor18.IN18
mr[6] => WideNor20.IN15
mr[6] => WideNor231.IN3
mr[6] => WideNor21.IN8
mr[6] => WideNor73.IN12
mr[6] => WideNor239.IN7
mr[6] => WideNor34.IN21
mr[7] => WideNor30.IN9
mr[7] => WideNor43.IN9
mr[7] => WideNor45.IN8
mr[8] => WideNor8.IN9
mr[8] => WideNor38.IN9
mr[8] => WideNor39.IN10
mr[8] => WideNor47.IN8
mr[8] => WideNor4.IN10
mr[8] => WideNor27.IN10
mr[8] => WideNor35.IN8
mr[8] => WideNor42.IN9
mr[9] => WideNor8.IN10
mr[9] => WideNor27.IN11
mr[9] => WideNor28.IN9
mr[9] => WideNor30.IN10
mr[9] => WideNor207.IN11
mr[9] => WideNor67.IN9
mr[9] => WideNor139.IN9
mr[9] => WideNor5.IN6
mr[9] => WideNor50.IN9
mr[9] => WideNor53.IN8
mr[10] => WideNor8.IN11
mr[10] => WideNor15.IN9
mr[10] => WideNor23.IN7
mr[10] => WideNor35.IN9
mr[10] => WideNor39.IN11
mr[10] => WideNor46.IN13
mr[10] => WideNor4.IN11
mr[10] => WideNor13.IN10
mr[10] => WideNor27.IN12
mr[10] => WideNor47.IN9
mr[11] => WideNor120.IN9
mr[11] => WideNor206.IN9
mr[11] => WideNor214.IN12
mr[11] => WideNor216.IN11
mr[11] => WideNor17.IN6
mr[11] => WideNor197.IN11
mr[12] => WideNor1.IN10
mr[12] => WideNor2.IN10
mr[12] => WideNor6.IN9
mr[12] => WideNor12.IN9
mr[12] => WideNor16.IN11
mr[12] => WideNor56.IN8
mr[12] => WideNor59.IN11
mr[12] => WideNor65.IN6
mr[12] => WideNor183.IN7
mr[12] => WideNor221.IN3
mr[12] => WideNor106.IN7
mr[12] => WideNor189.IN16
mr[12] => WideNor194.IN17
mr[12] => WideNor199.IN22
mr[12] => WideNor208.IN16
mr[12] => WideNor227.IN13
mr[12] => WideNor233.IN16
mr[12] => WideNor240.IN15
mr[12] => WideNor242.IN12
mr[12] => WideNor243.IN13
mr[12] => WideNor245.IN8
mr[12] => WideNor246.IN8
mr[12] => WideNor247.IN8
mr[12] => WideNor198.IN21
mr[12] => WideNor54.IN17
mr[12] => WideNor80.IN18
mr[12] => WideNor150.IN14
mr[12] => WideNor172.IN14
mr[12] => WideNor179.IN14
mr[12] => WideNor190.IN16
mr[12] => WideNor63.IN15
mr[12] => WideNor72.IN16
mr[12] => WideNor105.IN19
mr[12] => WideNor116.IN16
mr[12] => WideNor24.IN10
mr[12] => WideNor49.IN12
mr[12] => WideNor62.IN14
mr[12] => WideNor68.IN14
mr[12] => WideNor137.IN19
mr[12] => WideNor89.IN22
mr[12] => WideNor191.IN22
mr[12] => WideNor192.IN22
mr[12] => WideNor203.IN16
mr[12] => WideNor222.IN12
mr[12] => WideNor52.IN6
mr[12] => WideNor66.IN9
mr[12] => WideNor9.IN14
mr[12] => WideNor14.IN12
mr[12] => WideNor26.IN13
mr[12] => WideNor123.IN13
mr[12] => WideNor128.IN14
mr[12] => WideNor187.IN12
mr[12] => WideNor195.IN11
mr[12] => WideNor73.IN13
mr[12] => WideNor239.IN8
mr[12] => WideNor7.IN15
mr[12] => WideNor34.IN22
mr[12] => WideNor31.IN11
mr[13] => WideNor1.IN11
mr[13] => WideNor2.IN11
mr[13] => WideNor6.IN10
mr[13] => WideNor7.IN16
mr[13] => WideNor9.IN15
mr[13] => WideNor12.IN10
mr[13] => WideNor14.IN13
mr[13] => WideNor16.IN12
mr[13] => WideNor18.IN19
mr[13] => WideNor20.IN16
mr[13] => WideNor22.IN14
mr[13] => WideNor26.IN14
mr[13] => WideNor31.IN12
mr[13] => WideNor34.IN23
mr[13] => WideNor54.IN18
mr[13] => WideNor56.IN9
mr[13] => WideNor59.IN12
mr[13] => WideNor63.IN16
mr[13] => WideNor65.IN7
mr[13] => WideNor66.IN10
mr[13] => WideNor72.IN17
mr[13] => WideNor73.IN14
mr[13] => WideNor80.IN19
mr[13] => WideNor89.IN23
mr[13] => WideNor102.IN6
mr[13] => WideNor105.IN20
mr[13] => WideNor116.IN17
mr[13] => WideNor122.IN6
mr[13] => WideNor123.IN14
mr[13] => WideNor128.IN15
mr[13] => WideNor137.IN20
mr[13] => WideNor150.IN15
mr[13] => WideNor172.IN15
mr[13] => WideNor179.IN15
mr[13] => WideNor185.IN5
mr[13] => WideNor187.IN13
mr[13] => WideNor189.IN17
mr[13] => WideNor190.IN17
mr[13] => WideNor191.IN23
mr[13] => WideNor192.IN23
mr[13] => WideNor194.IN18
mr[13] => WideNor195.IN12
mr[13] => WideNor198.IN22
mr[13] => WideNor199.IN23
mr[13] => WideNor203.IN17
mr[13] => WideNor208.IN17
mr[13] => WideNor222.IN13
mr[13] => WideNor227.IN14
mr[13] => WideNor233.IN17
mr[13] => WideNor239.IN9
mr[13] => WideNor240.IN16
mr[13] => WideNor242.IN13
mr[13] => WideNor243.IN14
mr[13] => WideNor245.IN9
mr[13] => WideNor246.IN9
mr[13] => WideNor247.IN9
mr[13] => WideNor147.IN6
mr[13] => WideNor135.IN6
mr[13] => WideNor173.IN6
mr[13] => WideNor49.IN13
mr[13] => WideNor25.IN7
mr[13] => WideNor114.IN8
mr[13] => WideNor126.IN9
mr[14] => WideNor7.IN17
mr[14] => WideNor9.IN16
mr[14] => WideNor10.IN8
mr[14] => WideNor14.IN14
mr[14] => WideNor18.IN20
mr[14] => WideNor20.IN17
mr[14] => WideNor22.IN15
mr[14] => WideNor26.IN15
mr[14] => WideNor34.IN24
mr[14] => WideNor37.IN8
mr[14] => WideNor40.IN8
mr[14] => WideNor54.IN19
mr[14] => WideNor56.IN10
mr[14] => WideNor60.IN9
mr[14] => WideNor63.IN17
mr[14] => WideNor65.IN8
mr[14] => WideNor72.IN18
mr[14] => WideNor73.IN15
mr[14] => WideNor74.IN7
mr[14] => WideNor75.IN9
mr[14] => WideNor80.IN20
mr[14] => WideNor89.IN24
mr[14] => WideNor105.IN21
mr[14] => WideNor116.IN18
mr[14] => WideNor123.IN15
mr[14] => WideNor128.IN16
mr[14] => WideNor135.IN7
mr[14] => WideNor137.IN21
mr[14] => WideNor139.IN10
mr[14] => WideNor150.IN16
mr[14] => WideNor166.IN7
mr[14] => WideNor172.IN16
mr[14] => WideNor179.IN16
mr[14] => WideNor181.IN6
mr[14] => WideNor187.IN14
mr[14] => WideNor189.IN18
mr[14] => WideNor190.IN18
mr[14] => WideNor191.IN24
mr[14] => WideNor192.IN24
mr[14] => WideNor194.IN19
mr[14] => WideNor195.IN13
mr[14] => WideNor198.IN23
mr[14] => WideNor199.IN24
mr[14] => WideNor203.IN18
mr[14] => WideNor208.IN18
mr[14] => WideNor222.IN14
mr[14] => WideNor227.IN15
mr[14] => WideNor233.IN18
mr[14] => WideNor239.IN10
mr[14] => WideNor240.IN17
mr[14] => WideNor242.IN14
mr[14] => WideNor243.IN15
mr[14] => WideNor245.IN10
mr[14] => WideNor246.IN10
mr[14] => WideNor247.IN10
mr[14] => WideNor107.IN7
mr[14] => WideNor122.IN7
mr[14] => WideNor59.IN13
mr[14] => WideNor46.IN14
mr[14] => WideNor138.IN13
mr[14] => WideNor144.IN13
mr[14] => WideNor169.IN12
mr[14] => WideNor173.IN7
mr[14] => WideNor49.IN14
mr[14] => WideNor58.IN12
mr[14] => WideNor62.IN15
mr[14] => WideNor68.IN15
mr[14] => WideNor11.IN8
mr[14] => WideNor57.IN13
mr[14] => WideNor165.IN13
mr[14] => WideNor142.IN11
mr[14] => WideNor67.IN10
mr[14] => WideNor101.IN13
mr[14] => WideNor177.IN12
mr[14] => WideNor25.IN8
mr[14] => WideNor33.IN12
mr[14] => WideNor132.IN12
mr[14] => WideNor1.IN12
mr[14] => WideNor2.IN12
mr[14] => WideNor6.IN11
mr[14] => WideNor12.IN11
mr[14] => WideNor16.IN13
sp[0] <= pl[0].DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= pl[1].DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= pl[2].DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= pl[3].DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= pl[4].DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= pl[5].DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= pl[6].DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= pl[7].DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= pl[8].DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= pl[9].DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= pl[10].DB_MAX_OUTPUT_PORT_TYPE
sp[11] <= pl[11].DB_MAX_OUTPUT_PORT_TYPE
sp[12] <= pl[12].DB_MAX_OUTPUT_PORT_TYPE
sp[13] <= pl[13].DB_MAX_OUTPUT_PORT_TYPE
sp[14] <= pl[14].DB_MAX_OUTPUT_PORT_TYPE
sp[15] <= pl[15].DB_MAX_OUTPUT_PORT_TYPE
sp[16] <= pl[16].DB_MAX_OUTPUT_PORT_TYPE
sp[17] <= pl[17].DB_MAX_OUTPUT_PORT_TYPE
sp[18] <= pl[18].DB_MAX_OUTPUT_PORT_TYPE
sp[19] <= pl[19].DB_MAX_OUTPUT_PORT_TYPE
sp[20] <= pl[20].DB_MAX_OUTPUT_PORT_TYPE
sp[21] <= pl[21].DB_MAX_OUTPUT_PORT_TYPE
sp[22] <= pl[22].DB_MAX_OUTPUT_PORT_TYPE
sp[23] <= pl[23].DB_MAX_OUTPUT_PORT_TYPE
sp[24] <= pl[24].DB_MAX_OUTPUT_PORT_TYPE
sp[25] <= pl[25].DB_MAX_OUTPUT_PORT_TYPE
sp[26] <= pl[26].DB_MAX_OUTPUT_PORT_TYPE
sp[27] <= pl[27].DB_MAX_OUTPUT_PORT_TYPE
sp[28] <= pl[28].DB_MAX_OUTPUT_PORT_TYPE
sp[29] <= pl[29].DB_MAX_OUTPUT_PORT_TYPE
sp[30] <= pl[30].DB_MAX_OUTPUT_PORT_TYPE
sp[31] <= pl[31].DB_MAX_OUTPUT_PORT_TYPE
sp[32] <= pl[32].DB_MAX_OUTPUT_PORT_TYPE
sp[33] <= pl[33].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1_reg_ff:vreg_ff
clk => gpr[13][0].CLK
clk => gpr[13][1].CLK
clk => gpr[13][2].CLK
clk => gpr[13][3].CLK
clk => gpr[13][4].CLK
clk => gpr[13][5].CLK
clk => gpr[13][6].CLK
clk => gpr[13][7].CLK
clk => gpr[13][8].CLK
clk => gpr[13][9].CLK
clk => gpr[13][10].CLK
clk => gpr[13][11].CLK
clk => gpr[13][12].CLK
clk => gpr[13][13].CLK
clk => gpr[13][14].CLK
clk => gpr[13][15].CLK
clk => gpr[12][0].CLK
clk => gpr[12][1].CLK
clk => gpr[12][2].CLK
clk => gpr[12][3].CLK
clk => gpr[12][4].CLK
clk => gpr[12][5].CLK
clk => gpr[12][6].CLK
clk => gpr[12][7].CLK
clk => gpr[12][8].CLK
clk => gpr[12][9].CLK
clk => gpr[12][10].CLK
clk => gpr[12][11].CLK
clk => gpr[12][12].CLK
clk => gpr[12][13].CLK
clk => gpr[12][14].CLK
clk => gpr[12][15].CLK
clk => gpr[11][0].CLK
clk => gpr[11][1].CLK
clk => gpr[11][2].CLK
clk => gpr[11][3].CLK
clk => gpr[11][4].CLK
clk => gpr[11][5].CLK
clk => gpr[11][6].CLK
clk => gpr[11][7].CLK
clk => gpr[11][8].CLK
clk => gpr[11][9].CLK
clk => gpr[11][10].CLK
clk => gpr[11][11].CLK
clk => gpr[11][12].CLK
clk => gpr[11][13].CLK
clk => gpr[11][14].CLK
clk => gpr[11][15].CLK
clk => gpr[10][0].CLK
clk => gpr[10][1].CLK
clk => gpr[10][2].CLK
clk => gpr[10][3].CLK
clk => gpr[10][4].CLK
clk => gpr[10][5].CLK
clk => gpr[10][6].CLK
clk => gpr[10][7].CLK
clk => gpr[10][8].CLK
clk => gpr[10][9].CLK
clk => gpr[10][10].CLK
clk => gpr[10][11].CLK
clk => gpr[10][12].CLK
clk => gpr[10][13].CLK
clk => gpr[10][14].CLK
clk => gpr[10][15].CLK
clk => gpr[9][0].CLK
clk => gpr[9][1].CLK
clk => gpr[9][2].CLK
clk => gpr[9][3].CLK
clk => gpr[9][4].CLK
clk => gpr[9][5].CLK
clk => gpr[9][6].CLK
clk => gpr[9][7].CLK
clk => gpr[9][8].CLK
clk => gpr[9][9].CLK
clk => gpr[9][10].CLK
clk => gpr[9][11].CLK
clk => gpr[9][12].CLK
clk => gpr[9][13].CLK
clk => gpr[9][14].CLK
clk => gpr[9][15].CLK
clk => gpr[8][0].CLK
clk => gpr[8][1].CLK
clk => gpr[8][2].CLK
clk => gpr[8][3].CLK
clk => gpr[8][4].CLK
clk => gpr[8][5].CLK
clk => gpr[8][6].CLK
clk => gpr[8][7].CLK
clk => gpr[8][8].CLK
clk => gpr[8][9].CLK
clk => gpr[8][10].CLK
clk => gpr[8][11].CLK
clk => gpr[8][12].CLK
clk => gpr[8][13].CLK
clk => gpr[8][14].CLK
clk => gpr[8][15].CLK
clk => gpr[7][0].CLK
clk => gpr[7][1].CLK
clk => gpr[7][2].CLK
clk => gpr[7][3].CLK
clk => gpr[7][4].CLK
clk => gpr[7][5].CLK
clk => gpr[7][6].CLK
clk => gpr[7][7].CLK
clk => gpr[7][8].CLK
clk => gpr[7][9].CLK
clk => gpr[7][10].CLK
clk => gpr[7][11].CLK
clk => gpr[7][12].CLK
clk => gpr[7][13].CLK
clk => gpr[7][14].CLK
clk => gpr[7][15].CLK
clk => gpr[6][0].CLK
clk => gpr[6][1].CLK
clk => gpr[6][2].CLK
clk => gpr[6][3].CLK
clk => gpr[6][4].CLK
clk => gpr[6][5].CLK
clk => gpr[6][6].CLK
clk => gpr[6][7].CLK
clk => gpr[6][8].CLK
clk => gpr[6][9].CLK
clk => gpr[6][10].CLK
clk => gpr[6][11].CLK
clk => gpr[6][12].CLK
clk => gpr[6][13].CLK
clk => gpr[6][14].CLK
clk => gpr[6][15].CLK
clk => gpr[5][0].CLK
clk => gpr[5][1].CLK
clk => gpr[5][2].CLK
clk => gpr[5][3].CLK
clk => gpr[5][4].CLK
clk => gpr[5][5].CLK
clk => gpr[5][6].CLK
clk => gpr[5][7].CLK
clk => gpr[5][8].CLK
clk => gpr[5][9].CLK
clk => gpr[5][10].CLK
clk => gpr[5][11].CLK
clk => gpr[5][12].CLK
clk => gpr[5][13].CLK
clk => gpr[5][14].CLK
clk => gpr[5][15].CLK
clk => gpr[4][0].CLK
clk => gpr[4][1].CLK
clk => gpr[4][2].CLK
clk => gpr[4][3].CLK
clk => gpr[4][4].CLK
clk => gpr[4][5].CLK
clk => gpr[4][6].CLK
clk => gpr[4][7].CLK
clk => gpr[4][8].CLK
clk => gpr[4][9].CLK
clk => gpr[4][10].CLK
clk => gpr[4][11].CLK
clk => gpr[4][12].CLK
clk => gpr[4][13].CLK
clk => gpr[4][14].CLK
clk => gpr[4][15].CLK
clk => gpr[3][0].CLK
clk => gpr[3][1].CLK
clk => gpr[3][2].CLK
clk => gpr[3][3].CLK
clk => gpr[3][4].CLK
clk => gpr[3][5].CLK
clk => gpr[3][6].CLK
clk => gpr[3][7].CLK
clk => gpr[3][8].CLK
clk => gpr[3][9].CLK
clk => gpr[3][10].CLK
clk => gpr[3][11].CLK
clk => gpr[3][12].CLK
clk => gpr[3][13].CLK
clk => gpr[3][14].CLK
clk => gpr[3][15].CLK
clk => gpr[2][0].CLK
clk => gpr[2][1].CLK
clk => gpr[2][2].CLK
clk => gpr[2][3].CLK
clk => gpr[2][4].CLK
clk => gpr[2][5].CLK
clk => gpr[2][6].CLK
clk => gpr[2][7].CLK
clk => gpr[2][8].CLK
clk => gpr[2][9].CLK
clk => gpr[2][10].CLK
clk => gpr[2][11].CLK
clk => gpr[2][12].CLK
clk => gpr[2][13].CLK
clk => gpr[2][14].CLK
clk => gpr[2][15].CLK
clk => gpr[1][0].CLK
clk => gpr[1][1].CLK
clk => gpr[1][2].CLK
clk => gpr[1][3].CLK
clk => gpr[1][4].CLK
clk => gpr[1][5].CLK
clk => gpr[1][6].CLK
clk => gpr[1][7].CLK
clk => gpr[1][8].CLK
clk => gpr[1][9].CLK
clk => gpr[1][10].CLK
clk => gpr[1][11].CLK
clk => gpr[1][12].CLK
clk => gpr[1][13].CLK
clk => gpr[1][14].CLK
clk => gpr[1][15].CLK
clk => gpr[0][0].CLK
clk => gpr[0][1].CLK
clk => gpr[0][2].CLK
clk => gpr[0][3].CLK
clk => gpr[0][4].CLK
clk => gpr[0][5].CLK
clk => gpr[0][6].CLK
clk => gpr[0][7].CLK
clk => gpr[0][8].CLK
clk => gpr[0][9].CLK
clk => gpr[0][10].CLK
clk => gpr[0][11].CLK
clk => gpr[0][12].CLK
clk => gpr[0][13].CLK
clk => gpr[0][14].CLK
clk => gpr[0][15].CLK
clk => vc_vreg[0].CLK
clk => vc_vreg[1].CLK
clk => vc_vreg[2].CLK
clk => vc_vreg[3].CLK
clk => yadr[0].CLK
clk => yadr[1].CLK
clk => yadr[2].CLK
clk => yadr[3].CLK
clk => xadr[0].CLK
clk => xadr[1].CLK
clk => xadr[2].CLK
clk => xadr[3].CLK
ce_p => ~NO_FANOUT~
ce_n => vc_vreg.OUTPUTSELECT
ce_n => vc_vreg.OUTPUTSELECT
ce_n => vc_vreg.OUTPUTSELECT
ce_n => vc_vreg.OUTPUTSELECT
ce_n => yadr[0].ENA
ce_n => gpr[13][11].ENA
ce_n => gpr[13][10].ENA
ce_n => gpr[13][9].ENA
ce_n => gpr[13][8].ENA
ce_n => gpr[13][7].ENA
ce_n => gpr[13][6].ENA
ce_n => gpr[13][5].ENA
ce_n => gpr[13][4].ENA
ce_n => gpr[13][3].ENA
ce_n => gpr[13][2].ENA
ce_n => gpr[13][1].ENA
ce_n => gpr[13][0].ENA
ce_n => gpr[13][12].ENA
ce_n => gpr[13][13].ENA
ce_n => gpr[13][14].ENA
ce_n => gpr[13][15].ENA
ce_n => gpr[12][0].ENA
ce_n => gpr[12][1].ENA
ce_n => gpr[12][2].ENA
ce_n => gpr[12][3].ENA
ce_n => gpr[12][4].ENA
ce_n => gpr[12][5].ENA
ce_n => gpr[12][6].ENA
ce_n => gpr[12][7].ENA
ce_n => gpr[12][8].ENA
ce_n => gpr[12][9].ENA
ce_n => gpr[12][10].ENA
ce_n => gpr[12][11].ENA
ce_n => gpr[12][12].ENA
ce_n => gpr[12][13].ENA
ce_n => gpr[12][14].ENA
ce_n => gpr[12][15].ENA
ce_n => gpr[11][0].ENA
ce_n => gpr[11][1].ENA
ce_n => gpr[11][2].ENA
ce_n => gpr[11][3].ENA
ce_n => gpr[11][4].ENA
ce_n => gpr[11][5].ENA
ce_n => gpr[11][6].ENA
ce_n => gpr[11][7].ENA
ce_n => gpr[11][8].ENA
ce_n => gpr[11][9].ENA
ce_n => gpr[11][10].ENA
ce_n => gpr[11][11].ENA
ce_n => gpr[11][12].ENA
ce_n => gpr[11][13].ENA
ce_n => gpr[11][14].ENA
ce_n => gpr[11][15].ENA
ce_n => gpr[10][0].ENA
ce_n => gpr[10][1].ENA
ce_n => gpr[10][2].ENA
ce_n => gpr[10][3].ENA
ce_n => gpr[10][4].ENA
ce_n => gpr[10][5].ENA
ce_n => gpr[10][6].ENA
ce_n => gpr[10][7].ENA
ce_n => gpr[10][8].ENA
ce_n => gpr[10][9].ENA
ce_n => gpr[10][10].ENA
ce_n => gpr[10][11].ENA
ce_n => gpr[10][12].ENA
ce_n => gpr[10][13].ENA
ce_n => gpr[10][14].ENA
ce_n => gpr[10][15].ENA
ce_n => gpr[9][0].ENA
ce_n => gpr[9][1].ENA
ce_n => gpr[9][2].ENA
ce_n => gpr[9][3].ENA
ce_n => gpr[9][4].ENA
ce_n => gpr[9][5].ENA
ce_n => gpr[9][6].ENA
ce_n => gpr[9][7].ENA
ce_n => gpr[9][8].ENA
ce_n => gpr[9][9].ENA
ce_n => gpr[9][10].ENA
ce_n => gpr[9][11].ENA
ce_n => gpr[9][12].ENA
ce_n => gpr[9][13].ENA
ce_n => gpr[9][14].ENA
ce_n => gpr[9][15].ENA
ce_n => gpr[8][0].ENA
ce_n => gpr[8][1].ENA
ce_n => gpr[8][2].ENA
ce_n => gpr[8][3].ENA
ce_n => gpr[8][4].ENA
ce_n => gpr[8][5].ENA
ce_n => gpr[8][6].ENA
ce_n => gpr[8][7].ENA
ce_n => gpr[8][8].ENA
ce_n => gpr[8][9].ENA
ce_n => gpr[8][10].ENA
ce_n => gpr[8][11].ENA
ce_n => gpr[8][12].ENA
ce_n => gpr[8][13].ENA
ce_n => gpr[8][14].ENA
ce_n => gpr[8][15].ENA
ce_n => gpr[7][0].ENA
ce_n => gpr[7][1].ENA
ce_n => gpr[7][2].ENA
ce_n => gpr[7][3].ENA
ce_n => gpr[7][4].ENA
ce_n => gpr[7][5].ENA
ce_n => gpr[7][6].ENA
ce_n => gpr[7][7].ENA
ce_n => gpr[7][8].ENA
ce_n => gpr[7][9].ENA
ce_n => gpr[7][10].ENA
ce_n => gpr[7][11].ENA
ce_n => gpr[7][12].ENA
ce_n => gpr[7][13].ENA
ce_n => gpr[7][14].ENA
ce_n => gpr[7][15].ENA
ce_n => gpr[6][0].ENA
ce_n => gpr[6][1].ENA
ce_n => gpr[6][2].ENA
ce_n => gpr[6][3].ENA
ce_n => gpr[6][4].ENA
ce_n => gpr[6][5].ENA
ce_n => gpr[6][6].ENA
ce_n => gpr[6][7].ENA
ce_n => gpr[6][8].ENA
ce_n => gpr[6][9].ENA
ce_n => gpr[6][10].ENA
ce_n => gpr[6][11].ENA
ce_n => gpr[6][12].ENA
ce_n => gpr[6][13].ENA
ce_n => gpr[6][14].ENA
ce_n => gpr[6][15].ENA
ce_n => gpr[5][0].ENA
ce_n => gpr[5][1].ENA
ce_n => gpr[5][2].ENA
ce_n => gpr[5][3].ENA
ce_n => gpr[5][4].ENA
ce_n => gpr[5][5].ENA
ce_n => gpr[5][6].ENA
ce_n => gpr[5][7].ENA
ce_n => gpr[5][8].ENA
ce_n => gpr[5][9].ENA
ce_n => gpr[5][10].ENA
ce_n => gpr[5][11].ENA
ce_n => gpr[5][12].ENA
ce_n => gpr[5][13].ENA
ce_n => gpr[5][14].ENA
ce_n => gpr[5][15].ENA
ce_n => gpr[4][0].ENA
ce_n => gpr[4][1].ENA
ce_n => gpr[4][2].ENA
ce_n => gpr[4][3].ENA
ce_n => gpr[4][4].ENA
ce_n => gpr[4][5].ENA
ce_n => gpr[4][6].ENA
ce_n => gpr[4][7].ENA
ce_n => gpr[4][8].ENA
ce_n => gpr[4][9].ENA
ce_n => gpr[4][10].ENA
ce_n => gpr[4][11].ENA
ce_n => gpr[4][12].ENA
ce_n => gpr[4][13].ENA
ce_n => gpr[4][14].ENA
ce_n => gpr[4][15].ENA
ce_n => gpr[3][0].ENA
ce_n => gpr[3][1].ENA
ce_n => gpr[3][2].ENA
ce_n => gpr[3][3].ENA
ce_n => gpr[3][4].ENA
ce_n => gpr[3][5].ENA
ce_n => gpr[3][6].ENA
ce_n => gpr[3][7].ENA
ce_n => gpr[3][8].ENA
ce_n => gpr[3][9].ENA
ce_n => gpr[3][10].ENA
ce_n => gpr[3][11].ENA
ce_n => gpr[3][12].ENA
ce_n => gpr[3][13].ENA
ce_n => gpr[3][14].ENA
ce_n => gpr[3][15].ENA
ce_n => gpr[2][0].ENA
ce_n => gpr[2][1].ENA
ce_n => gpr[2][2].ENA
ce_n => gpr[2][3].ENA
ce_n => gpr[2][4].ENA
ce_n => gpr[2][5].ENA
ce_n => gpr[2][6].ENA
ce_n => gpr[2][7].ENA
ce_n => gpr[2][8].ENA
ce_n => gpr[2][9].ENA
ce_n => gpr[2][10].ENA
ce_n => gpr[2][11].ENA
ce_n => gpr[2][12].ENA
ce_n => gpr[2][13].ENA
ce_n => gpr[2][14].ENA
ce_n => gpr[2][15].ENA
ce_n => gpr[1][0].ENA
ce_n => gpr[1][1].ENA
ce_n => gpr[1][2].ENA
ce_n => gpr[1][3].ENA
ce_n => gpr[1][4].ENA
ce_n => gpr[1][5].ENA
ce_n => gpr[1][6].ENA
ce_n => gpr[1][7].ENA
ce_n => gpr[1][8].ENA
ce_n => gpr[1][9].ENA
ce_n => gpr[1][10].ENA
ce_n => gpr[1][11].ENA
ce_n => gpr[1][12].ENA
ce_n => gpr[1][13].ENA
ce_n => gpr[1][14].ENA
ce_n => gpr[1][15].ENA
ce_n => gpr[0][0].ENA
ce_n => gpr[0][1].ENA
ce_n => gpr[0][2].ENA
ce_n => gpr[0][3].ENA
ce_n => gpr[0][4].ENA
ce_n => gpr[0][5].ENA
ce_n => gpr[0][6].ENA
ce_n => gpr[0][7].ENA
ce_n => gpr[0][8].ENA
ce_n => gpr[0][9].ENA
ce_n => gpr[0][10].ENA
ce_n => gpr[0][11].ENA
ce_n => gpr[0][12].ENA
ce_n => gpr[0][13].ENA
ce_n => gpr[0][14].ENA
ce_n => gpr[0][15].ENA
ce_n => yadr[1].ENA
ce_n => yadr[2].ENA
ce_n => yadr[3].ENA
ce_n => xadr[0].ENA
ce_n => xadr[1].ENA
ce_n => xadr[2].ENA
ce_n => xadr[3].ENA
reset => ~NO_FANOUT~
plr[0] => ~NO_FANOUT~
plr[1] => ~NO_FANOUT~
plr[2] => ~NO_FANOUT~
plr[3] => ~NO_FANOUT~
plr[4] => ~NO_FANOUT~
plr[5] => ~NO_FANOUT~
plr[6] => ~NO_FANOUT~
plr[7] => ~NO_FANOUT~
plr[8] => ~NO_FANOUT~
plr[9] => ~NO_FANOUT~
plr[10] => ~NO_FANOUT~
plr[11] => vc_csel.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[11] => rs0.IN1
plr[12] => ~NO_FANOUT~
plr[13] => vc_csel.IN0
plr[13] => rs0.IN0
plr[13] => rs0[13].IN1
plr[13] => rs0.IN1
plr[13] => rs0[11].IN1
plr[13] => rs0[10].IN1
plr[13] => rs0[9].IN1
plr[13] => rs0[8].IN1
plr[13] => rs0[7].IN1
plr[13] => rs0[6].IN1
plr[13] => rs0[5].IN1
plr[13] => rs0[4].IN1
plr[13] => rs0[3].IN1
plr[13] => rs0[2].IN1
plr[13] => rs0[1].IN1
plr[13] => rs0[0].IN1
plr[14] => rs0.IN1
plr[14] => vc_csel.IN1
plr[15] => ~NO_FANOUT~
plr[16] => ~NO_FANOUT~
plr[17] => ~NO_FANOUT~
plr[18] => ~NO_FANOUT~
plr[19] => ~NO_FANOUT~
plr[20] => rsw[0].IN1
plr[20] => rsw[1].IN1
plr[20] => rsw[2].IN1
plr[20] => rsw[3].IN1
plr[20] => rsw[4].IN1
plr[20] => rsw[5].IN1
plr[20] => rsw[6].IN1
plr[20] => rsw[7].IN1
plr[20] => rsw[8].IN1
plr[20] => rsw[9].IN1
plr[20] => rsw[10].IN1
plr[20] => rsw[11].IN1
plr[20] => rsw[13].IN1
plr[20] => rsw[12].IN1
plr[21] => ~NO_FANOUT~
plr[22] => ~NO_FANOUT~
plr[23] => ~NO_FANOUT~
plr[24] => ~NO_FANOUT~
plr[25] => plr[25].IN1
plr[26] => plr[26].IN1
plr[27] => plr[27].IN1
plr[28] => plr[28].IN1
plr[29] => ~NO_FANOUT~
plr[30] => xadr[0].DATAIN
plr[31] => xadr[1].DATAIN
plr[32] => xadr[2].DATAIN
plr[33] => xadr[3].DATAIN
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[0] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[1] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[2] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[3] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[4] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[5] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[6] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[7] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[8] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[9] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[10] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[11] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[12] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[13] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[14] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_in[15] => gpr.DATAB
xbus_out[0] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[1] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[2] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[3] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[4] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[5] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[6] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[7] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[8] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[9] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[10] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[11] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[12] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[13] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[14] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
xbus_out[15] <= xbus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[0] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[1] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[2] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[3] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[4] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[5] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[6] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[7] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[8] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[9] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[10] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[11] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[12] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[13] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[14] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
ybus_out[15] <= ybus_out.DB_MAX_OUTPUT_PORT_TYPE
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbl => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
wstbh => gpr.OUTPUTSELECT
ireg[0] => ireg[0].IN1
ireg[1] => ireg[1].IN1
ireg[2] => ireg[2].IN1
ireg[3] => ireg[3].IN1
ireg[4] => ireg[4].IN1
ireg[5] => ireg[5].IN1
ireg[6] => ireg[6].IN1
ireg[7] => ireg[7].IN1
ireg[8] => ireg[8].IN1
ireg[9] => ireg[9].IN1
ireg[10] => ireg[10].IN1
ireg[11] => ireg[11].IN1
ireg[12] => ireg[12].IN1
ireg[13] => ireg[13].IN1
ireg[14] => ireg[14].IN1
ireg[15] => ireg[15].IN1
vsel[0] => vc_vreg.DATAB
vsel[1] => vc_vreg.DATAB
vsel[2] => vc_vreg.DATAB
vsel[3] => vc_vreg.DATAB
pa[0] => pa[0].IN1
pa[1] => pa[1].IN1
carry => carry.IN1


|poseidon_top|guest_top:guest|vm1_se:cpu|vm1_qbus_se:core|vm1_reg_ff:vreg_ff|vm1_vgen:vgen
ireg[0] => vmux[0].DATAB
ireg[0] => Mux29.IN14
ireg[0] => Mux29.IN15
ireg[0] => Mux30.IN14
ireg[1] => Mux14.IN15
ireg[1] => Mux28.IN14
ireg[1] => Mux28.IN15
ireg[1] => Mux29.IN13
ireg[2] => Mux13.IN15
ireg[2] => Mux27.IN14
ireg[2] => Mux27.IN15
ireg[2] => Mux28.IN13
ireg[3] => Mux12.IN15
ireg[3] => Mux26.IN14
ireg[3] => Mux26.IN15
ireg[3] => Mux27.IN13
ireg[4] => Mux11.IN14
ireg[4] => Mux25.IN14
ireg[4] => Mux25.IN15
ireg[5] => Mux10.IN14
ireg[5] => Mux24.IN14
ireg[5] => Mux24.IN15
ireg[6] => Mux9.IN15
ireg[6] => Mux23.IN15
ireg[7] => Mux8.IN15
ireg[7] => Mux22.IN15
ireg[7] => Mux15.IN15
ireg[7] => Mux16.IN15
ireg[7] => Mux17.IN15
ireg[7] => Mux18.IN15
ireg[7] => Mux19.IN15
ireg[7] => Mux20.IN15
ireg[7] => Mux21.IN15
ireg[8] => Mux7.IN15
ireg[9] => Mux6.IN15
ireg[10] => Mux5.IN15
ireg[11] => Mux4.IN15
ireg[12] => Mux3.IN15
ireg[13] => Mux2.IN15
ireg[14] => Mux1.IN15
ireg[15] => Mux0.IN15
vsel[0] => Mux0.IN19
vsel[0] => Mux1.IN19
vsel[0] => Mux2.IN19
vsel[0] => Mux3.IN19
vsel[0] => Mux4.IN19
vsel[0] => Mux5.IN19
vsel[0] => Mux6.IN19
vsel[0] => Mux7.IN19
vsel[0] => Mux8.IN19
vsel[0] => Mux9.IN19
vsel[0] => Mux10.IN18
vsel[0] => Mux11.IN18
vsel[0] => Mux12.IN19
vsel[0] => Mux13.IN19
vsel[0] => Mux14.IN19
vsel[0] => Decoder0.IN3
vsel[1] => Mux0.IN18
vsel[1] => Mux1.IN18
vsel[1] => Mux2.IN18
vsel[1] => Mux3.IN18
vsel[1] => Mux4.IN18
vsel[1] => Mux5.IN18
vsel[1] => Mux6.IN18
vsel[1] => Mux7.IN18
vsel[1] => Mux8.IN18
vsel[1] => Mux9.IN18
vsel[1] => Mux10.IN17
vsel[1] => Mux11.IN17
vsel[1] => Mux12.IN18
vsel[1] => Mux13.IN18
vsel[1] => Mux14.IN18
vsel[1] => Decoder0.IN2
vsel[2] => Mux0.IN17
vsel[2] => Mux1.IN17
vsel[2] => Mux2.IN17
vsel[2] => Mux3.IN17
vsel[2] => Mux4.IN17
vsel[2] => Mux5.IN17
vsel[2] => Mux6.IN17
vsel[2] => Mux7.IN17
vsel[2] => Mux8.IN17
vsel[2] => Mux9.IN17
vsel[2] => Mux10.IN16
vsel[2] => Mux11.IN16
vsel[2] => Mux12.IN17
vsel[2] => Mux13.IN17
vsel[2] => Mux14.IN17
vsel[2] => Decoder0.IN1
vsel[3] => Mux0.IN16
vsel[3] => Mux1.IN16
vsel[3] => Mux2.IN16
vsel[3] => Mux3.IN16
vsel[3] => Mux4.IN16
vsel[3] => Mux5.IN16
vsel[3] => Mux6.IN16
vsel[3] => Mux7.IN16
vsel[3] => Mux8.IN16
vsel[3] => Mux9.IN16
vsel[3] => Mux10.IN15
vsel[3] => Mux11.IN15
vsel[3] => Mux12.IN16
vsel[3] => Mux13.IN16
vsel[3] => Mux14.IN16
vsel[3] => Decoder0.IN0
csel[0] => Mux15.IN19
csel[0] => Mux16.IN19
csel[0] => Mux17.IN19
csel[0] => Mux18.IN19
csel[0] => Mux19.IN19
csel[0] => Mux20.IN19
csel[0] => Mux21.IN19
csel[0] => Mux22.IN19
csel[0] => Mux23.IN19
csel[0] => Mux24.IN19
csel[0] => Mux25.IN19
csel[0] => Mux26.IN19
csel[0] => Mux27.IN19
csel[0] => Mux28.IN19
csel[0] => Mux29.IN19
csel[0] => Mux30.IN18
csel[1] => Mux15.IN18
csel[1] => Mux16.IN18
csel[1] => Mux17.IN18
csel[1] => Mux18.IN18
csel[1] => Mux19.IN18
csel[1] => Mux20.IN18
csel[1] => Mux21.IN18
csel[1] => Mux22.IN18
csel[1] => Mux23.IN18
csel[1] => Mux24.IN18
csel[1] => Mux25.IN18
csel[1] => Mux26.IN18
csel[1] => Mux27.IN18
csel[1] => Mux28.IN18
csel[1] => Mux29.IN18
csel[1] => Mux30.IN17
csel[2] => Mux15.IN17
csel[2] => Mux16.IN17
csel[2] => Mux17.IN17
csel[2] => Mux18.IN17
csel[2] => Mux19.IN17
csel[2] => Mux20.IN17
csel[2] => Mux21.IN17
csel[2] => Mux22.IN17
csel[2] => Mux23.IN17
csel[2] => Mux24.IN17
csel[2] => Mux25.IN17
csel[2] => Mux26.IN17
csel[2] => Mux27.IN17
csel[2] => Mux28.IN17
csel[2] => Mux29.IN17
csel[2] => Mux30.IN16
csel[3] => Mux15.IN16
csel[3] => Mux16.IN16
csel[3] => Mux17.IN16
csel[3] => Mux18.IN16
csel[3] => Mux19.IN16
csel[3] => Mux20.IN16
csel[3] => Mux21.IN16
csel[3] => Mux22.IN16
csel[3] => Mux23.IN16
csel[3] => Mux24.IN16
csel[3] => Mux25.IN16
csel[3] => Mux26.IN16
csel[3] => Mux27.IN16
csel[3] => Mux28.IN16
csel[3] => Mux29.IN16
csel[3] => Mux30.IN15
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
vena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
cena => value.OUTPUTSELECT
carry => Mux30.IN19
pa[0] => Mux11.IN19
pa[1] => Mux10.IN19
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[6] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[7] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[8] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[9] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[10] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[11] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[12] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[13] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[14] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[15] <= value.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|memory:memory
SDRAM_DQ[0] <> sram:ram.SDRAM_DQ[0]
SDRAM_DQ[1] <> sram:ram.SDRAM_DQ[1]
SDRAM_DQ[2] <> sram:ram.SDRAM_DQ[2]
SDRAM_DQ[3] <> sram:ram.SDRAM_DQ[3]
SDRAM_DQ[4] <> sram:ram.SDRAM_DQ[4]
SDRAM_DQ[5] <> sram:ram.SDRAM_DQ[5]
SDRAM_DQ[6] <> sram:ram.SDRAM_DQ[6]
SDRAM_DQ[7] <> sram:ram.SDRAM_DQ[7]
SDRAM_DQ[8] <> sram:ram.SDRAM_DQ[8]
SDRAM_DQ[9] <> sram:ram.SDRAM_DQ[9]
SDRAM_DQ[10] <> sram:ram.SDRAM_DQ[10]
SDRAM_DQ[11] <> sram:ram.SDRAM_DQ[11]
SDRAM_DQ[12] <> sram:ram.SDRAM_DQ[12]
SDRAM_DQ[13] <> sram:ram.SDRAM_DQ[13]
SDRAM_DQ[14] <> sram:ram.SDRAM_DQ[14]
SDRAM_DQ[15] <> sram:ram.SDRAM_DQ[15]
SDRAM_A[0] <= sram:ram.SDRAM_A[0]
SDRAM_A[1] <= sram:ram.SDRAM_A[1]
SDRAM_A[2] <= sram:ram.SDRAM_A[2]
SDRAM_A[3] <= sram:ram.SDRAM_A[3]
SDRAM_A[4] <= sram:ram.SDRAM_A[4]
SDRAM_A[5] <= sram:ram.SDRAM_A[5]
SDRAM_A[6] <= sram:ram.SDRAM_A[6]
SDRAM_A[7] <= sram:ram.SDRAM_A[7]
SDRAM_A[8] <= sram:ram.SDRAM_A[8]
SDRAM_A[9] <= sram:ram.SDRAM_A[9]
SDRAM_A[10] <= sram:ram.SDRAM_A[10]
SDRAM_A[11] <= sram:ram.SDRAM_A[11]
SDRAM_A[12] <= sram:ram.SDRAM_A[12]
SDRAM_DQML <= sram:ram.SDRAM_DQML
SDRAM_DQMH <= sram:ram.SDRAM_DQMH
SDRAM_BA[0] <= sram:ram.SDRAM_BA[0]
SDRAM_BA[1] <= sram:ram.SDRAM_BA[1]
SDRAM_nCS <= sram:ram.SDRAM_nCS
SDRAM_nWE <= sram:ram.SDRAM_nWE
SDRAM_nRAS <= sram:ram.SDRAM_nRAS
SDRAM_nCAS <= sram:ram.SDRAM_nCAS
SDRAM_CKE <= sram:ram.SDRAM_CKE
init => sram:ram.init
clk_sys => clk_sys.IN1
ce_6mp => RASEL.ENA
ce_6mn => PC[2].ENA
ce_6mn => PC[1].ENA
ce_6mn => PC[0].ENA
ce_6mn => PC90.ENA
turbo => legacy_ram.IN1
bk0010 => a16m_page.OUTPUTSELECT
bk0010 => cold_addr[7].OUTPUTSELECT
bk0010 => cold_addr[6].OUTPUTSELECT
bk0010 => cold_addr[5].OUTPUTSELECT
bk0010 => cold_addr[4].OUTPUTSELECT
bk0010 => cold_addr[3].OUTPUTSELECT
bk0010 => cold_addr[2].OUTPUTSELECT
bk0010 => cold_addr[1].OUTPUTSELECT
bk0010 => cold_addr[0].OUTPUTSELECT
bk0010 => vaddr[20].OUTPUTSELECT
bk0010 => vaddr[19].OUTPUTSELECT
bk0010 => vaddr[18].OUTPUTSELECT
bk0010 => vaddr[17].OUTPUTSELECT
bk0010 => vaddr[16].OUTPUTSELECT
bk0010 => vaddr[15].OUTPUTSELECT
bk0010 => vaddr[14].OUTPUTSELECT
bk0010 => vaddr[13].OUTPUTSELECT
bk0010 => vaddr[12].OUTPUTSELECT
bk0010 => vaddr[11].OUTPUTSELECT
bk0010 => vaddr[10].OUTPUTSELECT
bk0010 => vaddr[9].OUTPUTSELECT
bk0010 => vaddr[8].OUTPUTSELECT
bk0010 => vaddr[7].OUTPUTSELECT
bk0010 => vaddr[6].OUTPUTSELECT
bk0010 => vaddr[5].OUTPUTSELECT
bk0010 => vaddr[4].OUTPUTSELECT
bk0010 => vaddr[3].OUTPUTSELECT
bk0010 => vaddr[2].OUTPUTSELECT
bk0010 => vaddr[1].OUTPUTSELECT
bk0010 => vaddr[0].OUTPUTSELECT
bk0010 => comb.OUTPUTSELECT
bk0010 => Mux1.IN5
bk0010 => smk512_page[2][20].DATAB
bk0010 => Mux1.IN6
bk0010 => Mux0.IN7
bk0010 => Mux1.IN7
bk0010 => Mux4.IN5
bk0010 => Mux3.IN5
bk0010 => Mux4.IN6
bk0010 => Mux3.IN6
bk0010 => Mux4.IN7
bk0010 => Mux2.IN7
bk0010 => Mux3.IN7
bk0010 => start_addr.IN1
bk0010 => start_addr.DATAA
bk0010 => Mux0.IN5
bk0010 => Mux0.IN6
bk0010 => Mux2.IN5
bk0010 => Mux2.IN6
bk0010_stub => bus_dout.IN1
bk0010_stub => ext_rom.IN1
bk0010_stub => comb.IN1
disk_rom => comb.IN1
disk_rom => comb.IN1
disk_rom => comb.IN1
disk_rom => comb.DATAB
disk_rom => comb.DATAB
start_addr[0] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[1] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[2] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[3] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[4] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[5] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[6] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
start_addr[7] <= start_addr.DB_MAX_OUTPUT_PORT_TYPE
sysreg_sel => comb.IN0
ext_mode[0] => ~NO_FANOUT~
ext_mode[1] => ~NO_FANOUT~
ext_mode[2] => comb.IN1
ext_mode[3] => Mux5.IN10
ext_mode[3] => a16m_page.DATAB
ext_mode[4] => Mux0.IN10
ext_mode[4] => Mux1.IN10
ext_mode[4] => Decoder0.IN2
ext_mode[4] => Mux2.IN10
ext_mode[4] => Mux3.IN10
ext_mode[4] => Mux4.IN10
ext_mode[4] => Decoder1.IN1
ext_mode[4] => Mux5.IN9
ext_mode[5] => Mux0.IN9
ext_mode[5] => Mux1.IN9
ext_mode[5] => Decoder0.IN1
ext_mode[5] => Mux2.IN9
ext_mode[5] => Mux3.IN9
ext_mode[5] => Mux4.IN9
ext_mode[5] => Mux5.IN8
ext_mode[6] => Mux0.IN8
ext_mode[6] => Mux1.IN8
ext_mode[6] => Decoder0.IN0
ext_mode[6] => Mux2.IN8
ext_mode[6] => Mux3.IN8
ext_mode[6] => Mux4.IN8
ext_mode[6] => Decoder1.IN0
ext_mode[6] => Mux5.IN7
ext_mode[7] => ~NO_FANOUT~
ext_mode[8] => smk512_page[0][15].DATAB
ext_mode[8] => smk512_page[1][15].DATAA
ext_mode[8] => smk512_page[2][15].DATAA
ext_mode[8] => smk512_page[3][15].DATAA
ext_mode[8] => smk512_7[15].DATAA
ext_mode[9] => smk512_page[0][16].DATAB
ext_mode[9] => smk512_page[1][16].DATAA
ext_mode[9] => smk512_page[2][16].DATAA
ext_mode[9] => smk512_page[3][16].DATAA
ext_mode[9] => smk512_7[16].DATAA
ext_mode[10] => Add0.IN2
ext_mode[11] => Add0.IN1
ext_mode[12] => ~NO_FANOUT~
ext_mode[13] => ~NO_FANOUT~
ext_mode[14] => ~NO_FANOUT~
ext_mode[15] => ~NO_FANOUT~
cold_start => start_addr.IN1
mode_start => start_addr.IN1
mode_start => start_addr.IN1
bus_din[0] => comb.DATAA
bus_din[0] => page_reg[0].DATAIN
bus_din[1] => comb.DATAA
bus_din[1] => page_reg[1].DATAIN
bus_din[2] => comb.DATAA
bus_din[3] => comb.DATAA
bus_din[3] => page_reg[3].DATAIN
bus_din[4] => comb.DATAA
bus_din[4] => page_reg[4].DATAIN
bus_din[5] => comb.DATAA
bus_din[6] => comb.DATAA
bus_din[7] => comb.DATAA
bus_din[8] => comb.DATAA
bus_din[8] => page_reg[8].DATAIN
bus_din[9] => comb.DATAA
bus_din[9] => page_reg[9].DATAIN
bus_din[10] => comb.DATAA
bus_din[10] => page_reg[10].DATAIN
bus_din[11] => always3.IN1
bus_din[11] => comb.DATAA
bus_din[12] => comb.DATAA
bus_din[12] => page_reg[12].DATAIN
bus_din[13] => comb.DATAA
bus_din[13] => page_reg[13].DATAIN
bus_din[14] => comb.DATAA
bus_din[14] => page_reg[14].DATAIN
bus_din[15] => comb.DATAA
bus_dout[0] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[1] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[2] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[3] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[4] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[5] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[6] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[7] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[8] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[9] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[10] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[11] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[12] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[13] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[14] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[15] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => addr[0].DATAA
bus_addr[0] => LessThan1.IN32
bus_addr[0] => LessThan2.IN30
bus_addr[1] => addr[1].DATAA
bus_addr[1] => LessThan1.IN31
bus_addr[1] => LessThan2.IN29
bus_addr[1] => Mux28.IN5
bus_addr[1] => Mux29.IN5
bus_addr[1] => Mux30.IN5
bus_addr[1] => Mux31.IN5
bus_addr[2] => addr[2].DATAA
bus_addr[2] => LessThan1.IN30
bus_addr[2] => LessThan2.IN28
bus_addr[2] => Mux28.IN4
bus_addr[2] => Mux29.IN4
bus_addr[2] => Mux30.IN4
bus_addr[2] => Mux31.IN4
bus_addr[3] => addr[3].DATAA
bus_addr[3] => LessThan1.IN29
bus_addr[3] => LessThan2.IN27
bus_addr[4] => addr[4].DATAA
bus_addr[4] => LessThan1.IN28
bus_addr[4] => LessThan2.IN26
bus_addr[5] => addr[5].DATAA
bus_addr[5] => LessThan1.IN27
bus_addr[5] => LessThan2.IN25
bus_addr[6] => addr[6].DATAA
bus_addr[6] => LessThan1.IN26
bus_addr[6] => LessThan2.IN24
bus_addr[7] => addr[7].DATAA
bus_addr[7] => LessThan1.IN25
bus_addr[7] => LessThan2.IN23
bus_addr[8] => addr[8].DATAA
bus_addr[8] => LessThan1.IN24
bus_addr[8] => LessThan2.IN22
bus_addr[9] => addr[9].DATAA
bus_addr[9] => LessThan1.IN23
bus_addr[9] => LessThan2.IN21
bus_addr[10] => addr[10].DATAA
bus_addr[10] => LessThan1.IN22
bus_addr[10] => LessThan2.IN20
bus_addr[11] => addr[11].DATAA
bus_addr[11] => LessThan1.IN21
bus_addr[11] => LessThan2.IN19
bus_addr[12] => addr[12].DATAA
bus_addr[12] => LessThan1.IN20
bus_addr[12] => LessThan2.IN18
bus_addr[13] => addr[13].DATAA
bus_addr[13] => LessThan1.IN19
bus_addr[13] => LessThan2.IN17
bus_addr[13] => Equal17.IN2
bus_addr[14] => addr[14].DATAA
bus_addr[14] => LessThan1.IN18
bus_addr[14] => LessThan2.IN16
bus_addr[14] => Equal17.IN0
bus_addr[15] => addr[15].DATAA
bus_addr[15] => LessThan1.IN17
bus_addr[15] => LessThan2.IN15
bus_addr[15] => Equal17.IN1
bus_sync => bus_dout.IN1
bus_sync => RASEL.IN1
bus_we => sysreg_write.IN1
bus_we => comb.DATAA
bus_we => comb.IN1
bus_we => comb.IN1
bus_we => comb.IN1
bus_wtbt[0] => comb.DATAA
bus_wtbt[1] => always3.IN1
bus_wtbt[1] => comb.DATAA
bus_stb => comb.IN1
bus_stb => ram_stb.IN1
bus_stb => dio.IN1
bus_ack <= bus_ack.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[0] => vram_addr[0].IN1
vram_addr[1] => vram_addr[1].IN1
vram_addr[2] => vram_addr[2].IN1
vram_addr[3] => vram_addr[3].IN1
vram_addr[4] => vram_addr[4].IN1
vram_addr[5] => vram_addr[5].IN1
vram_addr[6] => vram_addr[6].IN1
vram_addr[7] => vram_addr[7].IN1
vram_addr[8] => vram_addr[8].IN1
vram_addr[9] => vram_addr[9].IN1
vram_addr[10] => vram_addr[10].IN1
vram_addr[11] => vram_addr[11].IN1
vram_addr[12] => vram_addr[12].IN1
vram_addr[13] => vram_addr[13].IN1
vram_data[0] <= dpram:vram.q
vram_data[1] <= dpram:vram.q
vram_data[2] <= dpram:vram.q
vram_data[3] <= dpram:vram.q
vram_data[4] <= dpram:vram.q
vram_data[5] <= dpram:vram.q
vram_data[6] <= dpram:vram.q
vram_data[7] <= dpram:vram.q
vram_data[8] <= dpram:vram.q
vram_data[9] <= dpram:vram.q
vram_data[10] <= dpram:vram.q
vram_data[11] <= dpram:vram.q
vram_data[12] <= dpram:vram.q
vram_data[13] <= dpram:vram.q
vram_data[14] <= dpram:vram.q
vram_data[15] <= dpram:vram.q
mem_copy => always2.IN1
mem_copy => addr[15].OUTPUTSELECT
mem_copy => addr[14].OUTPUTSELECT
mem_copy => addr[13].OUTPUTSELECT
mem_copy => addr[12].OUTPUTSELECT
mem_copy => addr[11].OUTPUTSELECT
mem_copy => addr[10].OUTPUTSELECT
mem_copy => addr[9].OUTPUTSELECT
mem_copy => addr[8].OUTPUTSELECT
mem_copy => addr[7].OUTPUTSELECT
mem_copy => addr[6].OUTPUTSELECT
mem_copy => addr[5].OUTPUTSELECT
mem_copy => addr[4].OUTPUTSELECT
mem_copy => addr[3].OUTPUTSELECT
mem_copy => addr[2].OUTPUTSELECT
mem_copy => addr[1].OUTPUTSELECT
mem_copy => addr[0].OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.IN0
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => comb.OUTPUTSELECT
mem_copy => ram_we.OUTPUTSELECT
mem_copy => ram_rd.OUTPUTSELECT
mem_copy_virt => comb.IN1
mem_copy_virt => always2.IN1
mem_copy_virt => comb.IN1
mem_copy_addr[0] => addr[0].DATAB
mem_copy_addr[0] => ram_addr[0].DATAB
mem_copy_addr[0] => Equal4.IN9
mem_copy_addr[0] => Equal5.IN8
mem_copy_addr[1] => addr[1].DATAB
mem_copy_addr[1] => comb.DATAB
mem_copy_addr[1] => Equal4.IN24
mem_copy_addr[1] => Equal5.IN24
mem_copy_addr[2] => addr[2].DATAB
mem_copy_addr[2] => comb.DATAB
mem_copy_addr[2] => Equal4.IN23
mem_copy_addr[2] => Equal5.IN23
mem_copy_addr[3] => addr[3].DATAB
mem_copy_addr[3] => comb.DATAB
mem_copy_addr[3] => Equal4.IN22
mem_copy_addr[3] => Equal5.IN22
mem_copy_addr[4] => addr[4].DATAB
mem_copy_addr[4] => comb.DATAB
mem_copy_addr[4] => Equal4.IN8
mem_copy_addr[4] => Equal5.IN7
mem_copy_addr[5] => addr[5].DATAB
mem_copy_addr[5] => comb.DATAB
mem_copy_addr[5] => Equal4.IN7
mem_copy_addr[5] => Equal5.IN6
mem_copy_addr[6] => addr[6].DATAB
mem_copy_addr[6] => comb.DATAB
mem_copy_addr[6] => Equal4.IN21
mem_copy_addr[6] => Equal5.IN21
mem_copy_addr[7] => addr[7].DATAB
mem_copy_addr[7] => comb.DATAB
mem_copy_addr[7] => Equal4.IN20
mem_copy_addr[7] => Equal5.IN20
mem_copy_addr[8] => addr[8].DATAB
mem_copy_addr[8] => comb.DATAB
mem_copy_addr[8] => Equal4.IN19
mem_copy_addr[8] => Equal5.IN19
mem_copy_addr[9] => addr[9].DATAB
mem_copy_addr[9] => comb.DATAB
mem_copy_addr[9] => Equal4.IN18
mem_copy_addr[9] => Equal5.IN18
mem_copy_addr[10] => addr[10].DATAB
mem_copy_addr[10] => comb.DATAB
mem_copy_addr[10] => Equal4.IN17
mem_copy_addr[10] => Equal5.IN17
mem_copy_addr[11] => addr[11].DATAB
mem_copy_addr[11] => comb.DATAB
mem_copy_addr[11] => Equal4.IN16
mem_copy_addr[11] => Equal5.IN16
mem_copy_addr[12] => addr[12].DATAB
mem_copy_addr[12] => comb.DATAB
mem_copy_addr[12] => Equal4.IN6
mem_copy_addr[12] => Equal5.IN15
mem_copy_addr[13] => addr[13].DATAB
mem_copy_addr[13] => comb.DATAB
mem_copy_addr[13] => Equal4.IN5
mem_copy_addr[13] => Equal5.IN5
mem_copy_addr[14] => Equal0.IN49
mem_copy_addr[14] => Equal1.IN49
mem_copy_addr[14] => Equal2.IN49
mem_copy_addr[14] => Equal3.IN49
mem_copy_addr[14] => addr[14].DATAB
mem_copy_addr[14] => ram_addr[14].DATAB
mem_copy_addr[14] => Equal4.IN15
mem_copy_addr[14] => Equal5.IN14
mem_copy_addr[15] => Equal0.IN48
mem_copy_addr[15] => Equal1.IN48
mem_copy_addr[15] => Equal2.IN48
mem_copy_addr[15] => Equal3.IN48
mem_copy_addr[15] => addr[15].DATAB
mem_copy_addr[15] => ram_addr[15].DATAB
mem_copy_addr[15] => Equal4.IN14
mem_copy_addr[15] => Equal5.IN13
mem_copy_addr[16] => Equal0.IN47
mem_copy_addr[16] => Equal1.IN47
mem_copy_addr[16] => Equal2.IN47
mem_copy_addr[16] => Equal3.IN47
mem_copy_addr[16] => ram_addr[16].DATAB
mem_copy_addr[16] => Equal4.IN13
mem_copy_addr[16] => Equal5.IN12
mem_copy_addr[17] => Equal0.IN46
mem_copy_addr[17] => Equal1.IN46
mem_copy_addr[17] => Equal2.IN46
mem_copy_addr[17] => Equal3.IN46
mem_copy_addr[17] => ram_addr[17].DATAB
mem_copy_addr[17] => Equal4.IN12
mem_copy_addr[17] => Equal5.IN11
mem_copy_addr[18] => Equal0.IN45
mem_copy_addr[18] => Equal1.IN45
mem_copy_addr[18] => Equal2.IN45
mem_copy_addr[18] => Equal3.IN45
mem_copy_addr[18] => ram_addr[18].DATAB
mem_copy_addr[18] => Equal4.IN11
mem_copy_addr[18] => Equal5.IN10
mem_copy_addr[19] => Equal0.IN44
mem_copy_addr[19] => Equal1.IN44
mem_copy_addr[19] => Equal2.IN44
mem_copy_addr[19] => Equal3.IN44
mem_copy_addr[19] => ram_addr[19].DATAB
mem_copy_addr[19] => Equal4.IN10
mem_copy_addr[19] => Equal5.IN9
mem_copy_addr[20] => Equal0.IN43
mem_copy_addr[20] => Equal1.IN43
mem_copy_addr[20] => Equal2.IN43
mem_copy_addr[20] => Equal3.IN43
mem_copy_addr[20] => ram_addr[20].DATAB
mem_copy_addr[20] => Equal4.IN4
mem_copy_addr[20] => Equal5.IN4
mem_copy_addr[21] => Equal0.IN42
mem_copy_addr[21] => Equal1.IN42
mem_copy_addr[21] => Equal2.IN42
mem_copy_addr[21] => Equal3.IN42
mem_copy_addr[21] => ram_addr[21].DATAB
mem_copy_addr[21] => Equal4.IN3
mem_copy_addr[21] => Equal5.IN3
mem_copy_addr[22] => Equal0.IN41
mem_copy_addr[22] => Equal1.IN41
mem_copy_addr[22] => Equal2.IN41
mem_copy_addr[22] => Equal3.IN41
mem_copy_addr[22] => ram_addr[22].DATAB
mem_copy_addr[22] => Equal4.IN2
mem_copy_addr[22] => Equal5.IN2
mem_copy_addr[23] => Equal0.IN40
mem_copy_addr[23] => Equal1.IN40
mem_copy_addr[23] => Equal2.IN40
mem_copy_addr[23] => Equal3.IN40
mem_copy_addr[23] => ram_addr[23].DATAB
mem_copy_addr[23] => Equal4.IN1
mem_copy_addr[23] => Equal5.IN1
mem_copy_addr[24] => Equal0.IN39
mem_copy_addr[24] => Equal1.IN39
mem_copy_addr[24] => Equal2.IN39
mem_copy_addr[24] => Equal3.IN39
mem_copy_addr[24] => ram_addr[24].DATAB
mem_copy_addr[24] => Equal4.IN0
mem_copy_addr[24] => Equal5.IN0
mem_copy_din[0] => WideOr9.IN0
mem_copy_din[0] => comb.DATAB
mem_copy_din[1] => WideOr9.IN1
mem_copy_din[1] => comb.DATAB
mem_copy_din[2] => WideOr9.IN2
mem_copy_din[2] => comb.DATAB
mem_copy_din[3] => WideOr9.IN3
mem_copy_din[3] => comb.DATAB
mem_copy_din[4] => WideOr9.IN4
mem_copy_din[4] => comb.DATAB
mem_copy_din[5] => WideOr9.IN5
mem_copy_din[5] => comb.DATAB
mem_copy_din[6] => WideOr9.IN6
mem_copy_din[6] => comb.DATAB
mem_copy_din[7] => WideOr9.IN7
mem_copy_din[7] => comb.DATAB
mem_copy_din[8] => WideOr9.IN8
mem_copy_din[8] => start_a16m.DATAB
mem_copy_din[8] => start_smk512.DATAB
mem_copy_din[8] => comb.DATAB
mem_copy_din[9] => WideOr9.IN9
mem_copy_din[9] => start_a16m.DATAB
mem_copy_din[9] => start_smk512.DATAB
mem_copy_din[9] => comb.DATAB
mem_copy_din[10] => WideOr9.IN10
mem_copy_din[10] => start_a16m.DATAB
mem_copy_din[10] => start_smk512.DATAB
mem_copy_din[10] => comb.DATAB
mem_copy_din[11] => WideOr9.IN11
mem_copy_din[11] => start_a16m.DATAB
mem_copy_din[11] => start_smk512.DATAB
mem_copy_din[11] => comb.DATAB
mem_copy_din[12] => WideOr9.IN12
mem_copy_din[12] => start_a16m.DATAB
mem_copy_din[12] => start_smk512.DATAB
mem_copy_din[12] => comb.DATAB
mem_copy_din[13] => WideOr9.IN13
mem_copy_din[13] => start_a16m.DATAB
mem_copy_din[13] => start_smk512.DATAB
mem_copy_din[13] => comb.DATAB
mem_copy_din[14] => WideOr9.IN14
mem_copy_din[14] => start_a16m.DATAB
mem_copy_din[14] => start_smk512.DATAB
mem_copy_din[14] => comb.DATAB
mem_copy_din[15] => WideOr9.IN15
mem_copy_din[15] => start_a16m.DATAB
mem_copy_din[15] => start_smk512.DATAB
mem_copy_din[15] => comb.DATAB
mem_copy_dout[0] <= sram:ram.dout[0]
mem_copy_dout[1] <= sram:ram.dout[1]
mem_copy_dout[2] <= sram:ram.dout[2]
mem_copy_dout[3] <= sram:ram.dout[3]
mem_copy_dout[4] <= sram:ram.dout[4]
mem_copy_dout[5] <= sram:ram.dout[5]
mem_copy_dout[6] <= sram:ram.dout[6]
mem_copy_dout[7] <= sram:ram.dout[7]
mem_copy_dout[8] <= sram:ram.dout[8]
mem_copy_dout[9] <= sram:ram.dout[9]
mem_copy_dout[10] <= sram:ram.dout[10]
mem_copy_dout[11] <= sram:ram.dout[11]
mem_copy_dout[12] <= sram:ram.dout[12]
mem_copy_dout[13] <= sram:ram.dout[13]
mem_copy_dout[14] <= sram:ram.dout[14]
mem_copy_dout[15] <= sram:ram.dout[15]
mem_copy_we => always2.IN1
mem_copy_we => comb.DATAB
mem_copy_we => copy_we.IN1
mem_copy_we => old_we.DATAIN
mem_copy_rd => ram_rd.DATAB


|poseidon_top|guest_top:guest|memory:memory|dpram:vram
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|memory:memory|dpram:vram|altsyncram:altsyncram_component
wren_a => altsyncram_ntp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ntp1:auto_generated.data_a[0]
data_a[1] => altsyncram_ntp1:auto_generated.data_a[1]
data_a[2] => altsyncram_ntp1:auto_generated.data_a[2]
data_a[3] => altsyncram_ntp1:auto_generated.data_a[3]
data_a[4] => altsyncram_ntp1:auto_generated.data_a[4]
data_a[5] => altsyncram_ntp1:auto_generated.data_a[5]
data_a[6] => altsyncram_ntp1:auto_generated.data_a[6]
data_a[7] => altsyncram_ntp1:auto_generated.data_a[7]
data_a[8] => altsyncram_ntp1:auto_generated.data_a[8]
data_a[9] => altsyncram_ntp1:auto_generated.data_a[9]
data_a[10] => altsyncram_ntp1:auto_generated.data_a[10]
data_a[11] => altsyncram_ntp1:auto_generated.data_a[11]
data_a[12] => altsyncram_ntp1:auto_generated.data_a[12]
data_a[13] => altsyncram_ntp1:auto_generated.data_a[13]
data_a[14] => altsyncram_ntp1:auto_generated.data_a[14]
data_a[15] => altsyncram_ntp1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_ntp1:auto_generated.address_a[0]
address_a[1] => altsyncram_ntp1:auto_generated.address_a[1]
address_a[2] => altsyncram_ntp1:auto_generated.address_a[2]
address_a[3] => altsyncram_ntp1:auto_generated.address_a[3]
address_a[4] => altsyncram_ntp1:auto_generated.address_a[4]
address_a[5] => altsyncram_ntp1:auto_generated.address_a[5]
address_a[6] => altsyncram_ntp1:auto_generated.address_a[6]
address_a[7] => altsyncram_ntp1:auto_generated.address_a[7]
address_a[8] => altsyncram_ntp1:auto_generated.address_a[8]
address_a[9] => altsyncram_ntp1:auto_generated.address_a[9]
address_a[10] => altsyncram_ntp1:auto_generated.address_a[10]
address_a[11] => altsyncram_ntp1:auto_generated.address_a[11]
address_a[12] => altsyncram_ntp1:auto_generated.address_a[12]
address_a[13] => altsyncram_ntp1:auto_generated.address_a[13]
address_b[0] => altsyncram_ntp1:auto_generated.address_b[0]
address_b[1] => altsyncram_ntp1:auto_generated.address_b[1]
address_b[2] => altsyncram_ntp1:auto_generated.address_b[2]
address_b[3] => altsyncram_ntp1:auto_generated.address_b[3]
address_b[4] => altsyncram_ntp1:auto_generated.address_b[4]
address_b[5] => altsyncram_ntp1:auto_generated.address_b[5]
address_b[6] => altsyncram_ntp1:auto_generated.address_b[6]
address_b[7] => altsyncram_ntp1:auto_generated.address_b[7]
address_b[8] => altsyncram_ntp1:auto_generated.address_b[8]
address_b[9] => altsyncram_ntp1:auto_generated.address_b[9]
address_b[10] => altsyncram_ntp1:auto_generated.address_b[10]
address_b[11] => altsyncram_ntp1:auto_generated.address_b[11]
address_b[12] => altsyncram_ntp1:auto_generated.address_b[12]
address_b[13] => altsyncram_ntp1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ntp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ntp1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ntp1:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_ntp1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ntp1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ntp1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ntp1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ntp1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ntp1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ntp1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ntp1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ntp1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ntp1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ntp1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ntp1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ntp1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ntp1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ntp1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ntp1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|memory:memory|dpram:vram|altsyncram:altsyncram_component|altsyncram_ntp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_d0b:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_csb:mux3.result[0]
q_b[1] <= mux_csb:mux3.result[1]
q_b[2] <= mux_csb:mux3.result[2]
q_b[3] <= mux_csb:mux3.result[3]
q_b[4] <= mux_csb:mux3.result[4]
q_b[5] <= mux_csb:mux3.result[5]
q_b[6] <= mux_csb:mux3.result[6]
q_b[7] <= mux_csb:mux3.result[7]
q_b[8] <= mux_csb:mux3.result[8]
q_b[9] <= mux_csb:mux3.result[9]
q_b[10] <= mux_csb:mux3.result[10]
q_b[11] <= mux_csb:mux3.result[11]
q_b[12] <= mux_csb:mux3.result[12]
q_b[13] <= mux_csb:mux3.result[13]
q_b[14] <= mux_csb:mux3.result[14]
q_b[15] <= mux_csb:mux3.result[15]
wren_a => decode_d0b:decode2.enable


|poseidon_top|guest_top:guest|memory:memory|dpram:vram|altsyncram:altsyncram_component|altsyncram_ntp1:auto_generated|decode_d0b:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|memory:memory|dpram:vram|altsyncram:altsyncram_component|altsyncram_ntp1:auto_generated|mux_csb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|poseidon_top|guest_top:guest|memory:memory|sram:ram
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
clk => old_rd.CLK
clk => new_wtbt[0].CLK
clk => new_wtbt[1].CLK
clk => new_data[0].CLK
clk => new_data[1].CLK
clk => new_data[2].CLK
clk => new_data[3].CLK
clk => new_data[4].CLK
clk => new_data[5].CLK
clk => new_data[6].CLK
clk => new_data[7].CLK
clk => new_data[8].CLK
clk => new_data[9].CLK
clk => new_data[10].CLK
clk => new_data[11].CLK
clk => new_data[12].CLK
clk => new_data[13].CLK
clk => new_data[14].CLK
clk => new_data[15].CLK
clk => old_we.CLK
clk => save_we.CLK
clk => save_addr[0].CLK
clk => save_addr[1].CLK
clk => save_addr[2].CLK
clk => save_addr[3].CLK
clk => save_addr[4].CLK
clk => save_addr[5].CLK
clk => save_addr[6].CLK
clk => save_addr[7].CLK
clk => save_addr[8].CLK
clk => save_addr[9].CLK
clk => save_addr[10].CLK
clk => save_addr[11].CLK
clk => save_addr[12].CLK
clk => save_addr[13].CLK
clk => save_addr[14].CLK
clk => save_addr[15].CLK
clk => save_addr[16].CLK
clk => save_addr[17].CLK
clk => save_addr[18].CLK
clk => save_addr[19].CLK
clk => save_addr[20].CLK
clk => save_addr[21].CLK
clk => save_addr[22].CLK
clk => save_addr[23].CLK
clk => save_addr[24].CLK
clk => new_rd.CLK
clk => new_we.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQ[0]~reg0.CLK
clk => SDRAM_DQ[0]~en.CLK
clk => SDRAM_DQ[1]~reg0.CLK
clk => SDRAM_DQ[1]~en.CLK
clk => SDRAM_DQ[2]~reg0.CLK
clk => SDRAM_DQ[2]~en.CLK
clk => SDRAM_DQ[3]~reg0.CLK
clk => SDRAM_DQ[3]~en.CLK
clk => SDRAM_DQ[4]~reg0.CLK
clk => SDRAM_DQ[4]~en.CLK
clk => SDRAM_DQ[5]~reg0.CLK
clk => SDRAM_DQ[5]~en.CLK
clk => SDRAM_DQ[6]~reg0.CLK
clk => SDRAM_DQ[6]~en.CLK
clk => SDRAM_DQ[7]~reg0.CLK
clk => SDRAM_DQ[7]~en.CLK
clk => SDRAM_DQ[8]~reg0.CLK
clk => SDRAM_DQ[8]~en.CLK
clk => SDRAM_DQ[9]~reg0.CLK
clk => SDRAM_DQ[9]~en.CLK
clk => SDRAM_DQ[10]~reg0.CLK
clk => SDRAM_DQ[10]~en.CLK
clk => SDRAM_DQ[11]~reg0.CLK
clk => SDRAM_DQ[11]~en.CLK
clk => SDRAM_DQ[12]~reg0.CLK
clk => SDRAM_DQ[12]~en.CLK
clk => SDRAM_DQ[13]~reg0.CLK
clk => SDRAM_DQ[13]~en.CLK
clk => SDRAM_DQ[14]~reg0.CLK
clk => SDRAM_DQ[14]~en.CLK
clk => SDRAM_DQ[15]~reg0.CLK
clk => SDRAM_DQ[15]~en.CLK
clk => cke.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => ready~reg0.CLK
clk => latched.CLK
clk => data_ready_delay[0].CLK
clk => data_ready_delay[1].CLK
clk => data_ready_delay[2].CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => refresh_count[9].CLK
clk => refresh_count[10].CLK
clk => refresh_count[11].CLK
clk => refresh_count[12].CLK
clk => refresh_count[13].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= command[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= command[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= command[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= command[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= cke.DB_MAX_OUTPUT_PORT_TYPE
wtbt[0] => new_wtbt[0].DATAIN
wtbt[1] => new_wtbt[1].DATAIN
addr[0] => save_addr.DATAB
addr[0] => save_addr.DATAB
addr[1] => save_addr.DATAB
addr[1] => SDRAM_A.DATAB
addr[1] => Equal17.IN23
addr[1] => save_addr.DATAB
addr[2] => save_addr.DATAB
addr[2] => SDRAM_A.DATAB
addr[2] => Equal17.IN22
addr[2] => save_addr.DATAB
addr[3] => save_addr.DATAB
addr[3] => SDRAM_A.DATAB
addr[3] => Equal17.IN21
addr[3] => save_addr.DATAB
addr[4] => save_addr.DATAB
addr[4] => SDRAM_A.DATAB
addr[4] => Equal17.IN20
addr[4] => save_addr.DATAB
addr[5] => save_addr.DATAB
addr[5] => SDRAM_A.DATAB
addr[5] => Equal17.IN19
addr[5] => save_addr.DATAB
addr[6] => save_addr.DATAB
addr[6] => SDRAM_A.DATAB
addr[6] => Equal17.IN18
addr[6] => save_addr.DATAB
addr[7] => save_addr.DATAB
addr[7] => SDRAM_A.DATAB
addr[7] => Equal17.IN17
addr[7] => save_addr.DATAB
addr[8] => save_addr.DATAB
addr[8] => SDRAM_A.DATAB
addr[8] => Equal17.IN16
addr[8] => save_addr.DATAB
addr[9] => save_addr.DATAB
addr[9] => SDRAM_A.DATAB
addr[9] => Equal17.IN15
addr[9] => save_addr.DATAB
addr[10] => save_addr.DATAB
addr[10] => SDRAM_A.DATAB
addr[10] => Equal17.IN14
addr[10] => save_addr.DATAB
addr[11] => save_addr.DATAB
addr[11] => SDRAM_A.DATAB
addr[11] => Equal17.IN13
addr[11] => save_addr.DATAB
addr[12] => save_addr.DATAB
addr[12] => SDRAM_A.DATAB
addr[12] => Equal17.IN12
addr[12] => save_addr.DATAB
addr[13] => save_addr.DATAB
addr[13] => SDRAM_A.DATAB
addr[13] => Equal17.IN11
addr[13] => save_addr.DATAB
addr[14] => save_addr.DATAB
addr[14] => Equal17.IN10
addr[14] => save_addr.DATAB
addr[15] => save_addr.DATAB
addr[15] => Equal17.IN9
addr[15] => save_addr.DATAB
addr[16] => save_addr.DATAB
addr[16] => Equal17.IN8
addr[16] => save_addr.DATAB
addr[17] => save_addr.DATAB
addr[17] => Equal17.IN7
addr[17] => save_addr.DATAB
addr[18] => save_addr.DATAB
addr[18] => Equal17.IN6
addr[18] => save_addr.DATAB
addr[19] => save_addr.DATAB
addr[19] => Equal17.IN5
addr[19] => save_addr.DATAB
addr[20] => save_addr.DATAB
addr[20] => Equal17.IN4
addr[20] => save_addr.DATAB
addr[21] => save_addr.DATAB
addr[21] => Equal17.IN3
addr[21] => save_addr.DATAB
addr[22] => save_addr.DATAB
addr[22] => Equal17.IN2
addr[22] => save_addr.DATAB
addr[23] => save_addr.DATAB
addr[23] => SDRAM_BA.DATAB
addr[23] => Equal17.IN1
addr[23] => save_addr.DATAB
addr[24] => save_addr.DATAB
addr[24] => SDRAM_BA.DATAB
addr[24] => Equal17.IN0
addr[24] => save_addr.DATAB
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE
din[0] => new_data[0].DATAIN
din[1] => new_data[1].DATAIN
din[2] => new_data[2].DATAIN
din[3] => new_data[3].DATAIN
din[4] => new_data[4].DATAIN
din[5] => new_data[5].DATAIN
din[6] => new_data[6].DATAIN
din[7] => new_data[7].DATAIN
din[8] => new_data[8].DATAIN
din[9] => new_data[9].DATAIN
din[10] => new_data[10].DATAIN
din[11] => new_data[11].DATAIN
din[12] => new_data[12].DATAIN
din[13] => new_data[13].DATAIN
din[14] => new_data[14].DATAIN
din[15] => new_data[15].DATAIN
we => always0.IN1
we => old_we.DATAIN
rd => always0.IN1
rd => old_rd.DATAIN
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|vic_wb:vic
clk_sys => wb_irq_o~reg0.CLK
clk_sys => nvec[0].CLK
clk_sys => nvec[1].CLK
clk_sys => iack[0]~reg0.CLK
clk_sys => iack[1]~reg0.CLK
clk_sys => wb_dat_o[0]~reg0.CLK
clk_sys => wb_dat_o[1]~reg0.CLK
clk_sys => wb_dat_o[2]~reg0.CLK
clk_sys => wb_dat_o[3]~reg0.CLK
clk_sys => wb_dat_o[4]~reg0.CLK
clk_sys => wb_dat_o[5]~reg0.CLK
clk_sys => wb_dat_o[6]~reg0.CLK
clk_sys => wb_dat_o[7]~reg0.CLK
clk_sys => wb_dat_o[8]~reg0.CLK
clk_sys => wb_dat_o[9]~reg0.CLK
clk_sys => wb_dat_o[10]~reg0.CLK
clk_sys => wb_dat_o[11]~reg0.CLK
clk_sys => wb_dat_o[12]~reg0.CLK
clk_sys => wb_dat_o[13]~reg0.CLK
clk_sys => wb_dat_o[14]~reg0.CLK
clk_sys => wb_dat_o[15]~reg0.CLK
clk_sys => wb_ack_o~reg0.CLK
ce => wb_irq_o.OUTPUTSELECT
ce => wb_ack_o~reg0.ENA
ce => wb_dat_o[15]~reg0.ENA
ce => wb_dat_o[14]~reg0.ENA
ce => wb_dat_o[13]~reg0.ENA
ce => wb_dat_o[12]~reg0.ENA
ce => wb_dat_o[11]~reg0.ENA
ce => wb_dat_o[10]~reg0.ENA
ce => wb_dat_o[9]~reg0.ENA
ce => wb_dat_o[8]~reg0.ENA
ce => wb_dat_o[7]~reg0.ENA
ce => wb_dat_o[6]~reg0.ENA
ce => wb_dat_o[5]~reg0.ENA
ce => wb_dat_o[4]~reg0.ENA
ce => wb_dat_o[3]~reg0.ENA
ce => wb_dat_o[2]~reg0.ENA
ce => wb_dat_o[1]~reg0.ENA
ce => wb_dat_o[0]~reg0.ENA
ce => iack[1]~reg0.ENA
ce => iack[0]~reg0.ENA
ce => nvec[1].ENA
ce => nvec[0].ENA
wb_rst_i => nvec[0].PRESET
wb_rst_i => nvec[1].PRESET
wb_rst_i => iack[0]~reg0.ACLR
wb_rst_i => iack[1]~reg0.ACLR
wb_rst_i => wb_dat_o[0]~reg0.ACLR
wb_rst_i => wb_dat_o[1]~reg0.ACLR
wb_rst_i => wb_dat_o[2]~reg0.ACLR
wb_rst_i => wb_dat_o[3]~reg0.ACLR
wb_rst_i => wb_dat_o[4]~reg0.ACLR
wb_rst_i => wb_dat_o[5]~reg0.ACLR
wb_rst_i => wb_dat_o[6]~reg0.ACLR
wb_rst_i => wb_dat_o[7]~reg0.ACLR
wb_rst_i => wb_dat_o[8]~reg0.ACLR
wb_rst_i => wb_dat_o[9]~reg0.ACLR
wb_rst_i => wb_dat_o[10]~reg0.ACLR
wb_rst_i => wb_dat_o[11]~reg0.ACLR
wb_rst_i => wb_dat_o[12]~reg0.ACLR
wb_rst_i => wb_dat_o[13]~reg0.ACLR
wb_rst_i => wb_dat_o[14]~reg0.ACLR
wb_rst_i => wb_dat_o[15]~reg0.ACLR
wb_rst_i => wb_ack_o~reg0.ACLR
wb_rst_i => wb_irq_o~reg0.ENA
wb_irq_o <= wb_irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_stb_i => wb_ack_o.IN1
wb_stb_i => iack.IN1
wb_stb_i => iack.IN1
wb_stb_i => always0.IN1
wb_stb_i => nvec.OUTPUTSELECT
wb_stb_i => nvec.OUTPUTSELECT
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivec[0] => ShiftRight0.IN36
ivec[1] => ShiftRight0.IN35
ivec[2] => ShiftRight0.IN34
ivec[3] => ShiftRight0.IN33
ivec[4] => ShiftRight0.IN32
ivec[5] => ShiftRight0.IN31
ivec[6] => ShiftRight0.IN30
ivec[7] => ShiftRight0.IN29
ivec[8] => ShiftRight0.IN28
ivec[9] => ShiftRight0.IN27
ivec[10] => ShiftRight0.IN26
ivec[11] => ShiftRight0.IN25
ivec[12] => ShiftRight0.IN24
ivec[13] => ShiftRight0.IN23
ivec[14] => ShiftRight0.IN22
ivec[15] => ShiftRight0.IN21
ivec[16] => ShiftRight0.IN20
ivec[17] => ShiftRight0.IN19
ivec[18] => ShiftRight0.IN18
ivec[19] => ShiftRight0.IN17
ivec[20] => ShiftRight0.IN16
ivec[21] => ShiftRight0.IN15
ivec[22] => ShiftRight0.IN14
ivec[23] => ShiftRight0.IN13
ivec[24] => ShiftRight0.IN12
ivec[25] => ShiftRight0.IN11
ivec[26] => ShiftRight0.IN10
ivec[27] => ShiftRight0.IN9
ivec[28] => ShiftRight0.IN8
ivec[29] => ShiftRight0.IN7
ivec[30] => ShiftRight0.IN6
ivec[31] => ShiftRight0.IN5
ireq[0] => iack.IN1
ireq[0] => nvec.OUTPUTSELECT
ireq[0] => nvec.DATAB
ireq[1] => iack.IN1
ireq[1] => nvec.DATAA
iack[0] <= iack[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iack[1] <= iack[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|keyboard:keyboard
clk_sys => reg662[0].CLK
clk_sys => reg662[1].CLK
clk_sys => reg662[2].CLK
clk_sys => reg662[3].CLK
clk_sys => reg662[4].CLK
clk_sys => reg662[5].CLK
clk_sys => reg662[6].CLK
clk_sys => key_down~reg0.CLK
clk_sys => state_shift.CLK
clk_sys => state_reset.CLK
clk_sys => state_alt.CLK
clk_sys => state_ctrl.CLK
clk_sys => key_change.CLK
clk_sys => keys[0][0].CLK
clk_sys => keys[0][1].CLK
clk_sys => keys[0][2].CLK
clk_sys => keys[0][3].CLK
clk_sys => keys[0][4].CLK
clk_sys => keys[0][5].CLK
clk_sys => keys[0][6].CLK
clk_sys => keys[0][7].CLK
clk_sys => keys[0][8].CLK
clk_sys => keys[1][0].CLK
clk_sys => keys[1][1].CLK
clk_sys => keys[1][2].CLK
clk_sys => keys[1][3].CLK
clk_sys => keys[1][4].CLK
clk_sys => keys[1][5].CLK
clk_sys => keys[1][6].CLK
clk_sys => keys[1][7].CLK
clk_sys => keys[1][8].CLK
clk_sys => keys[2][0].CLK
clk_sys => keys[2][1].CLK
clk_sys => keys[2][2].CLK
clk_sys => keys[2][3].CLK
clk_sys => keys[2][4].CLK
clk_sys => keys[2][5].CLK
clk_sys => keys[2][6].CLK
clk_sys => keys[2][7].CLK
clk_sys => keys[2][8].CLK
clk_sys => keys[3][0].CLK
clk_sys => keys[3][1].CLK
clk_sys => keys[3][2].CLK
clk_sys => keys[3][3].CLK
clk_sys => keys[3][4].CLK
clk_sys => keys[3][5].CLK
clk_sys => keys[3][6].CLK
clk_sys => keys[3][7].CLK
clk_sys => keys[3][8].CLK
clk_sys => keys[4][0].CLK
clk_sys => keys[4][1].CLK
clk_sys => keys[4][2].CLK
clk_sys => keys[4][3].CLK
clk_sys => keys[4][4].CLK
clk_sys => keys[4][5].CLK
clk_sys => keys[4][6].CLK
clk_sys => keys[4][7].CLK
clk_sys => keys[4][8].CLK
clk_sys => pressed.CLK
clk_sys => e0.CLK
clk_sys => key_bw~reg0.CLK
clk_sys => key_color~reg0.CLK
clk_sys => old_ack274.CLK
clk_sys => old_ack60.CLK
clk_sys => old_stb662.CLK
clk_sys => data_o[0].CLK
clk_sys => data_o[1].CLK
clk_sys => data_o[2].CLK
clk_sys => data_o[3].CLK
clk_sys => data_o[4].CLK
clk_sys => data_o[5].CLK
clk_sys => data_o[6].CLK
clk_sys => data_o[7].CLK
clk_sys => data_o[8].CLK
clk_sys => data_o[9].CLK
clk_sys => data_o[10].CLK
clk_sys => data_o[11].CLK
clk_sys => data_o[12].CLK
clk_sys => data_o[13].CLK
clk_sys => data_o[14].CLK
clk_sys => data_o[15].CLK
clk_sys => old_stb660.CLK
clk_sys => state_stop[0].CLK
clk_sys => state_stop[1].CLK
clk_sys => state_stop[2].CLK
clk_sys => state_stop[3].CLK
clk_sys => state_stop[4].CLK
clk_sys => state_stop[5].CLK
clk_sys => state_stop[6].CLK
clk_sys => state_stop[7].CLK
clk_sys => req274.CLK
clk_sys => req60.CLK
clk_sys => reg660[6].CLK
clk_sys => reg660[7].CLK
clk_sys => state_rus[0].CLK
clk_sys => state_rus[1].CLK
clk_sys => state_rus[2].CLK
clk_sys => state_rus[3].CLK
clk_sys => state_rus[4].CLK
clk_sys => state_rus[5].CLK
clk_sys => state_rus[6].CLK
clk_sys => state_caps[0].CLK
clk_sys => state_caps[1].CLK
clk_sys => state_caps[2].CLK
clk_sys => state_caps[3].CLK
clk_sys => state_caps[4].CLK
clk_sys => state_caps[5].CLK
clk_sys => state_caps[6].CLK
clk_sys => shift_reg[1].CLK
clk_sys => shift_reg[2].CLK
clk_sys => shift_reg[3].CLK
clk_sys => shift_reg[4].CLK
clk_sys => shift_reg[5].CLK
clk_sys => shift_reg[6].CLK
clk_sys => shift_reg[7].CLK
clk_sys => shift_reg[8].CLK
clk_sys => shift_reg[9].CLK
clk_sys => shift_reg[10].CLK
clk_sys => shift_reg[11].CLK
clk_sys => prev_clk[0].CLK
clk_sys => prev_clk[1].CLK
clk_sys => prev_clk[2].CLK
clk_sys => prev_clk[3].CLK
clk_sys => old_bus_reset.CLK
ce_bus => always0.IN1
bus_din[0] => ~NO_FANOUT~
bus_din[1] => ~NO_FANOUT~
bus_din[2] => ~NO_FANOUT~
bus_din[3] => ~NO_FANOUT~
bus_din[4] => ~NO_FANOUT~
bus_din[5] => ~NO_FANOUT~
bus_din[6] => reg660.DATAB
bus_din[7] => ~NO_FANOUT~
bus_din[8] => ~NO_FANOUT~
bus_din[9] => ~NO_FANOUT~
bus_din[10] => ~NO_FANOUT~
bus_din[11] => ~NO_FANOUT~
bus_din[12] => ~NO_FANOUT~
bus_din[13] => ~NO_FANOUT~
bus_din[14] => ~NO_FANOUT~
bus_din[15] => ~NO_FANOUT~
bus_dout[0] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[1] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[2] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[3] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[4] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[5] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[6] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[7] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[8] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[9] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[10] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[11] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[12] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[13] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[14] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[15] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_addr[0] => ~NO_FANOUT~
bus_addr[1] => Equal0.IN15
bus_addr[1] => Equal1.IN11
bus_addr[2] => Equal0.IN14
bus_addr[2] => Equal1.IN15
bus_addr[3] => Equal0.IN13
bus_addr[3] => Equal1.IN14
bus_addr[4] => Equal0.IN10
bus_addr[4] => Equal1.IN10
bus_addr[5] => Equal0.IN9
bus_addr[5] => Equal1.IN9
bus_addr[6] => Equal0.IN12
bus_addr[6] => Equal1.IN13
bus_addr[7] => Equal0.IN8
bus_addr[7] => Equal1.IN8
bus_addr[8] => Equal0.IN7
bus_addr[8] => Equal1.IN7
bus_addr[9] => Equal0.IN6
bus_addr[9] => Equal1.IN6
bus_addr[10] => Equal0.IN5
bus_addr[10] => Equal1.IN5
bus_addr[11] => Equal0.IN4
bus_addr[11] => Equal1.IN4
bus_addr[12] => Equal0.IN3
bus_addr[12] => Equal1.IN3
bus_addr[13] => Equal0.IN2
bus_addr[13] => Equal1.IN2
bus_addr[14] => Equal0.IN1
bus_addr[14] => Equal1.IN1
bus_addr[15] => Equal0.IN0
bus_addr[15] => Equal1.IN0
bus_reset => always0.IN1
bus_reset => old_bus_reset.DATAIN
bus_sync => sel660.IN1
bus_sync => sel662.IN1
bus_we => reg660.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => data_o.OUTPUTSELECT
bus_we => comb.IN1
bus_wtbt[0] => ~NO_FANOUT~
bus_wtbt[1] => ~NO_FANOUT~
bus_stb => stb660.IN1
bus_stb => stb662.IN1
bus_stb => bus_ack.IN1
bus_ack <= bus_ack.DB_MAX_OUTPUT_PORT_TYPE
virq_req60 <= req60.DB_MAX_OUTPUT_PORT_TYPE
virq_ack60 => always0.IN1
virq_ack60 => old_ack60.DATAIN
virq_req274 <= req274.DB_MAX_OUTPUT_PORT_TYPE
virq_ack274 => always0.IN1
virq_ack274 => old_ack274.DATAIN
ps2_kbd_clk => prev_clk.DATAA
ps2_kbd_data => always0.IN1
ps2_kbd_data => shift_reg.DATAA
ps2_caps_led <= state_caps[5].DB_MAX_OUTPUT_PORT_TYPE
key_down <= key_down~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_stop <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
key_reset <= state_reset.DB_MAX_OUTPUT_PORT_TYPE
key_color <= key_color~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_bw <= key_bw~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|keyboard:keyboard|kbd_transl:kbd_transl
shift => Decoder0.IN0
e0 => Selector0.IN8
e0 => Selector1.IN8
e0 => Selector2.IN8
e0 => Selector3.IN6
e0 => Selector0.IN9
e0 => Selector1.IN9
e0 => Selector2.IN9
e0 => Selector3.IN7
e0 => Selector0.IN2
e0 => Selector1.IN2
e0 => Selector2.IN2
incode[0] => Decoder0.IN8
incode[1] => Decoder0.IN7
incode[2] => Decoder0.IN6
incode[3] => Decoder0.IN5
incode[4] => Decoder0.IN4
incode[5] => Decoder0.IN3
incode[6] => Decoder0.IN2
incode[7] => Decoder0.IN1
outcode[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
outcode[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
outcode[2] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
outcode[3] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
outcode[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
outcode[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
outcode[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
autoar2 <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|ps2_mouse:mouse
clk => idle[0].CLK
clk => idle[1].CLK
clk => idle[2].CLK
clk => idle[3].CLK
clk => idle[4].CLK
clk => idle[5].CLK
clk => idle[6].CLK
clk => idle[7].CLK
clk => idle[8].CLK
clk => idle[9].CLK
clk => idle[10].CLK
clk => idle[11].CLK
clk => idle[12].CLK
clk => idle[13].CLK
clk => idle[14].CLK
clk => idle[15].CLK
clk => idle[16].CLK
clk => idle[17].CLK
clk => idle[18].CLK
clk => idle[19].CLK
clk => idle[20].CLK
clk => idle[21].CLK
clk => idle[22].CLK
clk => idle[23].CLK
clk => idle[24].CLK
clk => idle[25].CLK
clk => idle[26].CLK
clk => idle[27].CLK
clk => idle[28].CLK
clk => idle[29].CLK
clk => idle[30].CLK
clk => idle[31].CLK
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
clk => counter[6]~reg0.CLK
clk => counter[7]~reg0.CLK
clk => pointer_dy[0]~reg0.CLK
clk => pointer_dy[1]~reg0.CLK
clk => pointer_dy[2]~reg0.CLK
clk => pointer_dy[3]~reg0.CLK
clk => pointer_dy[4]~reg0.CLK
clk => pointer_dy[5]~reg0.CLK
clk => pointer_dy[6]~reg0.CLK
clk => pointer_dy[7]~reg0.CLK
clk => pointer_dy[8]~reg0.CLK
clk => pointer_dx[0]~reg0.CLK
clk => pointer_dx[1]~reg0.CLK
clk => pointer_dx[2]~reg0.CLK
clk => pointer_dx[3]~reg0.CLK
clk => pointer_dx[4]~reg0.CLK
clk => pointer_dx[5]~reg0.CLK
clk => pointer_dx[6]~reg0.CLK
clk => pointer_dx[7]~reg0.CLK
clk => pointer_dx[8]~reg0.CLK
clk => right_btn~reg0.CLK
clk => left_btn~reg0.CLK
clk => bcount[0].CLK
clk => bcount[1].CLK
clk => bcount[2].CLK
clk => bcount[3].CLK
clk => bcount[4].CLK
clk => bcount[5].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => q[11].CLK
clk => q[12].CLK
clk => q[13].CLK
clk => q[14].CLK
clk => q[15].CLK
clk => q[16].CLK
clk => q[17].CLK
clk => q[18].CLK
clk => q[19].CLK
clk => q[20].CLK
clk => q[21].CLK
clk => q[22].CLK
clk => q[23].CLK
clk => q[24].CLK
clk => q[25].CLK
clk => q[26].CLK
clk => q[27].CLK
clk => q[28].CLK
clk => q[29].CLK
clk => q[30].CLK
clk => q[31].CLK
clk => q[32].CLK
clk => data_ready~reg0.CLK
clk => old_ps2_clk.CLK
ps2_clk => always0.IN1
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => idle.OUTPUTSELECT
ps2_clk => old_ps2_clk.DATAIN
ps2_clk => always0.IN1
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
ps2_data => q.DATAB
left_btn <= left_btn~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_btn <= right_btn~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[0] <= pointer_dx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[1] <= pointer_dx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[2] <= pointer_dx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[3] <= pointer_dx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[4] <= pointer_dx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[5] <= pointer_dx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[6] <= pointer_dx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[7] <= pointer_dx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dx[8] <= pointer_dx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[0] <= pointer_dy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[1] <= pointer_dy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[2] <= pointer_dy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[3] <= pointer_dy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[4] <= pointer_dy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[5] <= pointer_dy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[6] <= pointer_dy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[7] <= pointer_dy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointer_dy[8] <= pointer_dy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|sigma_delta_dac:dac_l
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACin[0] => Add0.IN22
DACin[1] => Add0.IN21
DACin[2] => Add0.IN20
DACin[3] => Add0.IN19
DACin[4] => Add0.IN18
DACin[5] => Add0.IN17
DACin[6] => Add0.IN16
DACin[7] => Add0.IN15
DACin[8] => Add0.IN14
DACin[9] => Add0.IN13
CLK => DACout~reg0.CLK
CLK => SigmaLatch[0].CLK
CLK => SigmaLatch[1].CLK
CLK => SigmaLatch[2].CLK
CLK => SigmaLatch[3].CLK
CLK => SigmaLatch[4].CLK
CLK => SigmaLatch[5].CLK
CLK => SigmaLatch[6].CLK
CLK => SigmaLatch[7].CLK
CLK => SigmaLatch[8].CLK
CLK => SigmaLatch[9].CLK
CLK => SigmaLatch[10].CLK
CLK => SigmaLatch[11].CLK
RESET => DACout~reg0.PRESET
RESET => SigmaLatch[0].ACLR
RESET => SigmaLatch[1].ACLR
RESET => SigmaLatch[2].ACLR
RESET => SigmaLatch[3].ACLR
RESET => SigmaLatch[4].ACLR
RESET => SigmaLatch[5].ACLR
RESET => SigmaLatch[6].ACLR
RESET => SigmaLatch[7].ACLR
RESET => SigmaLatch[8].ACLR
RESET => SigmaLatch[9].ACLR
RESET => SigmaLatch[10].PRESET
RESET => SigmaLatch[11].ACLR


|poseidon_top|guest_top:guest|sigma_delta_dac:dac_r
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACin[0] => Add0.IN22
DACin[1] => Add0.IN21
DACin[2] => Add0.IN20
DACin[3] => Add0.IN19
DACin[4] => Add0.IN18
DACin[5] => Add0.IN17
DACin[6] => Add0.IN16
DACin[7] => Add0.IN15
DACin[8] => Add0.IN14
DACin[9] => Add0.IN13
CLK => DACout~reg0.CLK
CLK => SigmaLatch[0].CLK
CLK => SigmaLatch[1].CLK
CLK => SigmaLatch[2].CLK
CLK => SigmaLatch[3].CLK
CLK => SigmaLatch[4].CLK
CLK => SigmaLatch[5].CLK
CLK => SigmaLatch[6].CLK
CLK => SigmaLatch[7].CLK
CLK => SigmaLatch[8].CLK
CLK => SigmaLatch[9].CLK
CLK => SigmaLatch[10].CLK
CLK => SigmaLatch[11].CLK
RESET => DACout~reg0.PRESET
RESET => SigmaLatch[0].ACLR
RESET => SigmaLatch[1].ACLR
RESET => SigmaLatch[2].ACLR
RESET => SigmaLatch[3].ACLR
RESET => SigmaLatch[4].ACLR
RESET => SigmaLatch[5].ACLR
RESET => SigmaLatch[6].ACLR
RESET => SigmaLatch[7].ACLR
RESET => SigmaLatch[8].ACLR
RESET => SigmaLatch[9].ACLR
RESET => SigmaLatch[10].PRESET
RESET => SigmaLatch[11].ACLR


|poseidon_top|guest_top:guest|ym2149:psg
CLK => C[0].CLK
CLK => C[1].CLK
CLK => C[2].CLK
CLK => C[3].CLK
CLK => C[4].CLK
CLK => C[5].CLK
CLK => B[0].CLK
CLK => B[1].CLK
CLK => B[2].CLK
CLK => B[3].CLK
CLK => B[4].CLK
CLK => B[5].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => A[5].CLK
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => env_ena.CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => noise_gen_op[0].CLK
CLK => noise_gen_op[1].CLK
CLK => noise_gen_op[2].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CLK => env_reset.CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
CLK => addr[5].CLK
CLK => addr[6].CLK
CLK => addr[7].CLK
CLK => ymreg[15][0].CLK
CLK => ymreg[15][1].CLK
CLK => ymreg[15][2].CLK
CLK => ymreg[15][3].CLK
CLK => ymreg[15][4].CLK
CLK => ymreg[15][5].CLK
CLK => ymreg[15][6].CLK
CLK => ymreg[15][7].CLK
CLK => ymreg[14][0].CLK
CLK => ymreg[14][1].CLK
CLK => ymreg[14][2].CLK
CLK => ymreg[14][3].CLK
CLK => ymreg[14][4].CLK
CLK => ymreg[14][5].CLK
CLK => ymreg[14][6].CLK
CLK => ymreg[14][7].CLK
CLK => ymreg[13][0].CLK
CLK => ymreg[13][1].CLK
CLK => ymreg[13][2].CLK
CLK => ymreg[13][3].CLK
CLK => ymreg[12][0].CLK
CLK => ymreg[12][1].CLK
CLK => ymreg[12][2].CLK
CLK => ymreg[12][3].CLK
CLK => ymreg[12][4].CLK
CLK => ymreg[12][5].CLK
CLK => ymreg[12][6].CLK
CLK => ymreg[12][7].CLK
CLK => ymreg[11][0].CLK
CLK => ymreg[11][1].CLK
CLK => ymreg[11][2].CLK
CLK => ymreg[11][3].CLK
CLK => ymreg[11][4].CLK
CLK => ymreg[11][5].CLK
CLK => ymreg[11][6].CLK
CLK => ymreg[11][7].CLK
CLK => ymreg[10][0].CLK
CLK => ymreg[10][1].CLK
CLK => ymreg[10][2].CLK
CLK => ymreg[10][3].CLK
CLK => ymreg[10][4].CLK
CLK => ymreg[9][0].CLK
CLK => ymreg[9][1].CLK
CLK => ymreg[9][2].CLK
CLK => ymreg[9][3].CLK
CLK => ymreg[9][4].CLK
CLK => ymreg[8][0].CLK
CLK => ymreg[8][1].CLK
CLK => ymreg[8][2].CLK
CLK => ymreg[8][3].CLK
CLK => ymreg[8][4].CLK
CLK => ymreg[7][0].CLK
CLK => ymreg[7][1].CLK
CLK => ymreg[7][2].CLK
CLK => ymreg[7][3].CLK
CLK => ymreg[7][4].CLK
CLK => ymreg[7][5].CLK
CLK => ymreg[7][6].CLK
CLK => ymreg[7][7].CLK
CLK => ymreg[6][0].CLK
CLK => ymreg[6][1].CLK
CLK => ymreg[6][2].CLK
CLK => ymreg[6][3].CLK
CLK => ymreg[6][4].CLK
CLK => ymreg[5][0].CLK
CLK => ymreg[5][1].CLK
CLK => ymreg[5][2].CLK
CLK => ymreg[5][3].CLK
CLK => ymreg[4][0].CLK
CLK => ymreg[4][1].CLK
CLK => ymreg[4][2].CLK
CLK => ymreg[4][3].CLK
CLK => ymreg[4][4].CLK
CLK => ymreg[4][5].CLK
CLK => ymreg[4][6].CLK
CLK => ymreg[4][7].CLK
CLK => ymreg[3][0].CLK
CLK => ymreg[3][1].CLK
CLK => ymreg[3][2].CLK
CLK => ymreg[3][3].CLK
CLK => ymreg[2][0].CLK
CLK => ymreg[2][1].CLK
CLK => ymreg[2][2].CLK
CLK => ymreg[2][3].CLK
CLK => ymreg[2][4].CLK
CLK => ymreg[2][5].CLK
CLK => ymreg[2][6].CLK
CLK => ymreg[2][7].CLK
CLK => ymreg[1][0].CLK
CLK => ymreg[1][1].CLK
CLK => ymreg[1][2].CLK
CLK => ymreg[1][3].CLK
CLK => ymreg[0][0].CLK
CLK => ymreg[0][1].CLK
CLK => ymreg[0][2].CLK
CLK => ymreg[0][3].CLK
CLK => ymreg[0][4].CLK
CLK => ymreg[0][5].CLK
CLK => ymreg[0][6].CLK
CLK => ymreg[0][7].CLK
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_hold.OUTPUTSELECT
CE => env_inc.OUTPUTSELECT
CE => tone_gen_cnt[2][1].ENA
CE => tone_gen_cnt[2][0].ENA
CE => tone_gen_cnt[3][11].ENA
CE => tone_gen_cnt[3][10].ENA
CE => tone_gen_cnt[3][9].ENA
CE => tone_gen_cnt[3][8].ENA
CE => tone_gen_cnt[3][7].ENA
CE => tone_gen_cnt[3][6].ENA
CE => tone_gen_cnt[3][5].ENA
CE => tone_gen_cnt[3][4].ENA
CE => tone_gen_cnt[3][3].ENA
CE => tone_gen_cnt[3][2].ENA
CE => tone_gen_cnt[3][1].ENA
CE => tone_gen_cnt[3][0].ENA
CE => tone_gen_op[3].ENA
CE => tone_gen_op[2].ENA
CE => env_ena.ENA
CE => env_gen_cnt[15].ENA
CE => env_gen_cnt[14].ENA
CE => env_gen_cnt[13].ENA
CE => env_gen_cnt[12].ENA
CE => env_gen_cnt[11].ENA
CE => env_gen_cnt[10].ENA
CE => env_gen_cnt[9].ENA
CE => env_gen_cnt[8].ENA
CE => env_gen_cnt[7].ENA
CE => env_gen_cnt[6].ENA
CE => env_gen_cnt[5].ENA
CE => env_gen_cnt[4].ENA
CE => env_gen_cnt[3].ENA
CE => noise_div.ENA
CE => env_gen_cnt[2].ENA
CE => env_gen_cnt[1].ENA
CE => noise_gen_op[0].ENA
CE => tone_gen_op[1].ENA
CE => env_gen_cnt[0].ENA
CE => tone_gen_cnt[2][2].ENA
CE => tone_gen_cnt[2][3].ENA
CE => tone_gen_cnt[2][4].ENA
CE => tone_gen_cnt[2][5].ENA
CE => tone_gen_cnt[2][6].ENA
CE => tone_gen_cnt[2][7].ENA
CE => tone_gen_cnt[2][8].ENA
CE => tone_gen_cnt[2][9].ENA
CE => tone_gen_cnt[2][10].ENA
CE => tone_gen_cnt[2][11].ENA
CE => tone_gen_cnt[1][0].ENA
CE => tone_gen_cnt[1][1].ENA
CE => tone_gen_cnt[1][2].ENA
CE => tone_gen_cnt[1][3].ENA
CE => tone_gen_cnt[1][4].ENA
CE => tone_gen_cnt[1][5].ENA
CE => tone_gen_cnt[1][6].ENA
CE => tone_gen_cnt[1][7].ENA
CE => tone_gen_cnt[1][8].ENA
CE => tone_gen_cnt[1][9].ENA
CE => tone_gen_cnt[1][10].ENA
CE => tone_gen_cnt[1][11].ENA
CE => noise_gen_op[1].ENA
CE => noise_gen_op[2].ENA
CE => poly17[0].ENA
CE => poly17[1].ENA
CE => poly17[2].ENA
CE => poly17[3].ENA
CE => poly17[4].ENA
CE => poly17[5].ENA
CE => poly17[6].ENA
CE => poly17[7].ENA
CE => poly17[8].ENA
CE => poly17[9].ENA
CE => poly17[10].ENA
CE => poly17[11].ENA
CE => poly17[12].ENA
CE => poly17[13].ENA
CE => poly17[14].ENA
CE => poly17[15].ENA
CE => poly17[16].ENA
CE => noise_gen_cnt[0].ENA
CE => noise_gen_cnt[1].ENA
CE => noise_gen_cnt[2].ENA
CE => noise_gen_cnt[3].ENA
CE => noise_gen_cnt[4].ENA
CE => cnt_div[0].ENA
CE => cnt_div[1].ENA
CE => cnt_div[2].ENA
CE => cnt_div[3].ENA
CE => ena_div_noise.ENA
CE => ena_div.ENA
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => env_reset.OUTPUTSELECT
RESET => always6.IN1
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => addr.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => ymreg.OUTPUTSELECT
BDIR => env_reset.OUTPUTSELECT
BDIR => always1.IN0
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => env_reset.OUTPUTSELECT
BC => always1.IN1
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => addr.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => addr.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => addr.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => addr.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => addr.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => addr.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => addr.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => addr.DATAB
DO[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SEL => cnt_div.DATAB
MODE => C[5].DATAIN
MODE => B[5].DATAIN
MODE => A[5].DATAIN
ACTIVE[0] <= ymreg[7][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[1] <= ymreg[7][1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[2] <= ymreg[7][2].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[3] <= ymreg[7][3].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[4] <= ymreg[7][4].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[5] <= ymreg[7][5].DB_MAX_OUTPUT_PORT_TYPE
IOA_in[0] => dout.DATAA
IOA_in[1] => dout.DATAA
IOA_in[2] => dout.DATAA
IOA_in[3] => dout.DATAA
IOA_in[4] => dout.DATAA
IOA_in[5] => dout.DATAA
IOA_in[6] => dout.DATAA
IOA_in[7] => dout.DATAA
IOA_out[0] <= ymreg[14][0].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[1] <= ymreg[14][1].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[2] <= ymreg[14][2].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[3] <= ymreg[14][3].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[4] <= ymreg[14][4].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[5] <= ymreg[14][5].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[6] <= ymreg[14][6].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[7] <= ymreg[14][7].DB_MAX_OUTPUT_PORT_TYPE
IOB_in[0] => dout.DATAA
IOB_in[1] => dout.DATAA
IOB_in[2] => dout.DATAA
IOB_in[3] => dout.DATAA
IOB_in[4] => dout.DATAA
IOB_in[5] => dout.DATAA
IOB_in[6] => dout.DATAA
IOB_in[7] => dout.DATAA
IOB_out[0] <= ymreg[15][0].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[1] <= ymreg[15][1].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[2] <= ymreg[15][2].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[3] <= ymreg[15][3].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[4] <= ymreg[15][4].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[5] <= ymreg[15][5].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[6] <= ymreg[15][6].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[7] <= ymreg[15][7].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video
reset => reg662.OUTPUTSELECT
reset => reg662.OUTPUTSELECT
reset => reg662.OUTPUTSELECT
reset => reg662.OUTPUTSELECT
reset => reg662.OUTPUTSELECT
reset => reg662.OUTPUTSELECT
clk_sys => video_mixer:video_mixer.clk_sys
clk_sys => color.CLK
clk_sys => reg662[8].CLK
clk_sys => reg662[9].CLK
clk_sys => reg662[10].CLK
clk_sys => reg662[11].CLK
clk_sys => reg662[14].CLK
clk_sys => reg662[15].CLK
clk_sys => reg664[0].CLK
clk_sys => reg664[1].CLK
clk_sys => reg664[2].CLK
clk_sys => reg664[3].CLK
clk_sys => reg664[4].CLK
clk_sys => reg664[5].CLK
clk_sys => reg664[6].CLK
clk_sys => reg664[7].CLK
clk_sys => reg664[9].CLK
clk_sys => old_bwswitch.CLK
clk_sys => old_cswitch.CLK
clk_sys => old_stb.CLK
clk_sys => dots[0].CLK
clk_sys => dots[1].CLK
clk_sys => dots[2].CLK
clk_sys => dots[3].CLK
clk_sys => dots[4].CLK
clk_sys => dots[5].CLK
clk_sys => dots[6].CLK
clk_sys => dots[7].CLK
clk_sys => dots[8].CLK
clk_sys => dots[9].CLK
clk_sys => dots[10].CLK
clk_sys => dots[11].CLK
clk_sys => dots[12].CLK
clk_sys => dots[13].CLK
clk_sys => dots[14].CLK
clk_sys => dots[15].CLK
clk_sys => dotm.CLK
clk_sys => irq.CLK
clk_sys => mode512.CLK
clk_sys => VSync.CLK
clk_sys => HSync.CLK
clk_sys => vc[0].CLK
clk_sys => vc[1].CLK
clk_sys => vc[2].CLK
clk_sys => vc[3].CLK
clk_sys => vc[4].CLK
clk_sys => vc[5].CLK
clk_sys => vc[6].CLK
clk_sys => vc[7].CLK
clk_sys => vc[8].CLK
clk_sys => vcr[0].CLK
clk_sys => vcr[1].CLK
clk_sys => vcr[2].CLK
clk_sys => vcr[3].CLK
clk_sys => vcr[4].CLK
clk_sys => vcr[5].CLK
clk_sys => vcr[6].CLK
clk_sys => vcr[7].CLK
clk_sys => hc[0].CLK
clk_sys => hc[1].CLK
clk_sys => hc[2].CLK
clk_sys => hc[3].CLK
clk_sys => hc[4].CLK
clk_sys => hc[5].CLK
clk_sys => hc[6].CLK
clk_sys => hc[7].CLK
clk_sys => hc[8].CLK
clk_sys => hc[9].CLK
ce_12mp => video_mixer:video_mixer.ce_pix
ce_12mp => comb.IN1
ce_12mp => irq.ENA
ce_12mp => mode512.ENA
ce_12mp => VSync.ENA
ce_12mp => HSync.ENA
ce_12mp => vc[0].ENA
ce_12mp => vc[1].ENA
ce_12mp => vc[2].ENA
ce_12mp => vc[3].ENA
ce_12mp => vc[4].ENA
ce_12mp => vc[5].ENA
ce_12mp => vc[6].ENA
ce_12mp => vc[7].ENA
ce_12mp => vc[8].ENA
ce_12mp => vcr[0].ENA
ce_12mp => vcr[1].ENA
ce_12mp => vcr[2].ENA
ce_12mp => vcr[3].ENA
ce_12mp => vcr[4].ENA
ce_12mp => vcr[5].ENA
ce_12mp => vcr[6].ENA
ce_12mp => vcr[7].ENA
ce_12mp => hc[0].ENA
ce_12mp => hc[1].ENA
ce_12mp => hc[2].ENA
ce_12mp => hc[3].ENA
ce_12mp => hc[4].ENA
ce_12mp => hc[5].ENA
ce_12mp => hc[6].ENA
ce_12mp => hc[7].ENA
ce_12mp => hc[8].ENA
ce_12mp => hc[9].ENA
ce_12mn => dots[0].ENA
ce_12mn => dots[1].ENA
ce_12mn => dots[2].ENA
ce_12mn => dots[3].ENA
ce_12mn => dots[4].ENA
ce_12mn => dots[5].ENA
ce_12mn => dots[6].ENA
ce_12mn => dots[7].ENA
ce_12mn => dots[8].ENA
ce_12mn => dots[9].ENA
ce_12mn => dots[10].ENA
ce_12mn => dots[11].ENA
ce_12mn => dots[12].ENA
ce_12mn => dots[13].ENA
ce_12mn => dots[14].ENA
ce_12mn => dots[15].ENA
ce_12mn => dotm.ENA
bk0010 => comb.IN1
bk0010 => sel662.IN1
bk0010 => irq_en.IN1
bk0010 => reg662.DATAB
color_switch => always1.IN1
color_switch => old_cswitch.DATAIN
bw_switch => always1.IN1
bw_switch => old_bwswitch.DATAIN
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => video_mixer:video_mixer.scandoubler_disable
ypbpr => video_mixer:video_mixer.ypbpr
scale[0] => Equal9.IN0
scale[0] => Equal10.IN1
scale[0] => Equal11.IN31
scale[1] => Equal9.IN31
scale[1] => Equal10.IN0
scale[1] => Equal11.IN0
SPI_SCK => video_mixer:video_mixer.SPI_SCK
SPI_SS3 => video_mixer:video_mixer.SPI_SS3
SPI_DI => video_mixer:video_mixer.SPI_DI
VGA_R[0] <= video_mixer:video_mixer.VGA_R[0]
VGA_R[1] <= video_mixer:video_mixer.VGA_R[1]
VGA_R[2] <= video_mixer:video_mixer.VGA_R[2]
VGA_R[3] <= video_mixer:video_mixer.VGA_R[3]
VGA_R[4] <= video_mixer:video_mixer.VGA_R[4]
VGA_R[5] <= video_mixer:video_mixer.VGA_R[5]
VGA_G[0] <= video_mixer:video_mixer.VGA_G[0]
VGA_G[1] <= video_mixer:video_mixer.VGA_G[1]
VGA_G[2] <= video_mixer:video_mixer.VGA_G[2]
VGA_G[3] <= video_mixer:video_mixer.VGA_G[3]
VGA_G[4] <= video_mixer:video_mixer.VGA_G[4]
VGA_G[5] <= video_mixer:video_mixer.VGA_G[5]
VGA_B[0] <= video_mixer:video_mixer.VGA_B[0]
VGA_B[1] <= video_mixer:video_mixer.VGA_B[1]
VGA_B[2] <= video_mixer:video_mixer.VGA_B[2]
VGA_B[3] <= video_mixer:video_mixer.VGA_B[3]
VGA_B[4] <= video_mixer:video_mixer.VGA_B[4]
VGA_B[5] <= video_mixer:video_mixer.VGA_B[5]
VGA_VS <= video_mixer:video_mixer.VGA_VS
VGA_HS <= video_mixer:video_mixer.VGA_HS
vram_addr[0] <= hc[4].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[1] <= hc[5].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[2] <= hc[6].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[3] <= hc[7].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[4] <= hc[8].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[5] <= vcr[0].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[6] <= vcr[1].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[7] <= vcr[2].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[8] <= vcr[3].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[9] <= vcr[4].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[10] <= vcr[5].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[11] <= vcr[6].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[12] <= vcr[7].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
vram_data[0] => dots.DATAB
vram_data[1] => dots.DATAB
vram_data[2] => dots.DATAB
vram_data[3] => dots.DATAB
vram_data[4] => dots.DATAB
vram_data[5] => dots.DATAB
vram_data[6] => dots.DATAB
vram_data[7] => dots.DATAB
vram_data[8] => dots.DATAB
vram_data[9] => dots.DATAB
vram_data[10] => dots.DATAB
vram_data[11] => dots.DATAB
vram_data[12] => dots.DATAB
vram_data[13] => dots.DATAB
vram_data[14] => dots.DATAB
vram_data[15] => dots.DATAB
bus_din[0] => reg664.DATAB
bus_din[1] => reg664.DATAB
bus_din[2] => reg664.DATAB
bus_din[3] => reg664.DATAB
bus_din[4] => reg664.DATAB
bus_din[5] => reg664.DATAB
bus_din[6] => reg664.DATAB
bus_din[7] => reg664.DATAB
bus_din[8] => reg662.DATAB
bus_din[9] => reg664.DATAB
bus_din[9] => reg662.DATAB
bus_din[10] => reg662.DATAB
bus_din[11] => reg662.DATAB
bus_din[12] => ~NO_FANOUT~
bus_din[13] => ~NO_FANOUT~
bus_din[14] => reg662.DATAB
bus_din[15] => reg662.DATAB
bus_dout[0] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[1] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[2] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[3] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[4] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[5] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[6] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[7] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[8] <= <GND>
bus_dout[9] <= bus_dout.DB_MAX_OUTPUT_PORT_TYPE
bus_dout[10] <= <GND>
bus_dout[11] <= <GND>
bus_dout[12] <= <GND>
bus_dout[13] <= <GND>
bus_dout[14] <= <GND>
bus_dout[15] <= <GND>
bus_addr[0] => ~NO_FANOUT~
bus_addr[1] => Equal12.IN11
bus_addr[1] => Equal13.IN15
bus_addr[2] => Equal12.IN15
bus_addr[2] => Equal13.IN11
bus_addr[3] => Equal12.IN14
bus_addr[3] => Equal13.IN14
bus_addr[4] => Equal12.IN10
bus_addr[4] => Equal13.IN10
bus_addr[5] => Equal12.IN9
bus_addr[5] => Equal13.IN9
bus_addr[6] => Equal12.IN13
bus_addr[6] => Equal13.IN13
bus_addr[7] => Equal12.IN8
bus_addr[7] => Equal13.IN8
bus_addr[8] => Equal12.IN7
bus_addr[8] => Equal13.IN7
bus_addr[9] => Equal12.IN6
bus_addr[9] => Equal13.IN6
bus_addr[10] => Equal12.IN5
bus_addr[10] => Equal13.IN5
bus_addr[11] => Equal12.IN4
bus_addr[11] => Equal13.IN4
bus_addr[12] => Equal12.IN3
bus_addr[12] => Equal13.IN3
bus_addr[13] => Equal12.IN2
bus_addr[13] => Equal13.IN2
bus_addr[14] => Equal12.IN1
bus_addr[14] => Equal13.IN1
bus_addr[15] => Equal12.IN0
bus_addr[15] => Equal13.IN0
bus_sync => comb.IN1
bus_sync => sel664.IN1
bus_we => comb.IN1
bus_we => always1.IN1
bus_wtbt[0] => ~NO_FANOUT~
bus_wtbt[1] => ~NO_FANOUT~
bus_stb => bus_ack.IN1
bus_stb => always1.IN1
bus_stb => old_stb.DATAIN
bus_ack <= bus_ack.DB_MAX_OUTPUT_PORT_TYPE
irq2 <= irq2.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer
clk_sys => scandoubler:scandoubler.clk_sys
clk_sys => osd:osd.clk_sys
clk_sys => scanline.CLK
clk_sys => old_vs.CLK
clk_sys => old_hs.CLK
ce_pix => scandoubler:scandoubler.ce_pix
ce_pix_actual => scandoubler:scandoubler.ce_pix_actual
SPI_SCK => osd:osd.SPI_SCK
SPI_SS3 => osd:osd.SPI_SS3
SPI_DI => osd:osd.SPI_DI
scanlines[0] => always1.IN1
scanlines[1] => always1.IN1
scandoubler_disable => rt[2].OUTPUTSELECT
scandoubler_disable => r[1].OUTPUTSELECT
scandoubler_disable => r[0].OUTPUTSELECT
scandoubler_disable => gt[2].OUTPUTSELECT
scandoubler_disable => gt[1].OUTPUTSELECT
scandoubler_disable => gt[0].OUTPUTSELECT
scandoubler_disable => bt[2].OUTPUTSELECT
scandoubler_disable => bt[1].OUTPUTSELECT
scandoubler_disable => bt[0].OUTPUTSELECT
scandoubler_disable => hs.OUTPUTSELECT
scandoubler_disable => vs.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
scandoubler_disable => VGA_HS.OUTPUTSELECT
hq2x => scandoubler:scandoubler.hq2x
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
ypbpr => VGA_HS.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
R[0] => scandoubler:scandoubler.r_in[0]
R[0] => r[0].DATAB
R[1] => scandoubler:scandoubler.r_in[1]
R[1] => r[1].DATAB
R[2] => scandoubler:scandoubler.r_in[2]
R[2] => rt[2].DATAB
G[0] => scandoubler:scandoubler.g_in[0]
G[0] => gt[0].DATAB
G[1] => scandoubler:scandoubler.g_in[1]
G[1] => gt[1].DATAB
G[2] => scandoubler:scandoubler.g_in[2]
G[2] => gt[2].DATAB
B[0] => scandoubler:scandoubler.b_in[0]
B[0] => bt[0].DATAB
B[1] => scandoubler:scandoubler.b_in[1]
B[1] => bt[1].DATAB
B[2] => scandoubler:scandoubler.b_in[2]
B[2] => bt[2].DATAB
mono => scandoubler:scandoubler.mono
mono => r[5].OUTPUTSELECT
mono => r[4].OUTPUTSELECT
mono => r[3].OUTPUTSELECT
mono => g[2].OUTPUTSELECT
mono => g[1].OUTPUTSELECT
mono => g[0].OUTPUTSELECT
mono => b[5].OUTPUTSELECT
mono => b[4].OUTPUTSELECT
mono => b[3].OUTPUTSELECT
mono => b[2].OUTPUTSELECT
mono => b[1].OUTPUTSELECT
mono => b[0].OUTPUTSELECT
HSync => scandoubler:scandoubler.hs_in
HSync => hs.DATAB
HSync => VGA_HS.IN0
VSync => scandoubler:scandoubler.vs_in
VSync => vs.DATAB
VSync => VGA_HS.IN1
line_start => scandoubler:scandoubler.line_start
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler
clk_sys => clk_sys.IN1
ce_pix => always0.IN1
ce_pix => old_ce.DATAIN
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => req_line_reset.OUTPUTSELECT
hq2x => _.IN1
hs_in => ls_in.IN0
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => hs2.DATAIN
hs_in => hs.DATAIN
vs_in => vs_in.IN1
line_start => ls_in.IN1
r_in[0] => r_in[0].IN1
r_in[1] => r_in[1].IN1
r_in[2] => r_in[2].IN1
g_in[0] => g_in[0].IN1
g_in[1] => g_in[1].IN1
g_in[2] => g_in[2].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
mono => mono.IN1
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_in.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= Hq2x:Hq2x.outpixel
r_out[1] <= Hq2x:Hq2x.outpixel
r_out[2] <= Hq2x:Hq2x.outpixel
g_out[0] <= Hq2x:Hq2x.outpixel
g_out[1] <= Hq2x:Hq2x.outpixel
g_out[2] <= Hq2x:Hq2x.outpixel
b_out[0] <= Hq2x:Hq2x.outpixel
b_out[1] <= Hq2x:Hq2x.outpixel
b_out[2] <= Hq2x:Hq2x.outpixel


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x
clk => clk.IN2
ce_x4 => Curr2_addr1.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_en.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_en.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => y[1].ENA
ce_x4 => y[0].ENA
ce_x4 => prevbuf.ENA
ce_x4 => old_reset_line.ENA
ce_x4 => y[2].ENA
ce_x4 => y[3].ENA
ce_x4 => y[4].ENA
ce_x4 => y[5].ENA
ce_x4 => y[6].ENA
ce_x4 => y[7].ENA
ce_x4 => old_reset_frame.ENA
ce_x4 => i[0].ENA
ce_x4 => i[1].ENA
ce_x4 => Next1[0].ENA
ce_x4 => Next1[1].ENA
ce_x4 => Next1[2].ENA
ce_x4 => Next1[3].ENA
ce_x4 => Next1[4].ENA
ce_x4 => Next1[5].ENA
ce_x4 => Next1[6].ENA
ce_x4 => Next1[7].ENA
ce_x4 => Next1[8].ENA
ce_x4 => Next1[9].ENA
ce_x4 => Next1[10].ENA
ce_x4 => Next1[11].ENA
ce_x4 => Next1[12].ENA
ce_x4 => Next1[13].ENA
ce_x4 => Next1[14].ENA
ce_x4 => Next1[15].ENA
ce_x4 => Next1[16].ENA
ce_x4 => Next1[17].ENA
ce_x4 => Next0[0].ENA
ce_x4 => Next0[1].ENA
ce_x4 => Next0[2].ENA
ce_x4 => Next0[3].ENA
ce_x4 => Next0[4].ENA
ce_x4 => Next0[5].ENA
ce_x4 => Next0[6].ENA
ce_x4 => Next0[7].ENA
ce_x4 => Next0[8].ENA
ce_x4 => Next0[9].ENA
ce_x4 => Next0[10].ENA
ce_x4 => Next0[11].ENA
ce_x4 => Next0[12].ENA
ce_x4 => Next0[13].ENA
ce_x4 => Next0[14].ENA
ce_x4 => Next0[15].ENA
ce_x4 => Next0[16].ENA
ce_x4 => Next0[17].ENA
ce_x4 => Prev1[0].ENA
ce_x4 => Prev1[1].ENA
ce_x4 => Prev1[2].ENA
ce_x4 => Prev1[3].ENA
ce_x4 => Prev1[4].ENA
ce_x4 => Prev1[5].ENA
ce_x4 => Prev1[6].ENA
ce_x4 => Prev1[7].ENA
ce_x4 => Prev1[8].ENA
ce_x4 => Prev1[9].ENA
ce_x4 => Prev1[10].ENA
ce_x4 => Prev1[11].ENA
ce_x4 => Prev1[12].ENA
ce_x4 => Prev1[13].ENA
ce_x4 => Prev1[14].ENA
ce_x4 => Prev1[15].ENA
ce_x4 => Prev1[16].ENA
ce_x4 => Prev1[17].ENA
ce_x4 => Prev0[0].ENA
ce_x4 => Prev0[1].ENA
ce_x4 => Prev0[2].ENA
ce_x4 => Prev0[3].ENA
ce_x4 => Prev0[4].ENA
ce_x4 => Prev0[5].ENA
ce_x4 => Prev0[6].ENA
ce_x4 => Prev0[7].ENA
ce_x4 => Prev0[8].ENA
ce_x4 => Prev0[9].ENA
ce_x4 => Prev0[10].ENA
ce_x4 => Prev0[11].ENA
ce_x4 => Prev0[12].ENA
ce_x4 => Prev0[13].ENA
ce_x4 => Prev0[14].ENA
ce_x4 => Prev0[15].ENA
ce_x4 => Prev0[16].ENA
ce_x4 => Prev0[17].ENA
ce_x4 => G[0].ENA
ce_x4 => G[1].ENA
ce_x4 => G[2].ENA
ce_x4 => G[3].ENA
ce_x4 => G[4].ENA
ce_x4 => G[5].ENA
ce_x4 => G[6].ENA
ce_x4 => G[7].ENA
ce_x4 => G[8].ENA
ce_x4 => G[9].ENA
ce_x4 => G[10].ENA
ce_x4 => G[11].ENA
ce_x4 => G[12].ENA
ce_x4 => G[13].ENA
ce_x4 => G[14].ENA
ce_x4 => G[15].ENA
ce_x4 => G[16].ENA
ce_x4 => G[17].ENA
ce_x4 => A[0].ENA
ce_x4 => A[1].ENA
ce_x4 => A[2].ENA
ce_x4 => A[3].ENA
ce_x4 => A[4].ENA
ce_x4 => A[5].ENA
ce_x4 => A[6].ENA
ce_x4 => A[7].ENA
ce_x4 => A[8].ENA
ce_x4 => A[9].ENA
ce_x4 => A[10].ENA
ce_x4 => A[11].ENA
ce_x4 => A[12].ENA
ce_x4 => A[13].ENA
ce_x4 => A[14].ENA
ce_x4 => A[15].ENA
ce_x4 => A[16].ENA
ce_x4 => A[17].ENA
ce_x4 => nextpatt[0].ENA
ce_x4 => nextpatt[1].ENA
ce_x4 => nextpatt[2].ENA
ce_x4 => nextpatt[3].ENA
ce_x4 => nextpatt[4].ENA
ce_x4 => nextpatt[5].ENA
ce_x4 => nextpatt[6].ENA
ce_x4 => nextpatt[7].ENA
ce_x4 => offs[0].ENA
ce_x4 => offs[1].ENA
ce_x4 => offs[2].ENA
ce_x4 => offs[3].ENA
ce_x4 => offs[4].ENA
ce_x4 => offs[5].ENA
ce_x4 => offs[6].ENA
ce_x4 => offs[7].ENA
ce_x4 => offs[8].ENA
ce_x4 => offs[9].ENA
ce_x4 => Next2[0].ENA
ce_x4 => Next2[1].ENA
ce_x4 => Next2[2].ENA
ce_x4 => Next2[3].ENA
ce_x4 => Next2[4].ENA
ce_x4 => Next2[5].ENA
ce_x4 => Next2[6].ENA
ce_x4 => Next2[7].ENA
ce_x4 => Next2[8].ENA
ce_x4 => Next2[9].ENA
ce_x4 => Next2[10].ENA
ce_x4 => Next2[11].ENA
ce_x4 => Next2[12].ENA
ce_x4 => Next2[13].ENA
ce_x4 => Next2[14].ENA
ce_x4 => Next2[15].ENA
ce_x4 => Next2[16].ENA
ce_x4 => Next2[17].ENA
ce_x4 => Prev2[0].ENA
ce_x4 => Prev2[1].ENA
ce_x4 => Prev2[2].ENA
ce_x4 => Prev2[3].ENA
ce_x4 => Prev2[4].ENA
ce_x4 => Prev2[5].ENA
ce_x4 => Prev2[6].ENA
ce_x4 => Prev2[7].ENA
ce_x4 => Prev2[8].ENA
ce_x4 => Prev2[9].ENA
ce_x4 => Prev2[10].ENA
ce_x4 => Prev2[11].ENA
ce_x4 => Prev2[12].ENA
ce_x4 => Prev2[13].ENA
ce_x4 => Prev2[14].ENA
ce_x4 => Prev2[15].ENA
ce_x4 => Prev2[16].ENA
ce_x4 => Prev2[17].ENA
ce_x4 => pattern[2].ENA
ce_x4 => pattern[3].ENA
ce_x4 => pattern[4].ENA
ce_x4 => pattern[5].ENA
ce_x4 => pattern[6].ENA
ce_x4 => pattern[7].ENA
inputpixel[0] => h2rgb.DATAB
inputpixel[0] => h2rgb.DATAB
inputpixel[0] => h2rgb.DATAA
inputpixel[0] => Next2.DATAB
inputpixel[0] => wrpix.DATAB
inputpixel[1] => h2rgb.DATAB
inputpixel[1] => h2rgb.DATAB
inputpixel[1] => h2rgb.DATAA
inputpixel[1] => Next2.DATAB
inputpixel[1] => wrpix.DATAB
inputpixel[2] => h2rgb.DATAB
inputpixel[2] => h2rgb.DATAB
inputpixel[2] => h2rgb.DATAA
inputpixel[2] => Next2.DATAB
inputpixel[2] => wrpix.DATAB
inputpixel[3] => h2rgb.DATAB
inputpixel[3] => h2rgb.DATAA
inputpixel[3] => h2rgb.DATAB
inputpixel[3] => Next2.DATAB
inputpixel[3] => wrpix.DATAB
inputpixel[4] => h2rgb.DATAB
inputpixel[4] => h2rgb.DATAA
inputpixel[4] => h2rgb.DATAB
inputpixel[4] => Next2.DATAB
inputpixel[4] => wrpix.DATAB
inputpixel[5] => h2rgb.DATAB
inputpixel[5] => h2rgb.DATAA
inputpixel[5] => h2rgb.DATAB
inputpixel[5] => Next2.DATAB
inputpixel[5] => wrpix.DATAB
inputpixel[6] => h2rgb.DATAA
inputpixel[6] => h2rgb.DATAA
inputpixel[6] => wrpix.DATAB
inputpixel[7] => h2rgb.DATAA
inputpixel[7] => h2rgb.DATAA
inputpixel[7] => wrpix.DATAB
inputpixel[8] => h2rgb.DATAA
inputpixel[8] => h2rgb.DATAA
inputpixel[8] => wrpix.DATAB
mono => Curr2[17].OUTPUTSELECT
mono => Curr2[16].OUTPUTSELECT
mono => Curr2[15].OUTPUTSELECT
mono => Curr2[14].OUTPUTSELECT
mono => Curr2[13].OUTPUTSELECT
mono => Curr2[12].OUTPUTSELECT
mono => Curr2[8].OUTPUTSELECT
mono => Curr2[7].OUTPUTSELECT
mono => Curr2[6].OUTPUTSELECT
mono => Curr2[5].OUTPUTSELECT
mono => Curr2[4].OUTPUTSELECT
mono => Curr2[3].OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
disable_hq2x => disable_hq2x.IN1
reset_frame => old_reset_frame.DATAB
reset_frame => always0.IN1
reset_line => always0.IN1
reset_line => old_reset_line.DATAIN
read_y[0] => read_y[0].IN1
read_y[1] => read_y[1].IN1
read_x[0] => read_x[0].IN1
read_x[1] => read_x[1].IN1
read_x[2] => read_x[2].IN1
read_x[3] => read_x[3].IN1
read_x[4] => read_x[4].IN1
read_x[5] => read_x[5].IN1
read_x[6] => read_x[6].IN1
read_x[7] => read_x[7].IN1
read_x[8] => read_x[8].IN1
read_x[9] => read_x[9].IN1
read_x[10] => read_x[10].IN1
outpixel[0] <= hq2x_out:hq2x_out.q
outpixel[1] <= hq2x_out:hq2x_out.q
outpixel[2] <= hq2x_out:hq2x_out.q
outpixel[3] <= hq2x_out:hq2x_out.q
outpixel[4] <= hq2x_out:hq2x_out.q
outpixel[5] <= hq2x_out:hq2x_out.q
outpixel[6] <= hq2x_out:hq2x_out.q
outpixel[7] <= hq2x_out:hq2x_out.q
outpixel[8] <= hq2x_out:hq2x_out.q


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck0
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck1
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[2] => Mux0.IN36
rule[2] => Decoder0.IN3
rule[2] => Mux1.IN36
rule[2] => Mux2.IN36
rule[2] => Mux3.IN19
rule[2] => Mux4.IN36
rule[2] => Mux5.IN36
rule[2] => Mux6.IN36
rule[2] => Mux7.IN36
rule[2] => Decoder1.IN4
rule[3] => Mux0.IN35
rule[3] => Decoder0.IN2
rule[3] => Mux1.IN35
rule[3] => Mux2.IN35
rule[3] => Mux3.IN18
rule[3] => Mux4.IN35
rule[3] => Mux5.IN35
rule[3] => Mux6.IN35
rule[3] => Mux7.IN35
rule[3] => Decoder1.IN3
rule[4] => Mux0.IN34
rule[4] => Mux1.IN34
rule[4] => Mux2.IN34
rule[4] => Mux3.IN17
rule[4] => Mux4.IN34
rule[4] => Mux5.IN34
rule[4] => Mux6.IN34
rule[4] => Mux7.IN34
rule[4] => Decoder1.IN2
rule[5] => Mux0.IN33
rule[5] => Decoder0.IN1
rule[5] => Mux1.IN33
rule[5] => Mux2.IN33
rule[5] => Mux3.IN16
rule[5] => Mux4.IN33
rule[5] => Mux5.IN33
rule[5] => Mux6.IN33
rule[5] => Mux7.IN33
rule[5] => Decoder1.IN1
disable_hq2x => op.OUTPUTSELECT
E[0] => Input1[0].IN1
E[1] => Input1[1].IN1
E[2] => Input1[2].IN1
E[3] => Input1[3].IN1
E[4] => Input1[4].IN1
E[5] => Input1[5].IN1
E[6] => Input1[6].IN1
E[7] => Input1[7].IN1
E[8] => Input1[8].IN1
E[9] => Input1[9].IN1
E[10] => Input1[10].IN1
E[11] => Input1[11].IN1
E[12] => Input1[12].IN1
E[13] => Input1[13].IN1
E[14] => Input1[14].IN1
E[15] => Input1[15].IN1
E[16] => Input1[16].IN1
E[17] => Input1[17].IN1
A[0] => comb.DATAB
A[1] => comb.DATAB
A[2] => comb.DATAB
A[3] => comb.DATAB
A[4] => comb.DATAB
A[5] => comb.DATAB
A[6] => comb.DATAB
A[7] => comb.DATAB
A[8] => comb.DATAB
A[9] => comb.DATAB
A[10] => comb.DATAB
A[11] => comb.DATAB
A[12] => comb.DATAB
A[13] => comb.DATAB
A[14] => comb.DATAB
A[15] => comb.DATAB
A[16] => comb.DATAB
A[17] => comb.DATAB
B[0] => comb.DATAB
B[0] => comb.DATAA
B[0] => comb.DATAB
B[1] => comb.DATAB
B[1] => comb.DATAA
B[1] => comb.DATAB
B[2] => comb.DATAB
B[2] => comb.DATAA
B[2] => comb.DATAB
B[3] => comb.DATAB
B[3] => comb.DATAA
B[3] => comb.DATAB
B[4] => comb.DATAB
B[4] => comb.DATAA
B[4] => comb.DATAB
B[5] => comb.DATAB
B[5] => comb.DATAA
B[5] => comb.DATAB
B[6] => comb.DATAB
B[6] => comb.DATAA
B[6] => comb.DATAB
B[7] => comb.DATAB
B[7] => comb.DATAA
B[7] => comb.DATAB
B[8] => comb.DATAB
B[8] => comb.DATAA
B[8] => comb.DATAB
B[9] => comb.DATAB
B[9] => comb.DATAA
B[9] => comb.DATAB
B[10] => comb.DATAB
B[10] => comb.DATAA
B[10] => comb.DATAB
B[11] => comb.DATAB
B[11] => comb.DATAA
B[11] => comb.DATAB
B[12] => comb.DATAB
B[12] => comb.DATAA
B[12] => comb.DATAB
B[13] => comb.DATAB
B[13] => comb.DATAA
B[13] => comb.DATAB
B[14] => comb.DATAB
B[14] => comb.DATAA
B[14] => comb.DATAB
B[15] => comb.DATAB
B[15] => comb.DATAA
B[15] => comb.DATAB
B[16] => comb.DATAB
B[16] => comb.DATAA
B[16] => comb.DATAB
B[17] => comb.DATAB
B[17] => comb.DATAA
B[17] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAA
D[1] => comb.DATAB
D[1] => comb.DATAB
D[1] => comb.DATAA
D[2] => comb.DATAB
D[2] => comb.DATAB
D[2] => comb.DATAA
D[3] => comb.DATAB
D[3] => comb.DATAB
D[3] => comb.DATAA
D[4] => comb.DATAB
D[4] => comb.DATAB
D[4] => comb.DATAA
D[5] => comb.DATAB
D[5] => comb.DATAB
D[5] => comb.DATAA
D[6] => comb.DATAB
D[6] => comb.DATAB
D[6] => comb.DATAA
D[7] => comb.DATAB
D[7] => comb.DATAB
D[7] => comb.DATAA
D[8] => comb.DATAB
D[8] => comb.DATAB
D[8] => comb.DATAA
D[9] => comb.DATAB
D[9] => comb.DATAB
D[9] => comb.DATAA
D[10] => comb.DATAB
D[10] => comb.DATAB
D[10] => comb.DATAA
D[11] => comb.DATAB
D[11] => comb.DATAB
D[11] => comb.DATAA
D[12] => comb.DATAB
D[12] => comb.DATAB
D[12] => comb.DATAA
D[13] => comb.DATAB
D[13] => comb.DATAB
D[13] => comb.DATAA
D[14] => comb.DATAB
D[14] => comb.DATAB
D[14] => comb.DATAA
D[15] => comb.DATAB
D[15] => comb.DATAB
D[15] => comb.DATAA
D[16] => comb.DATAB
D[16] => comb.DATAB
D[16] => comb.DATAA
D[17] => comb.DATAB
D[17] => comb.DATAB
D[17] => comb.DATAA
F[0] => comb.DATAA
F[1] => comb.DATAA
F[2] => comb.DATAA
F[3] => comb.DATAA
F[4] => comb.DATAA
F[5] => comb.DATAA
F[6] => comb.DATAA
F[7] => comb.DATAA
F[8] => comb.DATAA
F[9] => comb.DATAA
F[10] => comb.DATAA
F[11] => comb.DATAA
F[12] => comb.DATAA
F[13] => comb.DATAA
F[14] => comb.DATAA
F[15] => comb.DATAA
F[16] => comb.DATAA
F[17] => comb.DATAA
H[0] => comb.DATAA
H[1] => comb.DATAA
H[2] => comb.DATAA
H[3] => comb.DATAA
H[4] => comb.DATAA
H[5] => comb.DATAA
H[6] => comb.DATAA
H[7] => comb.DATAA
H[8] => comb.DATAA
H[9] => comb.DATAA
H[10] => comb.DATAA
H[11] => comb.DATAA
H[12] => comb.DATAA
H[13] => comb.DATAA
H[14] => comb.DATAA
H[15] => comb.DATAA
H[16] => comb.DATAA
H[17] => comb.DATAA
Result[0] <= InnerBlend:inner_blend1.port4
Result[1] <= InnerBlend:inner_blend1.port4
Result[2] <= InnerBlend:inner_blend1.port4
Result[3] <= InnerBlend:inner_blend1.port4
Result[4] <= InnerBlend:inner_blend1.port4
Result[5] <= InnerBlend:inner_blend1.port4
Result[6] <= InnerBlend:inner_blend2.port4
Result[7] <= InnerBlend:inner_blend2.port4
Result[8] <= InnerBlend:inner_blend2.port4
Result[9] <= InnerBlend:inner_blend2.port4
Result[10] <= InnerBlend:inner_blend2.port4
Result[11] <= InnerBlend:inner_blend2.port4
Result[12] <= InnerBlend:inner_blend3.port4
Result[13] <= InnerBlend:inner_blend3.port4
Result[14] <= InnerBlend:inner_blend3.port4
Result[15] <= InnerBlend:inner_blend3.port4
Result[16] <= InnerBlend:inner_blend3.port4
Result[17] <= InnerBlend:inner_blend3.port4


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend1
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend2
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend3
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in
clk => clk.IN2
rdaddr[0] => rdaddr[0].IN2
rdaddr[1] => rdaddr[1].IN2
rdaddr[2] => rdaddr[2].IN2
rdaddr[3] => rdaddr[3].IN2
rdaddr[4] => rdaddr[4].IN2
rdaddr[5] => rdaddr[5].IN2
rdaddr[6] => rdaddr[6].IN2
rdaddr[7] => rdaddr[7].IN2
rdaddr[8] => rdaddr[8].IN2
rdaddr[9] => rdaddr[9].IN2
rdbuf => Decoder0.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN2
wraddr[1] => wraddr[1].IN2
wraddr[2] => wraddr[2].IN2
wraddr[3] => wraddr[3].IN2
wraddr[4] => wraddr[4].IN2
wraddr[5] => wraddr[5].IN2
wraddr[6] => wraddr[6].IN2
wraddr[7] => wraddr[7].IN2
wraddr[8] => wraddr[8].IN2
wraddr[9] => wraddr[9].IN2
wrbuf => comb.IN0
wrbuf => comb.IN0
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
wren => comb.IN1
wren => comb.IN1


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_hdo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hdo1:auto_generated.data_a[0]
data_a[1] => altsyncram_hdo1:auto_generated.data_a[1]
data_a[2] => altsyncram_hdo1:auto_generated.data_a[2]
data_a[3] => altsyncram_hdo1:auto_generated.data_a[3]
data_a[4] => altsyncram_hdo1:auto_generated.data_a[4]
data_a[5] => altsyncram_hdo1:auto_generated.data_a[5]
data_a[6] => altsyncram_hdo1:auto_generated.data_a[6]
data_a[7] => altsyncram_hdo1:auto_generated.data_a[7]
data_a[8] => altsyncram_hdo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_hdo1:auto_generated.address_a[0]
address_a[1] => altsyncram_hdo1:auto_generated.address_a[1]
address_a[2] => altsyncram_hdo1:auto_generated.address_a[2]
address_a[3] => altsyncram_hdo1:auto_generated.address_a[3]
address_a[4] => altsyncram_hdo1:auto_generated.address_a[4]
address_a[5] => altsyncram_hdo1:auto_generated.address_a[5]
address_a[6] => altsyncram_hdo1:auto_generated.address_a[6]
address_a[7] => altsyncram_hdo1:auto_generated.address_a[7]
address_a[8] => altsyncram_hdo1:auto_generated.address_a[8]
address_a[9] => altsyncram_hdo1:auto_generated.address_a[9]
address_b[0] => altsyncram_hdo1:auto_generated.address_b[0]
address_b[1] => altsyncram_hdo1:auto_generated.address_b[1]
address_b[2] => altsyncram_hdo1:auto_generated.address_b[2]
address_b[3] => altsyncram_hdo1:auto_generated.address_b[3]
address_b[4] => altsyncram_hdo1:auto_generated.address_b[4]
address_b[5] => altsyncram_hdo1:auto_generated.address_b[5]
address_b[6] => altsyncram_hdo1:auto_generated.address_b[6]
address_b[7] => altsyncram_hdo1:auto_generated.address_b[7]
address_b[8] => altsyncram_hdo1:auto_generated.address_b[8]
address_b[9] => altsyncram_hdo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hdo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_hdo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hdo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_hdo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_hdo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_hdo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_hdo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_hdo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_hdo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_hdo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_hdo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hdo1:auto_generated.data_a[0]
data_a[1] => altsyncram_hdo1:auto_generated.data_a[1]
data_a[2] => altsyncram_hdo1:auto_generated.data_a[2]
data_a[3] => altsyncram_hdo1:auto_generated.data_a[3]
data_a[4] => altsyncram_hdo1:auto_generated.data_a[4]
data_a[5] => altsyncram_hdo1:auto_generated.data_a[5]
data_a[6] => altsyncram_hdo1:auto_generated.data_a[6]
data_a[7] => altsyncram_hdo1:auto_generated.data_a[7]
data_a[8] => altsyncram_hdo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_hdo1:auto_generated.address_a[0]
address_a[1] => altsyncram_hdo1:auto_generated.address_a[1]
address_a[2] => altsyncram_hdo1:auto_generated.address_a[2]
address_a[3] => altsyncram_hdo1:auto_generated.address_a[3]
address_a[4] => altsyncram_hdo1:auto_generated.address_a[4]
address_a[5] => altsyncram_hdo1:auto_generated.address_a[5]
address_a[6] => altsyncram_hdo1:auto_generated.address_a[6]
address_a[7] => altsyncram_hdo1:auto_generated.address_a[7]
address_a[8] => altsyncram_hdo1:auto_generated.address_a[8]
address_a[9] => altsyncram_hdo1:auto_generated.address_a[9]
address_b[0] => altsyncram_hdo1:auto_generated.address_b[0]
address_b[1] => altsyncram_hdo1:auto_generated.address_b[1]
address_b[2] => altsyncram_hdo1:auto_generated.address_b[2]
address_b[3] => altsyncram_hdo1:auto_generated.address_b[3]
address_b[4] => altsyncram_hdo1:auto_generated.address_b[4]
address_b[5] => altsyncram_hdo1:auto_generated.address_b[5]
address_b[6] => altsyncram_hdo1:auto_generated.address_b[6]
address_b[7] => altsyncram_hdo1:auto_generated.address_b[7]
address_b[8] => altsyncram_hdo1:auto_generated.address_b[8]
address_b[9] => altsyncram_hdo1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hdo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_hdo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hdo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_hdo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_hdo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_hdo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_hdo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_hdo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_hdo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_hdo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out
clk => clk.IN4
rdaddr[0] => rdaddr[0].IN4
rdaddr[1] => rdaddr[1].IN4
rdaddr[2] => rdaddr[2].IN4
rdaddr[3] => rdaddr[3].IN4
rdaddr[4] => rdaddr[4].IN4
rdaddr[5] => rdaddr[5].IN4
rdaddr[6] => rdaddr[6].IN4
rdaddr[7] => rdaddr[7].IN4
rdaddr[8] => rdaddr[8].IN4
rdaddr[9] => rdaddr[9].IN4
rdaddr[10] => rdaddr[10].IN4
rdbuf[0] => Mux0.IN1
rdbuf[0] => Mux1.IN1
rdbuf[0] => Mux2.IN1
rdbuf[0] => Mux3.IN1
rdbuf[0] => Mux4.IN1
rdbuf[0] => Mux5.IN1
rdbuf[0] => Mux6.IN1
rdbuf[0] => Mux7.IN1
rdbuf[0] => Mux8.IN1
rdbuf[1] => Mux0.IN0
rdbuf[1] => Mux1.IN0
rdbuf[1] => Mux2.IN0
rdbuf[1] => Mux3.IN0
rdbuf[1] => Mux4.IN0
rdbuf[1] => Mux5.IN0
rdbuf[1] => Mux6.IN0
rdbuf[1] => Mux7.IN0
rdbuf[1] => Mux8.IN0
q[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN4
wraddr[1] => wraddr[1].IN4
wraddr[2] => wraddr[2].IN4
wraddr[3] => wraddr[3].IN4
wraddr[4] => wraddr[4].IN4
wraddr[5] => wraddr[5].IN4
wraddr[6] => wraddr[6].IN4
wraddr[7] => wraddr[7].IN4
wraddr[8] => wraddr[8].IN4
wraddr[9] => wraddr[9].IN4
wraddr[10] => wraddr[10].IN4
wrbuf[0] => Equal0.IN31
wrbuf[0] => Equal1.IN0
wrbuf[0] => Equal2.IN31
wrbuf[0] => Equal3.IN1
wrbuf[1] => Equal0.IN30
wrbuf[1] => Equal1.IN31
wrbuf[1] => Equal2.IN0
wrbuf[1] => Equal3.IN0
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
data[8] => data[8].IN4
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_7go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7go1:auto_generated.data_a[0]
data_a[1] => altsyncram_7go1:auto_generated.data_a[1]
data_a[2] => altsyncram_7go1:auto_generated.data_a[2]
data_a[3] => altsyncram_7go1:auto_generated.data_a[3]
data_a[4] => altsyncram_7go1:auto_generated.data_a[4]
data_a[5] => altsyncram_7go1:auto_generated.data_a[5]
data_a[6] => altsyncram_7go1:auto_generated.data_a[6]
data_a[7] => altsyncram_7go1:auto_generated.data_a[7]
data_a[8] => altsyncram_7go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_7go1:auto_generated.address_a[0]
address_a[1] => altsyncram_7go1:auto_generated.address_a[1]
address_a[2] => altsyncram_7go1:auto_generated.address_a[2]
address_a[3] => altsyncram_7go1:auto_generated.address_a[3]
address_a[4] => altsyncram_7go1:auto_generated.address_a[4]
address_a[5] => altsyncram_7go1:auto_generated.address_a[5]
address_a[6] => altsyncram_7go1:auto_generated.address_a[6]
address_a[7] => altsyncram_7go1:auto_generated.address_a[7]
address_a[8] => altsyncram_7go1:auto_generated.address_a[8]
address_a[9] => altsyncram_7go1:auto_generated.address_a[9]
address_a[10] => altsyncram_7go1:auto_generated.address_a[10]
address_b[0] => altsyncram_7go1:auto_generated.address_b[0]
address_b[1] => altsyncram_7go1:auto_generated.address_b[1]
address_b[2] => altsyncram_7go1:auto_generated.address_b[2]
address_b[3] => altsyncram_7go1:auto_generated.address_b[3]
address_b[4] => altsyncram_7go1:auto_generated.address_b[4]
address_b[5] => altsyncram_7go1:auto_generated.address_b[5]
address_b[6] => altsyncram_7go1:auto_generated.address_b[6]
address_b[7] => altsyncram_7go1:auto_generated.address_b[7]
address_b[8] => altsyncram_7go1:auto_generated.address_b[8]
address_b[9] => altsyncram_7go1:auto_generated.address_b[9]
address_b[10] => altsyncram_7go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_7go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_7go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7go1:auto_generated.data_a[0]
data_a[1] => altsyncram_7go1:auto_generated.data_a[1]
data_a[2] => altsyncram_7go1:auto_generated.data_a[2]
data_a[3] => altsyncram_7go1:auto_generated.data_a[3]
data_a[4] => altsyncram_7go1:auto_generated.data_a[4]
data_a[5] => altsyncram_7go1:auto_generated.data_a[5]
data_a[6] => altsyncram_7go1:auto_generated.data_a[6]
data_a[7] => altsyncram_7go1:auto_generated.data_a[7]
data_a[8] => altsyncram_7go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_7go1:auto_generated.address_a[0]
address_a[1] => altsyncram_7go1:auto_generated.address_a[1]
address_a[2] => altsyncram_7go1:auto_generated.address_a[2]
address_a[3] => altsyncram_7go1:auto_generated.address_a[3]
address_a[4] => altsyncram_7go1:auto_generated.address_a[4]
address_a[5] => altsyncram_7go1:auto_generated.address_a[5]
address_a[6] => altsyncram_7go1:auto_generated.address_a[6]
address_a[7] => altsyncram_7go1:auto_generated.address_a[7]
address_a[8] => altsyncram_7go1:auto_generated.address_a[8]
address_a[9] => altsyncram_7go1:auto_generated.address_a[9]
address_a[10] => altsyncram_7go1:auto_generated.address_a[10]
address_b[0] => altsyncram_7go1:auto_generated.address_b[0]
address_b[1] => altsyncram_7go1:auto_generated.address_b[1]
address_b[2] => altsyncram_7go1:auto_generated.address_b[2]
address_b[3] => altsyncram_7go1:auto_generated.address_b[3]
address_b[4] => altsyncram_7go1:auto_generated.address_b[4]
address_b[5] => altsyncram_7go1:auto_generated.address_b[5]
address_b[6] => altsyncram_7go1:auto_generated.address_b[6]
address_b[7] => altsyncram_7go1:auto_generated.address_b[7]
address_b[8] => altsyncram_7go1:auto_generated.address_b[8]
address_b[9] => altsyncram_7go1:auto_generated.address_b[9]
address_b[10] => altsyncram_7go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_7go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component
wren_a => altsyncram_7go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7go1:auto_generated.data_a[0]
data_a[1] => altsyncram_7go1:auto_generated.data_a[1]
data_a[2] => altsyncram_7go1:auto_generated.data_a[2]
data_a[3] => altsyncram_7go1:auto_generated.data_a[3]
data_a[4] => altsyncram_7go1:auto_generated.data_a[4]
data_a[5] => altsyncram_7go1:auto_generated.data_a[5]
data_a[6] => altsyncram_7go1:auto_generated.data_a[6]
data_a[7] => altsyncram_7go1:auto_generated.data_a[7]
data_a[8] => altsyncram_7go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_7go1:auto_generated.address_a[0]
address_a[1] => altsyncram_7go1:auto_generated.address_a[1]
address_a[2] => altsyncram_7go1:auto_generated.address_a[2]
address_a[3] => altsyncram_7go1:auto_generated.address_a[3]
address_a[4] => altsyncram_7go1:auto_generated.address_a[4]
address_a[5] => altsyncram_7go1:auto_generated.address_a[5]
address_a[6] => altsyncram_7go1:auto_generated.address_a[6]
address_a[7] => altsyncram_7go1:auto_generated.address_a[7]
address_a[8] => altsyncram_7go1:auto_generated.address_a[8]
address_a[9] => altsyncram_7go1:auto_generated.address_a[9]
address_a[10] => altsyncram_7go1:auto_generated.address_a[10]
address_b[0] => altsyncram_7go1:auto_generated.address_b[0]
address_b[1] => altsyncram_7go1:auto_generated.address_b[1]
address_b[2] => altsyncram_7go1:auto_generated.address_b[2]
address_b[3] => altsyncram_7go1:auto_generated.address_b[3]
address_b[4] => altsyncram_7go1:auto_generated.address_b[4]
address_b[5] => altsyncram_7go1:auto_generated.address_b[5]
address_b[6] => altsyncram_7go1:auto_generated.address_b[6]
address_b[7] => altsyncram_7go1:auto_generated.address_b[7]
address_b[8] => altsyncram_7go1:auto_generated.address_b[8]
address_b[9] => altsyncram_7go1:auto_generated.address_b[9]
address_b[10] => altsyncram_7go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_7go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component
wren_a => altsyncram_7go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7go1:auto_generated.data_a[0]
data_a[1] => altsyncram_7go1:auto_generated.data_a[1]
data_a[2] => altsyncram_7go1:auto_generated.data_a[2]
data_a[3] => altsyncram_7go1:auto_generated.data_a[3]
data_a[4] => altsyncram_7go1:auto_generated.data_a[4]
data_a[5] => altsyncram_7go1:auto_generated.data_a[5]
data_a[6] => altsyncram_7go1:auto_generated.data_a[6]
data_a[7] => altsyncram_7go1:auto_generated.data_a[7]
data_a[8] => altsyncram_7go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_7go1:auto_generated.address_a[0]
address_a[1] => altsyncram_7go1:auto_generated.address_a[1]
address_a[2] => altsyncram_7go1:auto_generated.address_a[2]
address_a[3] => altsyncram_7go1:auto_generated.address_a[3]
address_a[4] => altsyncram_7go1:auto_generated.address_a[4]
address_a[5] => altsyncram_7go1:auto_generated.address_a[5]
address_a[6] => altsyncram_7go1:auto_generated.address_a[6]
address_a[7] => altsyncram_7go1:auto_generated.address_a[7]
address_a[8] => altsyncram_7go1:auto_generated.address_a[8]
address_a[9] => altsyncram_7go1:auto_generated.address_a[9]
address_a[10] => altsyncram_7go1:auto_generated.address_a[10]
address_b[0] => altsyncram_7go1:auto_generated.address_b[0]
address_b[1] => altsyncram_7go1:auto_generated.address_b[1]
address_b[2] => altsyncram_7go1:auto_generated.address_b[2]
address_b[3] => altsyncram_7go1:auto_generated.address_b[3]
address_b[4] => altsyncram_7go1:auto_generated.address_b[4]
address_b[5] => altsyncram_7go1:auto_generated.address_b[5]
address_b[6] => altsyncram_7go1:auto_generated.address_b[6]
address_b[7] => altsyncram_7go1:auto_generated.address_b[7]
address_b[8] => altsyncram_7go1:auto_generated.address_b[8]
address_b[9] => altsyncram_7go1:auto_generated.address_b[9]
address_b[10] => altsyncram_7go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_7go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|guest_top:guest|video:video|video_mixer:video_mixer|osd:osd
clk_sys => osd_byte[0].CLK
clk_sys => osd_byte[1].CLK
clk_sys => osd_byte[2].CLK
clk_sys => osd_byte[3].CLK
clk_sys => osd_byte[4].CLK
clk_sys => osd_byte[5].CLK
clk_sys => osd_byte[6].CLK
clk_sys => osd_byte[7].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD2.CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD2.CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => comb.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => hsD.DATAIN
VSync => comb.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|guest_top:guest|disk:disk
clk_sys => clk_sys.IN3
ce_bus => processing.OUTPUTSELECT
ce_bus => copy_rd.OUTPUTSELECT
ce_bus => copy_we.OUTPUTSELECT
ce_bus => bk_wr.OUTPUTSELECT
ce_bus => sd_wr.OUTPUTSELECT
ce_bus => sd_rd.OUTPUTSELECT
ce_bus => io_busy.OUTPUTSELECT
ce_bus => mounted.OUTPUTSELECT
ce_bus => conf.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => hdr_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_addr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => bk_data_wr.OUTPUTSELECT
ce_bus => PSW[6].ENA
ce_bus => PSW[5].ENA
ce_bus => PSW[4].ENA
ce_bus => PSW[3].ENA
ce_bus => PSW[2].ENA
ce_bus => PSW[1].ENA
ce_bus => PSW[0].ENA
ce_bus => error[15].ENA
ce_bus => error[14].ENA
ce_bus => error[13].ENA
ce_bus => error[12].ENA
ce_bus => error[11].ENA
ce_bus => error[10].ENA
ce_bus => error[9].ENA
ce_bus => error[8].ENA
ce_bus => error[7].ENA
ce_bus => error[6].ENA
ce_bus => error[5].ENA
ce_bus => error[4].ENA
ce_bus => error[3].ENA
ce_bus => error[2].ENA
ce_bus => error[1].ENA
ce_bus => error[0].ENA
ce_bus => io_cp_ret[31].ENA
ce_bus => io_cp_ret[30].ENA
ce_bus => io_cp_ret[29].ENA
ce_bus => io_cp_ret[28].ENA
ce_bus => io_cp_ret[27].ENA
ce_bus => io_cp_ret[26].ENA
ce_bus => io_cp_ret[25].ENA
ce_bus => io_cp_ret[24].ENA
ce_bus => io_cp_ret[23].ENA
ce_bus => io_cp_ret[22].ENA
ce_bus => io_cp_ret[21].ENA
ce_bus => io_cp_ret[20].ENA
ce_bus => io_cp_ret[19].ENA
ce_bus => io_cp_ret[18].ENA
ce_bus => io_cp_ret[17].ENA
ce_bus => io_cp_ret[16].ENA
ce_bus => io_cp_ret[15].ENA
ce_bus => io_cp_ret[14].ENA
ce_bus => io_cp_ret[13].ENA
ce_bus => io_cp_ret[12].ENA
ce_bus => io_cp_ret[11].ENA
ce_bus => io_cp_ret[10].ENA
ce_bus => io_cp_ret[9].ENA
ce_bus => io_cp_ret[8].ENA
ce_bus => io_cp_ret[7].ENA
ce_bus => io_cp_ret[6].ENA
ce_bus => io_cp_ret[5].ENA
ce_bus => io_cp_ret[4].ENA
ce_bus => io_cp_ret[3].ENA
ce_bus => io_cp_ret[2].ENA
ce_bus => io_cp_ret[1].ENA
ce_bus => io_cp_ret[0].ENA
ce_bus => part_size[15].ENA
ce_bus => part_size[14].ENA
ce_bus => part_size[13].ENA
ce_bus => part_size[12].ENA
ce_bus => part_size[11].ENA
ce_bus => part_size[10].ENA
ce_bus => part_size[9].ENA
ce_bus => part_size[8].ENA
ce_bus => part_size[7].ENA
ce_bus => part_size[6].ENA
ce_bus => part_size[5].ENA
ce_bus => part_size[4].ENA
ce_bus => part_size[3].ENA
ce_bus => part_size[2].ENA
ce_bus => part_size[1].ENA
ce_bus => part_size[0].ENA
ce_bus => PSW[7].ENA
ce_bus => PSW[8].ENA
ce_bus => PSW[9].ENA
ce_bus => PSW[10].ENA
ce_bus => PSW[11].ENA
ce_bus => PSW[12].ENA
ce_bus => PSW[13].ENA
ce_bus => PSW[14].ENA
ce_bus => PSW[15].ENA
ce_bus => hdd_end[0].ENA
ce_bus => hdd_end[1].ENA
ce_bus => hdd_end[2].ENA
ce_bus => hdd_end[3].ENA
ce_bus => hdd_end[4].ENA
ce_bus => hdd_end[5].ENA
ce_bus => hdd_end[6].ENA
ce_bus => hdd_end[7].ENA
ce_bus => hdd_end[8].ENA
ce_bus => hdd_end[9].ENA
ce_bus => hdd_end[10].ENA
ce_bus => hdd_end[11].ENA
ce_bus => hdd_end[12].ENA
ce_bus => hdd_end[13].ENA
ce_bus => hdd_end[14].ENA
ce_bus => hdd_end[15].ENA
ce_bus => hdd_end[16].ENA
ce_bus => hdd_end[17].ENA
ce_bus => hdd_end[18].ENA
ce_bus => hdd_end[19].ENA
ce_bus => hdd_end[20].ENA
ce_bus => hdd_end[21].ENA
ce_bus => hdd_end[22].ENA
ce_bus => hdd_end[23].ENA
ce_bus => hdd_end[24].ENA
ce_bus => hdd_end[25].ENA
ce_bus => hdd_end[26].ENA
ce_bus => hdd_end[27].ENA
ce_bus => hdd_end[28].ENA
ce_bus => hdd_end[29].ENA
ce_bus => hdd_end[30].ENA
ce_bus => hdd_end[31].ENA
ce_bus => vaddr[0].ENA
ce_bus => vaddr[1].ENA
ce_bus => vaddr[2].ENA
ce_bus => vaddr[3].ENA
ce_bus => vaddr[4].ENA
ce_bus => vaddr[5].ENA
ce_bus => vaddr[6].ENA
ce_bus => vaddr[7].ENA
ce_bus => vaddr[8].ENA
ce_bus => vaddr[9].ENA
ce_bus => vaddr[10].ENA
ce_bus => vaddr[11].ENA
ce_bus => vaddr[12].ENA
ce_bus => vaddr[13].ENA
ce_bus => vaddr[14].ENA
ce_bus => vaddr[15].ENA
ce_bus => total_size[0].ENA
ce_bus => total_size[1].ENA
ce_bus => total_size[2].ENA
ce_bus => total_size[3].ENA
ce_bus => total_size[4].ENA
ce_bus => total_size[5].ENA
ce_bus => total_size[6].ENA
ce_bus => total_size[7].ENA
ce_bus => total_size[8].ENA
ce_bus => total_size[9].ENA
ce_bus => total_size[10].ENA
ce_bus => total_size[11].ENA
ce_bus => total_size[12].ENA
ce_bus => total_size[13].ENA
ce_bus => total_size[14].ENA
ce_bus => total_size[15].ENA
ce_bus => write.ENA
ce_bus => hdd_start[0].ENA
ce_bus => hdd_start[1].ENA
ce_bus => hdd_start[2].ENA
ce_bus => hdd_start[3].ENA
ce_bus => hdd_start[4].ENA
ce_bus => hdd_start[5].ENA
ce_bus => hdd_start[6].ENA
ce_bus => hdd_start[7].ENA
ce_bus => hdd_start[8].ENA
ce_bus => hdd_start[9].ENA
ce_bus => hdd_start[10].ENA
ce_bus => hdd_start[11].ENA
ce_bus => hdd_start[12].ENA
ce_bus => hdd_start[13].ENA
ce_bus => hdd_start[14].ENA
ce_bus => hdd_start[15].ENA
ce_bus => hdd_start[16].ENA
ce_bus => hdd_start[17].ENA
ce_bus => hdd_start[18].ENA
ce_bus => hdd_start[19].ENA
ce_bus => hdd_start[20].ENA
ce_bus => hdd_start[21].ENA
ce_bus => hdd_start[22].ENA
ce_bus => hdd_start[23].ENA
ce_bus => hdd_start[24].ENA
ce_bus => hdd_start[25].ENA
ce_bus => hdd_start[26].ENA
ce_bus => hdd_start[27].ENA
ce_bus => hdd_start[28].ENA
ce_bus => hdd_start[29].ENA
ce_bus => hdd_start[30].ENA
ce_bus => hdd_start[31].ENA
ce_bus => lba[0].ENA
ce_bus => lba[1].ENA
ce_bus => lba[2].ENA
ce_bus => lba[3].ENA
ce_bus => lba[4].ENA
ce_bus => lba[5].ENA
ce_bus => lba[6].ENA
ce_bus => lba[7].ENA
ce_bus => lba[8].ENA
ce_bus => lba[9].ENA
ce_bus => lba[10].ENA
ce_bus => lba[11].ENA
ce_bus => lba[12].ENA
ce_bus => lba[13].ENA
ce_bus => lba[14].ENA
ce_bus => lba[15].ENA
ce_bus => lba[16].ENA
ce_bus => lba[17].ENA
ce_bus => lba[18].ENA
ce_bus => lba[19].ENA
ce_bus => lba[20].ENA
ce_bus => lba[21].ENA
ce_bus => lba[22].ENA
ce_bus => lba[23].ENA
ce_bus => lba[24].ENA
ce_bus => lba[25].ENA
ce_bus => lba[26].ENA
ce_bus => lba[27].ENA
ce_bus => lba[28].ENA
ce_bus => lba[29].ENA
ce_bus => lba[30].ENA
ce_bus => lba[31].ENA
ce_bus => disk[0].ENA
ce_bus => disk[1].ENA
ce_bus => disk[2].ENA
ce_bus => disk[3].ENA
ce_bus => disk[4].ENA
ce_bus => disk[5].ENA
ce_bus => disk[6].ENA
ce_bus => disk[7].ENA
ce_bus => copy_dout[0].ENA
ce_bus => copy_dout[1].ENA
ce_bus => copy_dout[2].ENA
ce_bus => copy_dout[3].ENA
ce_bus => copy_dout[4].ENA
ce_bus => copy_dout[5].ENA
ce_bus => copy_dout[6].ENA
ce_bus => copy_dout[7].ENA
ce_bus => copy_dout[8].ENA
ce_bus => copy_dout[9].ENA
ce_bus => copy_dout[10].ENA
ce_bus => copy_dout[11].ENA
ce_bus => copy_dout[12].ENA
ce_bus => copy_dout[13].ENA
ce_bus => copy_dout[14].ENA
ce_bus => copy_dout[15].ENA
ce_bus => copy_virt.ENA
ce_bus => cp_len[0].ENA
ce_bus => cp_len[1].ENA
ce_bus => cp_len[2].ENA
ce_bus => cp_len[3].ENA
ce_bus => cp_len[4].ENA
ce_bus => cp_len[5].ENA
ce_bus => cp_len[6].ENA
ce_bus => cp_len[7].ENA
ce_bus => cp_len[8].ENA
ce_bus => cp_len[9].ENA
ce_bus => cp_len[10].ENA
ce_bus => cp_len[11].ENA
ce_bus => cp_len[12].ENA
ce_bus => cp_len[13].ENA
ce_bus => cp_len[14].ENA
ce_bus => cp_len[15].ENA
ce_bus => cp_len[16].ENA
ce_bus => cp_len[17].ENA
ce_bus => cp_len[18].ENA
ce_bus => cp_len[19].ENA
ce_bus => cp_len[20].ENA
ce_bus => cp_len[21].ENA
ce_bus => cp_len[22].ENA
ce_bus => cp_len[23].ENA
ce_bus => cp_len[24].ENA
ce_bus => cp_virt[0].ENA
ce_bus => cp_virt[1].ENA
ce_bus => addr_w[0].ENA
ce_bus => addr_w[1].ENA
ce_bus => addr_w[2].ENA
ce_bus => addr_w[3].ENA
ce_bus => addr_w[4].ENA
ce_bus => addr_w[5].ENA
ce_bus => addr_w[6].ENA
ce_bus => addr_w[7].ENA
ce_bus => addr_w[8].ENA
ce_bus => addr_w[9].ENA
ce_bus => addr_w[10].ENA
ce_bus => addr_w[11].ENA
ce_bus => addr_w[12].ENA
ce_bus => addr_w[13].ENA
ce_bus => addr_w[14].ENA
ce_bus => addr_w[15].ENA
ce_bus => addr_w[16].ENA
ce_bus => addr_w[17].ENA
ce_bus => addr_w[18].ENA
ce_bus => addr_w[19].ENA
ce_bus => addr_w[20].ENA
ce_bus => addr_w[21].ENA
ce_bus => addr_w[22].ENA
ce_bus => addr_w[23].ENA
ce_bus => addr_w[24].ENA
ce_bus => io_rw_ret[0].ENA
ce_bus => io_rw_ret[1].ENA
ce_bus => io_rw_ret[2].ENA
ce_bus => io_rw_ret[3].ENA
ce_bus => io_rw_ret[4].ENA
ce_bus => io_rw_ret[5].ENA
ce_bus => io_rw_ret[6].ENA
ce_bus => io_rw_ret[7].ENA
ce_bus => io_rw_ret[8].ENA
ce_bus => io_rw_ret[9].ENA
ce_bus => io_rw_ret[10].ENA
ce_bus => io_rw_ret[11].ENA
ce_bus => io_rw_ret[12].ENA
ce_bus => io_rw_ret[13].ENA
ce_bus => io_rw_ret[14].ENA
ce_bus => io_rw_ret[15].ENA
ce_bus => io_rw_ret[16].ENA
ce_bus => io_rw_ret[17].ENA
ce_bus => io_rw_ret[18].ENA
ce_bus => io_rw_ret[19].ENA
ce_bus => io_rw_ret[20].ENA
ce_bus => io_rw_ret[21].ENA
ce_bus => io_rw_ret[22].ENA
ce_bus => io_rw_ret[23].ENA
ce_bus => io_rw_ret[24].ENA
ce_bus => io_rw_ret[25].ENA
ce_bus => io_rw_ret[26].ENA
ce_bus => io_rw_ret[27].ENA
ce_bus => io_rw_ret[28].ENA
ce_bus => io_rw_ret[29].ENA
ce_bus => io_rw_ret[30].ENA
ce_bus => io_rw_ret[31].ENA
ce_bus => addr_r[0].ENA
ce_bus => addr_r[1].ENA
ce_bus => addr_r[2].ENA
ce_bus => addr_r[3].ENA
ce_bus => addr_r[4].ENA
ce_bus => addr_r[5].ENA
ce_bus => addr_r[6].ENA
ce_bus => addr_r[7].ENA
ce_bus => addr_r[8].ENA
ce_bus => addr_r[9].ENA
ce_bus => addr_r[10].ENA
ce_bus => addr_r[11].ENA
ce_bus => addr_r[12].ENA
ce_bus => addr_r[13].ENA
ce_bus => addr_r[14].ENA
ce_bus => addr_r[15].ENA
ce_bus => addr_r[16].ENA
ce_bus => addr_r[17].ENA
ce_bus => addr_r[18].ENA
ce_bus => addr_r[19].ENA
ce_bus => addr_r[20].ENA
ce_bus => addr_r[21].ENA
ce_bus => addr_r[22].ENA
ce_bus => addr_r[23].ENA
ce_bus => addr_r[24].ENA
ce_bus => copy_addr[0].ENA
ce_bus => copy_addr[1].ENA
ce_bus => copy_addr[2].ENA
ce_bus => copy_addr[3].ENA
ce_bus => copy_addr[4].ENA
ce_bus => copy_addr[5].ENA
ce_bus => copy_addr[6].ENA
ce_bus => copy_addr[7].ENA
ce_bus => copy_addr[8].ENA
ce_bus => copy_addr[9].ENA
ce_bus => copy_addr[10].ENA
ce_bus => copy_addr[11].ENA
ce_bus => copy_addr[12].ENA
ce_bus => copy_addr[13].ENA
ce_bus => copy_addr[14].ENA
ce_bus => copy_addr[15].ENA
ce_bus => copy_addr[16].ENA
ce_bus => copy_addr[17].ENA
ce_bus => copy_addr[18].ENA
ce_bus => copy_addr[19].ENA
ce_bus => copy_addr[20].ENA
ce_bus => copy_addr[21].ENA
ce_bus => copy_addr[22].ENA
ce_bus => copy_addr[23].ENA
ce_bus => copy_addr[24].ENA
ce_bus => ack[0].ENA
ce_bus => ack[1].ENA
ce_bus => ack[2].ENA
ce_bus => ack[3].ENA
ce_bus => ack[4].ENA
ce_bus => ack[5].ENA
ce_bus => old_reset.ENA
ce_bus => SP[0].ENA
ce_bus => SP[1].ENA
ce_bus => SP[2].ENA
ce_bus => SP[3].ENA
ce_bus => SP[4].ENA
ce_bus => SP[5].ENA
ce_bus => SP[6].ENA
ce_bus => SP[7].ENA
ce_bus => SP[8].ENA
ce_bus => SP[9].ENA
ce_bus => SP[10].ENA
ce_bus => SP[11].ENA
ce_bus => SP[12].ENA
ce_bus => SP[13].ENA
ce_bus => SP[14].ENA
ce_bus => SP[15].ENA
ce_bus => io_state[0].ENA
ce_bus => io_state[1].ENA
ce_bus => io_state[2].ENA
ce_bus => io_state[3].ENA
ce_bus => io_state[4].ENA
ce_bus => io_state[5].ENA
ce_bus => io_state[6].ENA
ce_bus => io_state[7].ENA
ce_bus => io_state[8].ENA
ce_bus => io_state[9].ENA
ce_bus => io_state[10].ENA
ce_bus => io_state[11].ENA
ce_bus => io_state[12].ENA
ce_bus => io_state[13].ENA
ce_bus => io_state[14].ENA
ce_bus => io_state[15].ENA
ce_bus => io_state[16].ENA
ce_bus => io_state[17].ENA
ce_bus => io_state[18].ENA
ce_bus => io_state[19].ENA
ce_bus => io_state[20].ENA
ce_bus => io_state[21].ENA
ce_bus => io_state[22].ENA
ce_bus => io_state[23].ENA
ce_bus => io_state[24].ENA
ce_bus => io_state[25].ENA
ce_bus => io_state[26].ENA
ce_bus => io_state[27].ENA
ce_bus => io_state[28].ENA
ce_bus => io_state[29].ENA
ce_bus => io_state[30].ENA
ce_bus => io_state[31].ENA
ce_bus => old_access.ENA
reset => mode130_strobe.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => mode130.OUTPUTSELECT
reset => always4.IN1
reset => mode130[0].ENA
reset => old_reset.DATAIN
reset => mode130[1].ENA
reset => mode130[7].ENA
reset => mode130[12].ENA
reset => mode130[13].ENA
reset => mode130[14].ENA
reset => mode130[15].ENA
reset_full => fdd_ready.OUTPUTSELECT
disk_rom => comb.IN1
disk_rom => comb.IN1
bk0010 => always2.IN1
bk0010 => bk0010_stub.DATAB
bk0010 => comb.IN1
bk0010 => mode130.DATAB
ext_mode[0] <= mode130[0].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[1] <= mode130[1].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[2] <= mode130[2].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[3] <= mode130[3].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[4] <= mode130[4].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[5] <= mode130[5].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[6] <= mode130[6].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[7] <= mode130[7].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[8] <= mode130[8].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[9] <= mode130[9].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[10] <= mode130[10].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[11] <= mode130[11].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[12] <= mode130[12].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[13] <= mode130[13].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[14] <= mode130[14].DB_MAX_OUTPUT_PORT_TYPE
ext_mode[15] <= mode130[15].DB_MAX_OUTPUT_PORT_TYPE
reset_req <= reset_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bk0010_stub <= bk0010_stub~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_SCK => data_io:data_io.SPI_SCK
SPI_SS2 => data_io:data_io.SPI_SS2
SPI_DI => data_io:data_io.SPI_DI
bus_din[0] => mode130.DATAB
bus_din[0] => SP.DATAB
bus_din[0] => Equal7.IN13
bus_din[1] => SP.DATAB
bus_din[1] => Equal7.IN15
bus_din[2] => mode130.DATAB
bus_din[2] => mode130.DATAB
bus_din[2] => SP.DATAB
bus_din[2] => Equal7.IN14
bus_din[3] => mode130.DATAB
bus_din[3] => mode130.DATAB
bus_din[3] => SP.DATAB
bus_din[3] => Equal7.IN12
bus_din[4] => mode130.DATAB
bus_din[4] => SP.DATAB
bus_din[4] => Equal7.IN11
bus_din[5] => mode130.DATAB
bus_din[5] => SP.DATAB
bus_din[5] => Equal7.IN10
bus_din[6] => mode130.DATAB
bus_din[6] => SP.DATAB
bus_din[6] => Equal7.IN9
bus_din[7] => SP.DATAB
bus_din[7] => Equal7.IN8
bus_din[8] => SP.DATAB
bus_din[8] => Equal7.IN7
bus_din[9] => SP.DATAB
bus_din[9] => Equal7.IN6
bus_din[10] => mode130.DATAB
bus_din[10] => SP.DATAB
bus_din[10] => Equal7.IN5
bus_din[11] => SP.DATAB
bus_din[11] => Equal7.IN4
bus_din[12] => SP.DATAB
bus_din[12] => Equal7.IN3
bus_din[13] => SP.DATAB
bus_din[13] => Equal7.IN2
bus_din[14] => SP.DATAB
bus_din[14] => Equal7.IN1
bus_din[15] => SP.DATAB
bus_din[15] => Equal7.IN0
bus_addr[0] => Equal99.IN4
bus_addr[1] => Equal6.IN5
bus_addr[1] => Equal8.IN16
bus_addr[1] => Equal9.IN4
bus_addr[1] => Equal10.IN3
bus_addr[1] => Equal99.IN15
bus_addr[2] => Equal6.IN4
bus_addr[2] => Equal8.IN4
bus_addr[2] => Equal9.IN16
bus_addr[2] => Equal10.IN2
bus_addr[2] => Equal99.IN3
bus_addr[3] => Equal6.IN16
bus_addr[3] => Equal8.IN15
bus_addr[3] => Equal9.IN15
bus_addr[3] => Equal10.IN16
bus_addr[3] => Equal99.IN14
bus_addr[4] => Equal6.IN15
bus_addr[4] => Equal8.IN14
bus_addr[4] => Equal9.IN14
bus_addr[4] => Equal10.IN15
bus_addr[4] => Equal99.IN13
bus_addr[5] => Equal6.IN3
bus_addr[5] => Equal8.IN3
bus_addr[5] => Equal9.IN3
bus_addr[5] => Equal10.IN14
bus_addr[5] => Equal99.IN2
bus_addr[6] => Equal6.IN14
bus_addr[6] => Equal8.IN13
bus_addr[6] => Equal9.IN13
bus_addr[6] => Equal10.IN1
bus_addr[6] => Equal99.IN12
bus_addr[7] => Equal6.IN2
bus_addr[7] => Equal8.IN2
bus_addr[7] => Equal9.IN2
bus_addr[7] => Equal10.IN13
bus_addr[7] => Equal99.IN1
bus_addr[8] => Equal6.IN1
bus_addr[8] => Equal8.IN1
bus_addr[8] => Equal9.IN1
bus_addr[8] => Equal10.IN12
bus_addr[8] => Equal99.IN0
bus_addr[9] => Equal6.IN13
bus_addr[9] => Equal8.IN12
bus_addr[9] => Equal9.IN12
bus_addr[9] => Equal10.IN11
bus_addr[9] => Equal99.IN11
bus_addr[10] => Equal6.IN12
bus_addr[10] => Equal8.IN11
bus_addr[10] => Equal9.IN11
bus_addr[10] => Equal10.IN10
bus_addr[10] => Equal99.IN10
bus_addr[11] => Equal6.IN11
bus_addr[11] => Equal8.IN10
bus_addr[11] => Equal9.IN10
bus_addr[11] => Equal10.IN9
bus_addr[11] => Equal99.IN9
bus_addr[12] => Equal6.IN10
bus_addr[12] => Equal8.IN9
bus_addr[12] => Equal9.IN9
bus_addr[12] => Equal10.IN8
bus_addr[12] => Equal99.IN8
bus_addr[13] => LessThan2.IN6
bus_addr[13] => Equal5.IN2
bus_addr[13] => Equal6.IN9
bus_addr[13] => Equal8.IN8
bus_addr[13] => Equal9.IN8
bus_addr[13] => Equal10.IN7
bus_addr[13] => Equal99.IN7
bus_addr[14] => LessThan2.IN5
bus_addr[14] => Equal5.IN0
bus_addr[14] => Equal6.IN8
bus_addr[14] => Equal8.IN7
bus_addr[14] => Equal9.IN7
bus_addr[14] => Equal10.IN6
bus_addr[14] => Equal99.IN6
bus_addr[15] => LessThan2.IN4
bus_addr[15] => Equal5.IN1
bus_addr[15] => Equal6.IN7
bus_addr[15] => Equal8.IN6
bus_addr[15] => Equal9.IN6
bus_addr[15] => Equal10.IN5
bus_addr[15] => Equal99.IN5
bus_sync => comb.IN1
bus_sync => comb.IN0
bus_sync => bus_ack.IN0
bus_we => sel130w.IN1
bus_we => comb.IN1
bus_we => comb.IN1
bus_wtbt[0] => sel130.IN1
bus_wtbt[1] => ~NO_FANOUT~
bus_stb => always3.IN1
bus_stb => stb132.IN1
bus_stb => stb134.IN1
bus_stb => stb670.IN1
bus_stb => bus_ack.IN1
bus_stb => old_stb.DATAIN
bus_ack <= bus_ack.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy <= dsk_copy.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_virt <= dsk_copy_virt.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[0] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[1] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[2] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[3] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[4] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[5] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[6] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[7] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[8] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[9] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[10] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[11] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[12] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[13] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[14] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[15] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[16] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[17] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[18] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[19] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[20] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[21] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[22] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[23] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_addr[24] <= dsk_copy_addr.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_din[0] => Add12.IN64
dsk_copy_din[0] => lba.DATAA
dsk_copy_din[0] => total_size.DATAA
dsk_copy_din[0] => error.DATAA
dsk_copy_din[0] => error.DATAA
dsk_copy_din[0] => Selector82.IN7
dsk_copy_din[0] => Selector184.IN11
dsk_copy_din[0] => disk.DATAB
dsk_copy_din[0] => Selector191.IN5
dsk_copy_din[0] => vaddr.DATAB
dsk_copy_din[0] => Selector240.IN6
dsk_copy_din[0] => bk_data_wr.DATAB
dsk_copy_din[0] => Add13.IN32
dsk_copy_din[1] => Add12.IN63
dsk_copy_din[1] => lba.DATAA
dsk_copy_din[1] => total_size.DATAA
dsk_copy_din[1] => error.DATAA
dsk_copy_din[1] => error.DATAA
dsk_copy_din[1] => Selector81.IN13
dsk_copy_din[1] => Selector183.IN11
dsk_copy_din[1] => disk.DATAB
dsk_copy_din[1] => vaddr.DATAB
dsk_copy_din[1] => PSW.DATAB
dsk_copy_din[1] => bk_data_wr.DATAB
dsk_copy_din[1] => Add11.IN6
dsk_copy_din[1] => Add13.IN31
dsk_copy_din[2] => Add10.IN28
dsk_copy_din[2] => Add12.IN62
dsk_copy_din[2] => lba.DATAA
dsk_copy_din[2] => total_size.DATAA
dsk_copy_din[2] => error.DATAA
dsk_copy_din[2] => error.DATAA
dsk_copy_din[2] => Selector182.IN11
dsk_copy_din[2] => disk.DATAB
dsk_copy_din[2] => vaddr.DATAB
dsk_copy_din[2] => PSW.DATAB
dsk_copy_din[2] => bk_data_wr.DATAB
dsk_copy_din[2] => Add11.IN5
dsk_copy_din[2] => Add13.IN30
dsk_copy_din[3] => Add10.IN27
dsk_copy_din[3] => Add12.IN61
dsk_copy_din[3] => lba.DATAA
dsk_copy_din[3] => total_size.DATAA
dsk_copy_din[3] => error.DATAA
dsk_copy_din[3] => error.DATAA
dsk_copy_din[3] => Selector181.IN11
dsk_copy_din[3] => disk.DATAB
dsk_copy_din[3] => vaddr.DATAB
dsk_copy_din[3] => PSW.DATAB
dsk_copy_din[3] => bk_data_wr.DATAB
dsk_copy_din[3] => Add11.IN4
dsk_copy_din[3] => Add13.IN29
dsk_copy_din[4] => Add10.IN26
dsk_copy_din[4] => Add12.IN60
dsk_copy_din[4] => lba.DATAA
dsk_copy_din[4] => total_size.DATAA
dsk_copy_din[4] => error.DATAA
dsk_copy_din[4] => error.DATAA
dsk_copy_din[4] => Selector180.IN11
dsk_copy_din[4] => disk.DATAB
dsk_copy_din[4] => vaddr.DATAB
dsk_copy_din[4] => PSW.DATAB
dsk_copy_din[4] => bk_data_wr.DATAB
dsk_copy_din[4] => Add11.IN3
dsk_copy_din[4] => Add13.IN28
dsk_copy_din[5] => Add10.IN25
dsk_copy_din[5] => Add12.IN59
dsk_copy_din[5] => lba.DATAA
dsk_copy_din[5] => total_size.DATAA
dsk_copy_din[5] => error.DATAA
dsk_copy_din[5] => error.DATAA
dsk_copy_din[5] => Selector179.IN11
dsk_copy_din[5] => disk.DATAB
dsk_copy_din[5] => vaddr.DATAB
dsk_copy_din[5] => PSW.DATAB
dsk_copy_din[5] => bk_data_wr.DATAB
dsk_copy_din[5] => Add11.IN2
dsk_copy_din[5] => Add13.IN27
dsk_copy_din[6] => Add10.IN24
dsk_copy_din[6] => Add12.IN58
dsk_copy_din[6] => lba.DATAA
dsk_copy_din[6] => total_size.DATAA
dsk_copy_din[6] => error.DATAA
dsk_copy_din[6] => error.DATAA
dsk_copy_din[6] => Selector178.IN11
dsk_copy_din[6] => disk.DATAB
dsk_copy_din[6] => vaddr.DATAB
dsk_copy_din[6] => PSW.DATAB
dsk_copy_din[6] => bk_data_wr.DATAB
dsk_copy_din[6] => Add11.IN1
dsk_copy_din[6] => Add13.IN26
dsk_copy_din[7] => Add10.IN23
dsk_copy_din[7] => Add12.IN57
dsk_copy_din[7] => lba.DATAA
dsk_copy_din[7] => total_size.DATAA
dsk_copy_din[7] => error.DATAA
dsk_copy_din[7] => error.DATAA
dsk_copy_din[7] => Selector177.IN11
dsk_copy_din[7] => disk.DATAB
dsk_copy_din[7] => vaddr.DATAB
dsk_copy_din[7] => PSW.DATAB
dsk_copy_din[7] => bk_data_wr.DATAB
dsk_copy_din[7] => Add13.IN25
dsk_copy_din[8] => Add10.IN22
dsk_copy_din[8] => Add12.IN56
dsk_copy_din[8] => lba.DATAA
dsk_copy_din[8] => total_size.DATAA
dsk_copy_din[8] => Selector176.IN11
dsk_copy_din[8] => vaddr.DATAB
dsk_copy_din[8] => PSW.DATAB
dsk_copy_din[8] => error.DATAB
dsk_copy_din[8] => bk_data_wr.DATAB
dsk_copy_din[8] => Add13.IN24
dsk_copy_din[9] => Add10.IN21
dsk_copy_din[9] => Add12.IN55
dsk_copy_din[9] => lba.DATAA
dsk_copy_din[9] => total_size.DATAA
dsk_copy_din[9] => Selector175.IN11
dsk_copy_din[9] => vaddr.DATAB
dsk_copy_din[9] => PSW.DATAB
dsk_copy_din[9] => error.DATAB
dsk_copy_din[9] => bk_data_wr.DATAB
dsk_copy_din[9] => Add13.IN23
dsk_copy_din[10] => Add10.IN20
dsk_copy_din[10] => Add12.IN54
dsk_copy_din[10] => lba.DATAA
dsk_copy_din[10] => total_size.DATAA
dsk_copy_din[10] => Selector174.IN11
dsk_copy_din[10] => vaddr.DATAB
dsk_copy_din[10] => PSW.DATAB
dsk_copy_din[10] => error.DATAB
dsk_copy_din[10] => bk_data_wr.DATAB
dsk_copy_din[10] => Add13.IN22
dsk_copy_din[11] => Add10.IN19
dsk_copy_din[11] => Add12.IN53
dsk_copy_din[11] => lba.DATAA
dsk_copy_din[11] => total_size.DATAA
dsk_copy_din[11] => Selector173.IN11
dsk_copy_din[11] => vaddr.DATAB
dsk_copy_din[11] => PSW.DATAB
dsk_copy_din[11] => error.DATAB
dsk_copy_din[11] => bk_data_wr.DATAB
dsk_copy_din[11] => Add13.IN21
dsk_copy_din[12] => Add10.IN18
dsk_copy_din[12] => Add12.IN52
dsk_copy_din[12] => lba.DATAA
dsk_copy_din[12] => total_size.DATAA
dsk_copy_din[12] => Selector172.IN11
dsk_copy_din[12] => vaddr.DATAB
dsk_copy_din[12] => PSW.DATAB
dsk_copy_din[12] => error.DATAB
dsk_copy_din[12] => bk_data_wr.DATAB
dsk_copy_din[12] => Add13.IN20
dsk_copy_din[13] => Add10.IN17
dsk_copy_din[13] => Add12.IN51
dsk_copy_din[13] => lba.DATAA
dsk_copy_din[13] => total_size.DATAA
dsk_copy_din[13] => Selector171.IN11
dsk_copy_din[13] => vaddr.DATAB
dsk_copy_din[13] => PSW.DATAB
dsk_copy_din[13] => error.DATAB
dsk_copy_din[13] => bk_data_wr.DATAB
dsk_copy_din[13] => Add13.IN19
dsk_copy_din[14] => Add10.IN16
dsk_copy_din[14] => Add12.IN50
dsk_copy_din[14] => lba.DATAA
dsk_copy_din[14] => total_size.DATAA
dsk_copy_din[14] => Selector170.IN11
dsk_copy_din[14] => vaddr.DATAB
dsk_copy_din[14] => PSW.DATAB
dsk_copy_din[14] => error.DATAB
dsk_copy_din[14] => bk_data_wr.DATAB
dsk_copy_din[14] => Add13.IN18
dsk_copy_din[15] => Add10.IN15
dsk_copy_din[15] => Add12.IN49
dsk_copy_din[15] => lba.DATAA
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => total_size.OUTPUTSELECT
dsk_copy_din[15] => Selector169.IN11
dsk_copy_din[15] => write.DATAB
dsk_copy_din[15] => vaddr.DATAB
dsk_copy_din[15] => PSW.DATAB
dsk_copy_din[15] => error.DATAB
dsk_copy_din[15] => bk_data_wr.DATAB
dsk_copy_din[15] => Add13.IN17
dsk_copy_dout[0] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[1] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[2] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[3] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[4] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[5] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[6] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[7] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[8] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[9] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[10] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[11] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[12] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[13] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[14] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_dout[15] <= dsk_copy_dout.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_we <= dsk_copy_we.DB_MAX_OUTPUT_PORT_TYPE
dsk_copy_rd <= dsk_copy_rd.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[1] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[2] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[3] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[4] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[5] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[6] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[7] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[8] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[9] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[10] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[11] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[12] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[13] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[14] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[15] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[16] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[17] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[18] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[19] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[20] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[21] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[22] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[23] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[24] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[25] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[26] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[27] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[28] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[29] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[30] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[31] <= sd_lba.DB_MAX_OUTPUT_PORT_TYPE
sd_rd <= sd_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wr <= sd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack => comb.IN1
sd_ack => comb.IN1
sd_ack => always0.IN1
sd_ack => ack[5].DATAIN
sd_ack_conf => ~NO_FANOUT~
sd_buff_addr[0] => sd_buff_addr[0].IN3
sd_buff_addr[1] => sd_buff_addr[1].IN3
sd_buff_addr[2] => sd_buff_addr[2].IN3
sd_buff_addr[3] => sd_buff_addr[3].IN3
sd_buff_addr[4] => sd_buff_addr[4].IN3
sd_buff_addr[5] => sd_buff_addr[5].IN3
sd_buff_addr[6] => sd_buff_addr[6].IN3
sd_buff_addr[7] => sd_buff_addr[7].IN3
sd_buff_addr[8] => sd_buff_addr[8].IN3
sd_buff_dout[0] => sd_buff_dout[0].IN2
sd_buff_dout[1] => sd_buff_dout[1].IN2
sd_buff_dout[2] => sd_buff_dout[2].IN2
sd_buff_dout[3] => sd_buff_dout[3].IN2
sd_buff_dout[4] => sd_buff_dout[4].IN2
sd_buff_dout[5] => sd_buff_dout[5].IN2
sd_buff_dout[6] => sd_buff_dout[6].IN2
sd_buff_dout[7] => sd_buff_dout[7].IN2
sd_buff_din[0] <= sector_w2b:sector_wr.q
sd_buff_din[1] <= sector_w2b:sector_wr.q
sd_buff_din[2] <= sector_w2b:sector_wr.q
sd_buff_din[3] <= sector_w2b:sector_wr.q
sd_buff_din[4] <= sector_w2b:sector_wr.q
sd_buff_din[5] <= sector_w2b:sector_wr.q
sd_buff_din[6] <= sector_w2b:sector_wr.q
sd_buff_din[7] <= sector_w2b:sector_wr.q
sd_buff_wr => comb.IN1
sd_buff_wr => comb.IN1
sd_buff_wr => always0.IN1
sd_buff_wr => old_wr.DATAIN
sd_conf <= <GND>
sd_sdhc <= <VCC>
sd_mounted => always4.IN1
sd_mounted => old_mounted.DATAIN


|poseidon_top|guest_top:guest|disk:disk|sector_b2d:sector_hdr
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|disk:disk|sector_b2d:sector_hdr|altsyncram:altsyncram_component
wren_a => altsyncram_7hn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7hn1:auto_generated.data_a[0]
data_a[1] => altsyncram_7hn1:auto_generated.data_a[1]
data_a[2] => altsyncram_7hn1:auto_generated.data_a[2]
data_a[3] => altsyncram_7hn1:auto_generated.data_a[3]
data_a[4] => altsyncram_7hn1:auto_generated.data_a[4]
data_a[5] => altsyncram_7hn1:auto_generated.data_a[5]
data_a[6] => altsyncram_7hn1:auto_generated.data_a[6]
data_a[7] => altsyncram_7hn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_7hn1:auto_generated.address_a[0]
address_a[1] => altsyncram_7hn1:auto_generated.address_a[1]
address_a[2] => altsyncram_7hn1:auto_generated.address_a[2]
address_a[3] => altsyncram_7hn1:auto_generated.address_a[3]
address_a[4] => altsyncram_7hn1:auto_generated.address_a[4]
address_a[5] => altsyncram_7hn1:auto_generated.address_a[5]
address_a[6] => altsyncram_7hn1:auto_generated.address_a[6]
address_a[7] => altsyncram_7hn1:auto_generated.address_a[7]
address_a[8] => altsyncram_7hn1:auto_generated.address_a[8]
address_b[0] => altsyncram_7hn1:auto_generated.address_b[0]
address_b[1] => altsyncram_7hn1:auto_generated.address_b[1]
address_b[2] => altsyncram_7hn1:auto_generated.address_b[2]
address_b[3] => altsyncram_7hn1:auto_generated.address_b[3]
address_b[4] => altsyncram_7hn1:auto_generated.address_b[4]
address_b[5] => altsyncram_7hn1:auto_generated.address_b[5]
address_b[6] => altsyncram_7hn1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7hn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_7hn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7hn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7hn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7hn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7hn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7hn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7hn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7hn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7hn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7hn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7hn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7hn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7hn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7hn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7hn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7hn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7hn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7hn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7hn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7hn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7hn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7hn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7hn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7hn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7hn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7hn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7hn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7hn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7hn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7hn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7hn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7hn1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|disk:disk|sector_b2d:sector_hdr|altsyncram:altsyncram_component|altsyncram_7hn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
q_b[16] <= ram_block1a0.PORTBDATAOUT2
q_b[17] <= ram_block1a1.PORTBDATAOUT2
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a3.PORTBDATAOUT2
q_b[20] <= ram_block1a4.PORTBDATAOUT2
q_b[21] <= ram_block1a5.PORTBDATAOUT2
q_b[22] <= ram_block1a6.PORTBDATAOUT2
q_b[23] <= ram_block1a7.PORTBDATAOUT2
q_b[24] <= ram_block1a0.PORTBDATAOUT3
q_b[25] <= ram_block1a1.PORTBDATAOUT3
q_b[26] <= ram_block1a2.PORTBDATAOUT3
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a4.PORTBDATAOUT3
q_b[29] <= ram_block1a5.PORTBDATAOUT3
q_b[30] <= ram_block1a6.PORTBDATAOUT3
q_b[31] <= ram_block1a7.PORTBDATAOUT3
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|poseidon_top|guest_top:guest|disk:disk|sector_b2w:sector_rd
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|disk:disk|sector_b2w:sector_rd|altsyncram:altsyncram_component
wren_a => altsyncram_chn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chn1:auto_generated.data_a[0]
data_a[1] => altsyncram_chn1:auto_generated.data_a[1]
data_a[2] => altsyncram_chn1:auto_generated.data_a[2]
data_a[3] => altsyncram_chn1:auto_generated.data_a[3]
data_a[4] => altsyncram_chn1:auto_generated.data_a[4]
data_a[5] => altsyncram_chn1:auto_generated.data_a[5]
data_a[6] => altsyncram_chn1:auto_generated.data_a[6]
data_a[7] => altsyncram_chn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_chn1:auto_generated.address_a[0]
address_a[1] => altsyncram_chn1:auto_generated.address_a[1]
address_a[2] => altsyncram_chn1:auto_generated.address_a[2]
address_a[3] => altsyncram_chn1:auto_generated.address_a[3]
address_a[4] => altsyncram_chn1:auto_generated.address_a[4]
address_a[5] => altsyncram_chn1:auto_generated.address_a[5]
address_a[6] => altsyncram_chn1:auto_generated.address_a[6]
address_a[7] => altsyncram_chn1:auto_generated.address_a[7]
address_a[8] => altsyncram_chn1:auto_generated.address_a[8]
address_b[0] => altsyncram_chn1:auto_generated.address_b[0]
address_b[1] => altsyncram_chn1:auto_generated.address_b[1]
address_b[2] => altsyncram_chn1:auto_generated.address_b[2]
address_b[3] => altsyncram_chn1:auto_generated.address_b[3]
address_b[4] => altsyncram_chn1:auto_generated.address_b[4]
address_b[5] => altsyncram_chn1:auto_generated.address_b[5]
address_b[6] => altsyncram_chn1:auto_generated.address_b[6]
address_b[7] => altsyncram_chn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_chn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_chn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_chn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_chn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_chn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_chn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_chn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_chn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_chn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_chn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_chn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_chn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_chn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_chn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_chn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_chn1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|disk:disk|sector_b2w:sector_rd|altsyncram:altsyncram_component|altsyncram_chn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|poseidon_top|guest_top:guest|disk:disk|sector_w2b:sector_wr
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|poseidon_top|guest_top:guest|disk:disk|sector_w2b:sector_wr|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_a[8] => altsyncram_dhn1:auto_generated.data_a[8]
data_a[9] => altsyncram_dhn1:auto_generated.data_a[9]
data_a[10] => altsyncram_dhn1:auto_generated.data_a[10]
data_a[11] => altsyncram_dhn1:auto_generated.data_a[11]
data_a[12] => altsyncram_dhn1:auto_generated.data_a[12]
data_a[13] => altsyncram_dhn1:auto_generated.data_a[13]
data_a[14] => altsyncram_dhn1:auto_generated.data_a[14]
data_a[15] => altsyncram_dhn1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|guest_top:guest|disk:disk|sector_w2b:sector_wr|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|poseidon_top|guest_top:guest|disk:disk|data_io:data_io
clk_sys => wrx[0].CLK
clk_sys => wrx[1].CLK
clk_sys => wrx[2].CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => data[0].CLK
SPI_SCK => data[1].CLK
SPI_SCK => data[2].CLK
SPI_SCK => data[3].CLK
SPI_SCK => data[4].CLK
SPI_SCK => data[5].CLK
SPI_SCK => data[6].CLK
SPI_SCK => data[7].CLK
SPI_SCK => ioctl_dout[0]~reg0.CLK
SPI_SCK => ioctl_dout[1]~reg0.CLK
SPI_SCK => ioctl_dout[2]~reg0.CLK
SPI_SCK => ioctl_dout[3]~reg0.CLK
SPI_SCK => ioctl_dout[4]~reg0.CLK
SPI_SCK => ioctl_dout[5]~reg0.CLK
SPI_SCK => ioctl_dout[6]~reg0.CLK
SPI_SCK => ioctl_dout[7]~reg0.CLK
SPI_SCK => ioctl_dout[8]~reg0.CLK
SPI_SCK => ioctl_dout[9]~reg0.CLK
SPI_SCK => ioctl_dout[10]~reg0.CLK
SPI_SCK => ioctl_dout[11]~reg0.CLK
SPI_SCK => ioctl_dout[12]~reg0.CLK
SPI_SCK => ioctl_dout[13]~reg0.CLK
SPI_SCK => ioctl_dout[14]~reg0.CLK
SPI_SCK => ioctl_dout[15]~reg0.CLK
SPI_SCK => ioctl_addr[0]~reg0.CLK
SPI_SCK => ioctl_addr[1]~reg0.CLK
SPI_SCK => ioctl_addr[2]~reg0.CLK
SPI_SCK => ioctl_addr[3]~reg0.CLK
SPI_SCK => ioctl_addr[4]~reg0.CLK
SPI_SCK => ioctl_addr[5]~reg0.CLK
SPI_SCK => ioctl_addr[6]~reg0.CLK
SPI_SCK => ioctl_addr[7]~reg0.CLK
SPI_SCK => ioctl_addr[8]~reg0.CLK
SPI_SCK => ioctl_addr[9]~reg0.CLK
SPI_SCK => ioctl_addr[10]~reg0.CLK
SPI_SCK => ioctl_addr[11]~reg0.CLK
SPI_SCK => ioctl_addr[12]~reg0.CLK
SPI_SCK => ioctl_addr[13]~reg0.CLK
SPI_SCK => ioctl_addr[14]~reg0.CLK
SPI_SCK => ioctl_addr[15]~reg0.CLK
SPI_SCK => ioctl_addr[16]~reg0.CLK
SPI_SCK => ioctl_addr[17]~reg0.CLK
SPI_SCK => ioctl_addr[18]~reg0.CLK
SPI_SCK => ioctl_addr[19]~reg0.CLK
SPI_SCK => ioctl_addr[20]~reg0.CLK
SPI_SCK => ioctl_addr[21]~reg0.CLK
SPI_SCK => ioctl_addr[22]~reg0.CLK
SPI_SCK => ioctl_addr[23]~reg0.CLK
SPI_SCK => ioctl_addr[24]~reg0.CLK
SPI_SCK => ioctl_download~reg0.CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => addr[0].CLK
SPI_SCK => addr[1].CLK
SPI_SCK => addr[2].CLK
SPI_SCK => addr[3].CLK
SPI_SCK => addr[4].CLK
SPI_SCK => addr[5].CLK
SPI_SCK => addr[6].CLK
SPI_SCK => addr[7].CLK
SPI_SCK => addr[8].CLK
SPI_SCK => addr[9].CLK
SPI_SCK => addr[10].CLK
SPI_SCK => addr[11].CLK
SPI_SCK => addr[12].CLK
SPI_SCK => addr[13].CLK
SPI_SCK => addr[14].CLK
SPI_SCK => addr[15].CLK
SPI_SCK => addr[16].CLK
SPI_SCK => addr[17].CLK
SPI_SCK => addr[18].CLK
SPI_SCK => addr[19].CLK
SPI_SCK => addr[20].CLK
SPI_SCK => addr[21].CLK
SPI_SCK => addr[22].CLK
SPI_SCK => addr[23].CLK
SPI_SCK => addr[24].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => next.CLK
SPI_SCK => rclk.CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => cnt[4].ACLR
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_SS2 => rclk.ENA
SPI_SS2 => next.ENA
SPI_SS2 => sbuf[6].ENA
SPI_SS2 => sbuf[5].ENA
SPI_SS2 => sbuf[4].ENA
SPI_SS2 => sbuf[3].ENA
SPI_SS2 => sbuf[2].ENA
SPI_SS2 => sbuf[1].ENA
SPI_SS2 => sbuf[0].ENA
SPI_SS2 => addr[24].ENA
SPI_SS2 => addr[23].ENA
SPI_SS2 => addr[22].ENA
SPI_SS2 => addr[21].ENA
SPI_SS2 => addr[20].ENA
SPI_SS2 => addr[19].ENA
SPI_SS2 => addr[18].ENA
SPI_SS2 => addr[17].ENA
SPI_SS2 => addr[16].ENA
SPI_SS2 => addr[15].ENA
SPI_SS2 => addr[14].ENA
SPI_SS2 => addr[13].ENA
SPI_SS2 => addr[12].ENA
SPI_SS2 => addr[11].ENA
SPI_SS2 => addr[10].ENA
SPI_SS2 => addr[9].ENA
SPI_SS2 => addr[8].ENA
SPI_SS2 => addr[7].ENA
SPI_SS2 => addr[6].ENA
SPI_SS2 => addr[5].ENA
SPI_SS2 => addr[4].ENA
SPI_SS2 => addr[3].ENA
SPI_SS2 => addr[2].ENA
SPI_SS2 => addr[1].ENA
SPI_SS2 => addr[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => ioctl_download~reg0.ENA
SPI_SS2 => ioctl_addr[24]~reg0.ENA
SPI_SS2 => ioctl_addr[23]~reg0.ENA
SPI_SS2 => ioctl_addr[22]~reg0.ENA
SPI_SS2 => ioctl_addr[21]~reg0.ENA
SPI_SS2 => ioctl_addr[20]~reg0.ENA
SPI_SS2 => ioctl_addr[19]~reg0.ENA
SPI_SS2 => ioctl_addr[18]~reg0.ENA
SPI_SS2 => ioctl_addr[17]~reg0.ENA
SPI_SS2 => ioctl_addr[16]~reg0.ENA
SPI_SS2 => ioctl_addr[15]~reg0.ENA
SPI_SS2 => ioctl_addr[14]~reg0.ENA
SPI_SS2 => ioctl_addr[13]~reg0.ENA
SPI_SS2 => ioctl_addr[12]~reg0.ENA
SPI_SS2 => ioctl_addr[11]~reg0.ENA
SPI_SS2 => ioctl_addr[10]~reg0.ENA
SPI_SS2 => ioctl_addr[9]~reg0.ENA
SPI_SS2 => ioctl_addr[8]~reg0.ENA
SPI_SS2 => ioctl_addr[7]~reg0.ENA
SPI_SS2 => ioctl_addr[6]~reg0.ENA
SPI_SS2 => ioctl_addr[5]~reg0.ENA
SPI_SS2 => ioctl_addr[4]~reg0.ENA
SPI_SS2 => ioctl_addr[3]~reg0.ENA
SPI_SS2 => ioctl_addr[2]~reg0.ENA
SPI_SS2 => ioctl_addr[1]~reg0.ENA
SPI_SS2 => ioctl_addr[0]~reg0.ENA
SPI_SS2 => ioctl_dout[15]~reg0.ENA
SPI_SS2 => ioctl_dout[14]~reg0.ENA
SPI_SS2 => ioctl_dout[13]~reg0.ENA
SPI_SS2 => ioctl_dout[12]~reg0.ENA
SPI_SS2 => ioctl_dout[11]~reg0.ENA
SPI_SS2 => ioctl_dout[10]~reg0.ENA
SPI_SS2 => ioctl_dout[9]~reg0.ENA
SPI_SS2 => ioctl_dout[8]~reg0.ENA
SPI_SS2 => ioctl_dout[7]~reg0.ENA
SPI_SS2 => ioctl_dout[6]~reg0.ENA
SPI_SS2 => ioctl_dout[5]~reg0.ENA
SPI_SS2 => ioctl_dout[4]~reg0.ENA
SPI_SS2 => ioctl_dout[3]~reg0.ENA
SPI_SS2 => ioctl_dout[2]~reg0.ENA
SPI_SS2 => ioctl_dout[1]~reg0.ENA
SPI_SS2 => ioctl_dout[0]~reg0.ENA
SPI_SS2 => data[7].ENA
SPI_SS2 => data[6].ENA
SPI_SS2 => data[5].ENA
SPI_SS2 => data[4].ENA
SPI_SS2 => data[3].ENA
SPI_SS2 => data[2].ENA
SPI_SS2 => data[1].ENA
SPI_SS2 => data[0].ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_DI => sbuf.DATAB
SPI_DI => cmd.DATAB
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_addr.OUTPUTSELECT
SPI_DI => ioctl_dout.DATAB
SPI_DI => data.DATAA
SPI_DI => ioctl_index.DATAB
SPI_DI => ioctl_download.DATAB
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_we <= ioctl_we.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[8] <= ioctl_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[9] <= ioctl_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[10] <= ioctl_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[11] <= ioctl_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[12] <= ioctl_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[13] <= ioctl_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[14] <= ioctl_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[15] <= ioctl_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


