

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1277b766a28e0788b845121b3c9a7e93  /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_0/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_Fwnc4V
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_B2Pzrk"
Running: cat _ptx_B2Pzrk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lHtZOI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lHtZOI --output-file  /dev/null 2> _ptx_B2Pzrkinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_B2Pzrk _ptx2_lHtZOI _ptx_B2Pzrkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 464053
gpu_sim_insn = 103760320
gpu_ipc =     223.5958
gpu_tot_sim_cycle = 686203
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     151.2094
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 84576
gpu_stall_icnt2sh    = 290719
partiton_reqs_in_parallel = 10124590
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8177
partiton_level_parallism_total  =      14.7545
partiton_reqs_in_parallel_util = 10124590
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 461963
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9165
partiton_level_parallism_util_total  =      21.9165
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      23.1287 GB/Sec
L2_BW_total  =      15.6411 GB/Sec
gpu_total_sim_rate=22819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2434, 3141, 3152, 3139, 3151, 3138, 3150, 2513, 2513, 3147, 3153, 3144, 3149, 3140, 3146, 2520, 2516, 3149, 3153, 3144, 3154, 3000, 3012, 2437, 2513, 3142, 3148, 3139, 3150, 2995, 3008, 2438, 2265, 2833, 2838, 2831, 2836, 2832, 2837, 2267, 2261, 2832, 2834, 2822, 2831, 2824, 2834, 2265, 2265, 2831, 2837, 2824, 2836, 2820, 2838, 2270, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 122937
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43411
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154379	W0_Idle:6797938	W0_Scoreboard:15794832	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 714 
maxdqlatency = 0 
maxmflatency = 123831 
averagemflatency = 12921 
max_icnt2mem_latency = 123509 
max_icnt2sh_latency = 686202 
mrq_lat_table:17173 	1531 	1530 	3004 	3762 	4741 	4773 	4078 	4469 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35817 	31773 	526 	81 	973 	2178 	1990 	21845 	17563 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24300 	4347 	536 	387 	36827 	2073 	10 	0 	208 	846 	2564 	1730 	25318 	13964 	126 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15313 	38177 	30185 	2048 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	43 	0 	3 	3 	3 	10 	20 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        57        57        68        70        59        58        60        60        47        49        58        62 
dram[1]:        68        70        68        70        59        61        67        70        59        60        60        62        50        41        56        55 
dram[2]:        67        69        68        70        56        55        68        70        59        57        58        62        41        44        56        58 
dram[3]:        68        70        68        70        57        61        68        70        59        61        60        60        47        46        54        57 
dram[4]:        68        70        68        70        63        65        68        70        63        64        60        62        45        46        56        56 
dram[5]:        68        70        68        70        61        60        68        70        64        62        63        66        48        43        55        58 
dram[6]:        67        70        68        70        60        66        68        70        63        65        64        65        49        46        55        56 
dram[7]:        68        70        68        70        64        59        68        70        64        61        64        66        39        46        56        57 
dram[8]:        68        70        68        70        56        56        68        70        59        57        64        65        45        44        54        58 
dram[9]:        68        70        68        70        56        61        68        70        59        59        64        66        50        46        56        55 
dram[10]:        68        70        68        70        60        55        68        70        59        57        63        66        38        45        56        58 
maximum service time to same row:
dram[0]:    122748    122704    126887    126939    104927    104786    132007    132000    133627    133629    197684    198343    197023    196812    200862    200804 
dram[1]:    122690    122631    126916    126938    105219    105243    132082    132243    133637    133637    197712    198410    196787    196732    200990    200829 
dram[2]:    122688    122451    126879    126925    105251    105251    132001    132031    133636    133640    197731    197768    196714    196663    200896    200910 
dram[3]:    122454    122598    126899    126857    105220    105232    131978    131967    133635    133635    197772    198528    196809    197028    200987    200977 
dram[4]:    122521    122630    126762    126766    105221    105243    132084    132165    133636    133637    197810    198472    196898    196711    201083    201048 
dram[5]:    122724    122451    126744    126783    104923    104933    132108    132170    197213    197963    197784    197768    196799    196611    201039    200994 
dram[6]:    122452    122485    126765    126767    105217    105233    132106    132242    197244    197297    197772    198512    196584    196856    201142    201047 
dram[7]:    122519    122731    126845    126920    105242    105243    132082    132121    197279    197983    197811    197883    196853    196702    200897    200826 
dram[8]:    122724    122585    126891    126934    104922    104934    132055    132107    133620    133627    197682    197661    196795    196609    200861    200802 
dram[9]:    122464    122484    126915    126920    105216    105251    132101    132244    133628    133640    197713    198409    196798    196785    200988    200828 
dram[10]:    122691    122733    126879    126929    105250    105252    132036    132033    133635    133626    197731    197786    196768    196685    200897    200827 
average row accesses per activate:
dram[0]: 20.153847 20.153847 22.076923 18.933332  8.931034 10.560000 22.090910 22.818182 17.750000 18.333334 12.300000 11.409091 22.250000 19.785715 10.240000 11.434783 
dram[1]: 24.000000 23.909090 21.384615 22.153847  9.703704 10.200000 22.000000 23.090910 17.750000 15.285714 12.350000 11.409091 19.500000 19.571428  9.920000 10.520000 
dram[2]: 20.153847 23.454546 21.769230 19.400000  9.555555  9.481482 22.181818 22.636364 13.312500 18.166666 13.611111 14.000000 16.875000 19.714285 11.043478 10.560000 
dram[3]: 24.000000 24.272728 25.545454 20.214285  9.777778  9.740741 21.727272 22.363636 17.666666 18.166666 15.375000 11.952381 22.250000 23.000000  9.407408 11.125000 
dram[4]: 24.000000 23.909090 21.692308 22.384615  9.777778  8.633333 22.000000 22.727272 15.142858 18.500000 15.125000 13.888889 19.500000 22.833334 10.458333 10.833333 
dram[5]: 24.000000 23.636364 21.769230 19.400000 11.217391  9.518518 21.818182 22.818182 17.750000 18.333334 15.500000 14.166667 22.583334 17.187500 10.541667 10.000000 
dram[6]: 23.909090 24.000000 21.769230 17.875000 10.600000 10.600000 21.818182 22.454546 17.750000 17.916666 13.888889 14.882353 22.416666 22.833334  9.692307 11.565217 
dram[7]: 23.727272 23.818182 18.733334 19.533333 10.720000  8.896552 22.090910 22.545454 15.285714 18.416666 12.350000 15.937500 19.214285 22.583334  9.653846 10.750000 
dram[8]: 23.818182 23.909090 22.000000 19.200001 10.360000 10.320000 21.909090 22.909090 17.666666 18.333334 13.944445 12.750000 22.083334 19.571428  9.769231  9.961538 
dram[9]: 24.090910 24.181818 21.461538 19.066668 11.434783  9.629630 21.909090 23.000000 17.916666 17.583334 12.600000 13.473684 22.583334 22.583334 11.272727 11.434783 
dram[10]: 20.153847 24.000000 18.866667 16.166666  9.814815 10.280000 22.181818 22.909090 14.857142 18.166666 11.318182 14.222222 19.285715 19.500000 10.708333  9.666667 
average row locality = 45097/2899 = 15.556054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       117       118       143       140       115       120       104       112        85        92       116       121       123       133       112       119 
dram[1]:       120       119       134       144       118       111       103       115        85        86       116       120       129       130       104       119 
dram[2]:       118       114       139       147       114       112       106       111        85        90       114       121       126       132       110       120 
dram[3]:       120       123       137       139       120       119       101       108        84        90       115       120       123       132       110       123 
dram[4]:       120       119       138       147       120       115       104       112        84        94       111       119       129       130       106       115 
dram[5]:       120       116       139       147       114       113       102       113        85        92       117       124       127       131       108       115 
dram[6]:       119       120       139       142       121       121       102       109        85        87       119       122       125       130       107       121 
dram[7]:       117       118       137       149       124       114       105       110        86        93       116       124       125       127       106       113 
dram[8]:       118       119       142       144       115       114       103       114        84        92       120       124       121       130       109       114 
dram[9]:       121       122       135       142       119       116       103       115        87        83       121       125       127       127       103       118 
dram[10]:       118       120       139       147       121       113       106       114        80        90       118       125       126       129       112       117 
total reads: 20507
bank skew: 149/80 = 1.86
chip skew: 1875/1853 = 1.01
average mf latency per bank:
dram[0]:      35614     35801     49008     50874     55832     55510     37195     36590     32051     31901     20241     20073     11535     11565     12713     12905
dram[1]:      35780     37737     50442     50336     55513     58520     37914     35903     32863     32887     20178     19738     11444     11467     13185     12380
dram[2]:      36133     37867     50446     50475     57110     57421     37732     37394     32169     31421     20082     19918     11007     10948     12874     12777
dram[3]:      35545     35829     51305     52576     53748     55390     38431     37873     31303     31542     19675     19628     11211     11186     12936     12893
dram[4]:      35592     37194     51256     51351     56211     57951     37964     36270     32340     30643     20061     19307     11058     11026     13670     13230
dram[5]:      36784     38149     51414     51232     57239     57828     38060     37370     30919     30253     19509     19605     10440     10563     13496     13597
dram[6]:      36999     38321     50840     52046     55003     56781     38129     37376     30431     31376     20142     20188     10623     10692     13689     13236
dram[7]:      37537     38641     51824     50882     55222     57353     38230     37359     30930     29898     20695     20210     10728     10658     13462     13117
dram[8]:      38325     38367     49902     50775     56705     57662     36633     36000     31705     31437     19507     19667     10845     10948     13059     13217
dram[9]:      36983     38595     51386     51915     54389     56183     37535     35812     31527     32895     20204     19951     10795     11024     13705     13010
dram[10]:      36688     37371     50601     50280     54765     56485     37346     36323     32725     31228     20524     20323     10788     10808     13053     12960
maximum mf latency per bank:
dram[0]:     123750    123758     63550     63919     63750     63537     62902     63041     59407     59495     33447     33252     32389     32282     33482     33500
dram[1]:     123735    123783     63974     63668     63550     63602     63122     63200     59464     59415     33325     33200     30883     30842     33495     33504
dram[2]:     123741    123747     63732     63600     63763     63540     63012     63042     59358     59060     33220     33394     30663     30562     33475     33503
dram[3]:     123743    123787     63866     63907     63556     63573     62894     63175     58428     57927     33328     33310     30573     30421     33473     33489
dram[4]:     123750    123752     64002     63578     63553     63561     63066     63064     57543     57471     33194     33085     30339     30305     33489     33489
dram[5]:     123741    123795     63615     63620     63782     63574     62950     63173     33538     33539     33260     33287     21741     21763     33466     33489
dram[6]:     123766    123831     63821     63624     63553     63575     63089     63106     33559     33561     33258     33188     21706     21814     33462     33486
dram[7]:     123791    123789     63774     63584     63549     63542     63028     63146     33564     33524     33138     33294     21742     21750     33478     33557
dram[8]:     123762    123798     63555     63735     63770     63566     62954     63060     59440     59526     33375     33364     32405     32301     33473     33494
dram[9]:     123774    123808     63816     63596     63521     63555     63126     63206     59460     59357     33305     33164     30903     30843     33526     33547
dram[10]:     123752    123747     63733     63638     63520     63599     63134     63062     59332     59063     33307     33393     30676     30616     33483     33558
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848340 n_act=271 n_pre=255 n_req=4105 n_rd=8940 n_write=3871 bw_util=0.02974
n_activity=40819 dram_eff=0.6277
bk0: 580a 857332i bk1: 576a 856877i bk2: 576a 855194i bk3: 576a 855109i bk4: 576a 856165i bk5: 576a 855544i bk6: 556a 857281i bk7: 556a 856849i bk8: 512a 857870i bk9: 512a 857307i bk10: 520a 857083i bk11: 520a 857084i bk12: 576a 857248i bk13: 576a 856298i bk14: 576a 857167i bk15: 576a 856854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.594723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848401 n_act=268 n_pre=252 n_req=4089 n_rd=8944 n_write=3812 bw_util=0.02961
n_activity=40215 dram_eff=0.6344
bk0: 576a 857520i bk1: 576a 857041i bk2: 576a 855920i bk3: 576a 855602i bk4: 576a 856129i bk5: 576a 855852i bk6: 556a 857147i bk7: 556a 856975i bk8: 512a 857673i bk9: 512a 857227i bk10: 524a 857250i bk11: 524a 856932i bk12: 576a 857243i bk13: 576a 856629i bk14: 576a 857302i bk15: 576a 856624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848375 n_act=270 n_pre=254 n_req=4093 n_rd=8936 n_write=3842 bw_util=0.02966
n_activity=40669 dram_eff=0.6284
bk0: 576a 857287i bk1: 576a 856914i bk2: 576a 855539i bk3: 576a 855161i bk4: 576a 855994i bk5: 576a 855780i bk6: 552a 857190i bk7: 552a 856652i bk8: 512a 857663i bk9: 512a 857178i bk10: 524a 857458i bk11: 524a 856783i bk12: 576a 857232i bk13: 576a 856794i bk14: 576a 857099i bk15: 576a 856631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.604811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848382 n_act=259 n_pre=243 n_req=4098 n_rd=8936 n_write=3857 bw_util=0.02969
n_activity=40637 dram_eff=0.6296
bk0: 576a 857412i bk1: 576a 856906i bk2: 576a 855928i bk3: 576a 855545i bk4: 576a 856102i bk5: 576a 855702i bk6: 552a 857156i bk7: 552a 856586i bk8: 512a 857787i bk9: 512a 857335i bk10: 524a 857361i bk11: 524a 856755i bk12: 576a 857336i bk13: 576a 856653i bk14: 576a 857225i bk15: 576a 856566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.597526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848407 n_act=261 n_pre=245 n_req=4099 n_rd=8944 n_write=3820 bw_util=0.02963
n_activity=41051 dram_eff=0.6219
bk0: 576a 857472i bk1: 576a 856989i bk2: 576a 855917i bk3: 576a 855411i bk4: 576a 856225i bk5: 576a 855752i bk6: 552a 857273i bk7: 552a 857020i bk8: 512a 857906i bk9: 512a 857193i bk10: 524a 857639i bk11: 524a 857171i bk12: 576a 857213i bk13: 576a 856779i bk14: 580a 857361i bk15: 580a 856745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848382 n_act=258 n_pre=242 n_req=4099 n_rd=8944 n_write=3851 bw_util=0.0297
n_activity=40672 dram_eff=0.6292
bk0: 576a 857468i bk1: 576a 856884i bk2: 576a 855569i bk3: 576a 855012i bk4: 576a 856111i bk5: 576a 855689i bk6: 552a 857490i bk7: 552a 856954i bk8: 512a 857785i bk9: 512a 857337i bk10: 524a 857460i bk11: 524a 856919i bk12: 576a 857168i bk13: 576a 856564i bk14: 580a 857081i bk15: 580a 856604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.602712
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848378 n_act=255 n_pre=239 n_req=4105 n_rd=8944 n_write=3861 bw_util=0.02972
n_activity=40403 dram_eff=0.6339
bk0: 576a 857253i bk1: 576a 857065i bk2: 576a 855787i bk3: 576a 855217i bk4: 576a 856244i bk5: 576a 855740i bk6: 552a 857167i bk7: 552a 857096i bk8: 512a 857877i bk9: 512a 857470i bk10: 524a 857302i bk11: 524a 856961i bk12: 576a 857287i bk13: 576a 856599i bk14: 580a 857277i bk15: 580a 856916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.612662
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848379 n_act=266 n_pre=250 n_req=4100 n_rd=8944 n_write=3838 bw_util=0.02967
n_activity=40781 dram_eff=0.6269
bk0: 576a 857417i bk1: 576a 856882i bk2: 576a 855685i bk3: 576a 855513i bk4: 576a 856011i bk5: 576a 855713i bk6: 552a 857572i bk7: 552a 856877i bk8: 512a 857634i bk9: 512a 857163i bk10: 524a 857587i bk11: 524a 857120i bk12: 576a 857416i bk13: 576a 856783i bk14: 580a 857229i bk15: 580a 856782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.606929
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848354 n_act=262 n_pre=246 n_req=4099 n_rd=8944 n_write=3871 bw_util=0.02974
n_activity=40657 dram_eff=0.6304
bk0: 576a 857440i bk1: 576a 857167i bk2: 576a 855563i bk3: 576a 854987i bk4: 576a 856091i bk5: 576a 855787i bk6: 552a 857364i bk7: 552a 856680i bk8: 512a 857643i bk9: 512a 857555i bk10: 524a 857350i bk11: 524a 856814i bk12: 576a 857222i bk13: 576a 856555i bk14: 580a 857321i bk15: 580a 856745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848392 n_act=254 n_pre=238 n_req=4100 n_rd=8944 n_write=3849 bw_util=0.02969
n_activity=40653 dram_eff=0.6294
bk0: 576a 857462i bk1: 576a 856875i bk2: 576a 856103i bk3: 576a 855477i bk4: 576a 855951i bk5: 576a 855809i bk6: 552a 857273i bk7: 552a 857007i bk8: 512a 857838i bk9: 512a 857480i bk10: 524a 857144i bk11: 524a 857130i bk12: 576a 857128i bk13: 576a 856650i bk14: 580a 857465i bk15: 580a 856966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600995
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=861677 n_nop=848339 n_act=276 n_pre=260 n_req=4110 n_rd=8940 n_write=3862 bw_util=0.02971
n_activity=41063 dram_eff=0.6235
bk0: 576a 857251i bk1: 576a 856955i bk2: 576a 855467i bk3: 576a 855136i bk4: 576a 855929i bk5: 576a 855691i bk6: 552a 857240i bk7: 552a 856768i bk8: 512a 857801i bk9: 512a 857450i bk10: 524a 857223i bk11: 524a 857064i bk12: 576a 857219i bk13: 576a 856649i bk14: 580a 857271i bk15: 576a 856656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.602043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2206, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2384, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2205, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2376, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2188, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2437, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2196, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2387, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2234, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2437, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2217, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2439, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2244, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2430, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2259, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2415, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2205, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2422, Reservation_fails = 2
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2236, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2417, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2263, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2440, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 51037
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.2462
	minimum = 6
	maximum = 180
Network latency average = 15.7648
	minimum = 6
	maximum = 180
Slowest packet = 170184
Flit latency average = 14.6566
	minimum = 6
	maximum = 180
Slowest flit = 363240
Fragmentation average = 0.000984669
	minimum = 0
	maximum = 110
Injected packet rate average = 0.00488032
	minimum = 0.00407174 (at node 11)
	maximum = 0.00565131 (at node 41)
Accepted packet rate average = 0.00488032
	minimum = 0.00407174 (at node 11)
	maximum = 0.00565131 (at node 41)
Injected flit rate average = 0.0104321
	minimum = 0.00602411 (at node 6)
	maximum = 0.0157784 (at node 41)
Accepted flit rate average= 0.0104321
	minimum = 0.00813702 (at node 32)
	maximum = 0.0127647 (at node 24)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2462 (1 samples)
	minimum = 6 (1 samples)
	maximum = 180 (1 samples)
Network latency average = 15.7648 (1 samples)
	minimum = 6 (1 samples)
	maximum = 180 (1 samples)
Flit latency average = 14.6566 (1 samples)
	minimum = 6 (1 samples)
	maximum = 180 (1 samples)
Fragmentation average = 0.000984669 (1 samples)
	minimum = 0 (1 samples)
	maximum = 110 (1 samples)
Injected packet rate average = 0.00488032 (1 samples)
	minimum = 0.00407174 (1 samples)
	maximum = 0.00565131 (1 samples)
Accepted packet rate average = 0.00488032 (1 samples)
	minimum = 0.00407174 (1 samples)
	maximum = 0.00565131 (1 samples)
Injected flit rate average = 0.0104321 (1 samples)
	minimum = 0.00602411 (1 samples)
	maximum = 0.0157784 (1 samples)
Accepted flit rate average = 0.0104321 (1 samples)
	minimum = 0.00813702 (1 samples)
	maximum = 0.0127647 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 47 sec (4547 sec)
gpgpu_simulation_rate = 22819 (inst/sec)
gpgpu_simulation_rate = 150 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4100 Tlb_hit: 1046 Tlb_miss: 3054 Tlb_hit_rate: 0.255122
Shader1: Tlb_access: 3832 Tlb_hit: 768 Tlb_miss: 3064 Tlb_hit_rate: 0.200418
Shader2: Tlb_access: 4088 Tlb_hit: 994 Tlb_miss: 3094 Tlb_hit_rate: 0.243151
Shader3: Tlb_access: 3880 Tlb_hit: 722 Tlb_miss: 3158 Tlb_hit_rate: 0.186082
Shader4: Tlb_access: 4124 Tlb_hit: 956 Tlb_miss: 3168 Tlb_hit_rate: 0.231814
Shader5: Tlb_access: 4228 Tlb_hit: 1096 Tlb_miss: 3132 Tlb_hit_rate: 0.259224
Shader6: Tlb_access: 3864 Tlb_hit: 812 Tlb_miss: 3052 Tlb_hit_rate: 0.210145
Shader7: Tlb_access: 3892 Tlb_hit: 1058 Tlb_miss: 2834 Tlb_hit_rate: 0.271840
Shader8: Tlb_access: 4220 Tlb_hit: 1066 Tlb_miss: 3154 Tlb_hit_rate: 0.252607
Shader9: Tlb_access: 4284 Tlb_hit: 1764 Tlb_miss: 2520 Tlb_hit_rate: 0.411765
Shader10: Tlb_access: 3784 Tlb_hit: 816 Tlb_miss: 2968 Tlb_hit_rate: 0.215645
Shader11: Tlb_access: 3764 Tlb_hit: 846 Tlb_miss: 2918 Tlb_hit_rate: 0.224761
Shader12: Tlb_access: 4088 Tlb_hit: 1018 Tlb_miss: 3070 Tlb_hit_rate: 0.249022
Shader13: Tlb_access: 4100 Tlb_hit: 1114 Tlb_miss: 2986 Tlb_hit_rate: 0.271707
Shader14: Tlb_access: 3828 Tlb_hit: 942 Tlb_miss: 2886 Tlb_hit_rate: 0.246082
Shader15: Tlb_access: 3848 Tlb_hit: 1140 Tlb_miss: 2708 Tlb_hit_rate: 0.296258
Shader16: Tlb_access: 4324 Tlb_hit: 1106 Tlb_miss: 3218 Tlb_hit_rate: 0.255782
Shader17: Tlb_access: 4120 Tlb_hit: 1018 Tlb_miss: 3102 Tlb_hit_rate: 0.247087
Shader18: Tlb_access: 3864 Tlb_hit: 896 Tlb_miss: 2968 Tlb_hit_rate: 0.231884
Shader19: Tlb_access: 4008 Tlb_hit: 892 Tlb_miss: 3116 Tlb_hit_rate: 0.222555
Shader20: Tlb_access: 4224 Tlb_hit: 1106 Tlb_miss: 3118 Tlb_hit_rate: 0.261837
Shader21: Tlb_access: 4124 Tlb_hit: 1242 Tlb_miss: 2882 Tlb_hit_rate: 0.301164
Shader22: Tlb_access: 3772 Tlb_hit: 910 Tlb_miss: 2862 Tlb_hit_rate: 0.241251
Shader23: Tlb_access: 4124 Tlb_hit: 1060 Tlb_miss: 3064 Tlb_hit_rate: 0.257032
Shader24: Tlb_access: 4372 Tlb_hit: 1386 Tlb_miss: 2986 Tlb_hit_rate: 0.317017
Shader25: Tlb_access: 3988 Tlb_hit: 1130 Tlb_miss: 2858 Tlb_hit_rate: 0.283350
Shader26: Tlb_access: 4044 Tlb_hit: 1214 Tlb_miss: 2830 Tlb_hit_rate: 0.300198
Shader27: Tlb_access: 3928 Tlb_hit: 1392 Tlb_miss: 2536 Tlb_hit_rate: 0.354379
Tlb_tot_access: 112816 Tlb_tot_hit: 29510, Tlb_tot_miss: 83306, Tlb_tot_hit_rate: 0.261576
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader1: Tlb_validate: 662 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader2: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader3: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader4: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader5: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader6: Tlb_validate: 634 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader7: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader8: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader9: Tlb_validate: 524 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader10: Tlb_validate: 684 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader11: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader12: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader13: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader14: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader15: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader16: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader17: Tlb_validate: 768 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader18: Tlb_validate: 568 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader19: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader20: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader21: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader22: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader23: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader24: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader25: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader26: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader27: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Tlb_tot_valiate: 18622 Tlb_invalidate: 5968, Tlb_tot_evict: 0, Tlb_tot_evict page: 5968
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3054 Page_hit: 1330 Page_miss: 1724 Page_hit_rate: 0.435494 Page_fault: 0 Page_pending: 1722
Shader1: Page_table_access:3064 Page_hit: 1420 Page_miss: 1644 Page_hit_rate: 0.463446 Page_fault: 1 Page_pending: 1643
Shader2: Page_table_access:3094 Page_hit: 1510 Page_miss: 1584 Page_hit_rate: 0.488041 Page_fault: 1 Page_pending: 1581
Shader3: Page_table_access:3158 Page_hit: 1534 Page_miss: 1624 Page_hit_rate: 0.485750 Page_fault: 1 Page_pending: 1623
Shader4: Page_table_access:3168 Page_hit: 1660 Page_miss: 1508 Page_hit_rate: 0.523990 Page_fault: 2 Page_pending: 1507
Shader5: Page_table_access:3132 Page_hit: 1456 Page_miss: 1676 Page_hit_rate: 0.464879 Page_fault: 0 Page_pending: 1674
Shader6: Page_table_access:3052 Page_hit: 1180 Page_miss: 1872 Page_hit_rate: 0.386632 Page_fault: 0 Page_pending: 1872
Shader7: Page_table_access:2834 Page_hit: 1354 Page_miss: 1480 Page_hit_rate: 0.477770 Page_fault: 1 Page_pending: 1479
Shader8: Page_table_access:3154 Page_hit: 1490 Page_miss: 1664 Page_hit_rate: 0.472416 Page_fault: 0 Page_pending: 1664
Shader9: Page_table_access:2520 Page_hit: 936 Page_miss: 1584 Page_hit_rate: 0.371429 Page_fault: 0 Page_pending: 1584
Shader10: Page_table_access:2968 Page_hit: 1352 Page_miss: 1616 Page_hit_rate: 0.455526 Page_fault: 0 Page_pending: 1616
Shader11: Page_table_access:2918 Page_hit: 1386 Page_miss: 1532 Page_hit_rate: 0.474983 Page_fault: 1 Page_pending: 1531
Shader12: Page_table_access:3070 Page_hit: 1298 Page_miss: 1772 Page_hit_rate: 0.422801 Page_fault: 1 Page_pending: 1771
Shader13: Page_table_access:2986 Page_hit: 1310 Page_miss: 1676 Page_hit_rate: 0.438714 Page_fault: 1 Page_pending: 1675
Shader14: Page_table_access:2886 Page_hit: 1250 Page_miss: 1636 Page_hit_rate: 0.433125 Page_fault: 1 Page_pending: 1637
Shader15: Page_table_access:2708 Page_hit: 1328 Page_miss: 1380 Page_hit_rate: 0.490399 Page_fault: 0 Page_pending: 1380
Shader16: Page_table_access:3218 Page_hit: 1602 Page_miss: 1616 Page_hit_rate: 0.497825 Page_fault: 1 Page_pending: 1616
Shader17: Page_table_access:3102 Page_hit: 1578 Page_miss: 1524 Page_hit_rate: 0.508704 Page_fault: 0 Page_pending: 1524
Shader18: Page_table_access:2968 Page_hit: 1172 Page_miss: 1796 Page_hit_rate: 0.394879 Page_fault: 1 Page_pending: 1795
Shader19: Page_table_access:3116 Page_hit: 1360 Page_miss: 1756 Page_hit_rate: 0.436457 Page_fault: 0 Page_pending: 1756
Shader20: Page_table_access:3118 Page_hit: 1462 Page_miss: 1656 Page_hit_rate: 0.468890 Page_fault: 2 Page_pending: 1656
Shader21: Page_table_access:2882 Page_hit: 1398 Page_miss: 1484 Page_hit_rate: 0.485080 Page_fault: 0 Page_pending: 1484
Shader22: Page_table_access:2862 Page_hit: 1354 Page_miss: 1508 Page_hit_rate: 0.473096 Page_fault: 0 Page_pending: 1508
Shader23: Page_table_access:3064 Page_hit: 1652 Page_miss: 1412 Page_hit_rate: 0.539164 Page_fault: 0 Page_pending: 1412
Shader24: Page_table_access:2986 Page_hit: 1326 Page_miss: 1660 Page_hit_rate: 0.444072 Page_fault: 0 Page_pending: 1660
Shader25: Page_table_access:2858 Page_hit: 1482 Page_miss: 1376 Page_hit_rate: 0.518544 Page_fault: 0 Page_pending: 1376
Shader26: Page_table_access:2830 Page_hit: 1210 Page_miss: 1620 Page_hit_rate: 0.427562 Page_fault: 0 Page_pending: 1620
Shader27: Page_table_access:2536 Page_hit: 1160 Page_miss: 1376 Page_hit_rate: 0.457413 Page_fault: 1 Page_pending: 1375
Page_talbe_tot_access: 83306 Page_tot_hit: 38550, Page_tot_miss 44756, Page_tot_hit_rate: 0.462752 Page_tot_fault: 15 Page_tot_pending: 44741
Total_memory_access_page_fault: 15, Average_latency 346395.718750
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.664213
[0-25]: 0.051066, [26-50]: 0.049571, [51-75]: 0.899362, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   686203 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(313.337616)
F:   223850----T:   230715 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   280060 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280060----T:   287840 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   287840----T:   290640 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290640----T:   305866 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   305866----T:   308471 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308471----T:   324166 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329150----T:   331950 	 St: c0120000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   331950----T:   347176 	 St: c0122000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   347897----T:   350697 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   350697----T:   380950 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   380950----T:   383555 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   383555----T:   414278 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   419304----T:   421909 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421909----T:   452632 	 St: c0141000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   461350----T:   464150 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464150----T:   524515 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   524515----T:   527120 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527120----T:   587956 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   592594----T:   595199 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595199----T:   656035 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   686203----T:   688808 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   686203----T:   694443 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   697048----T:   699653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   697048----T:   705288 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   707893----T:   710498 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   707893----T:   723588 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   726193----T:   728798 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   726193----T:   756916 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   759521----T:   762126 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   759521----T:   820357 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 464053(cycle), 313.337616(us)
Tot_kernel_exec_time_and_fault_time: 1463728(cycle), 988.337585(us)
Tot_memcpy_h2d_time: 408098(cycle), 275.555695(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 408098(cycle), 275.555695(us)
Tot_devicesync_time: 136759(cycle), 92.342339(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 136759(cycle), 92.342339(us)
GPGPU-Sim: *** exit detected ***
