$date
	Thu Oct 11 16:35:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$var wire 1 ! serialDataOut $end
$var wire 8 " parallelDataOut [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 8 ( parallelDataIn [7:0] $end
$var wire 8 ) parallelDataOut [7:0] $end
$var wire 1 % parallelLoad $end
$var wire 1 & peripheralClkEdge $end
$var wire 1 ' serialDataIn $end
$var wire 1 ! serialDataOut $end
$var reg 8 * shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
x'
x&
1%
b0 $
0#
bx "
x!
$end
#10000
0!
b0 "
b0 )
b0 *
1#
#20000
0#
#30000
1#
#40000
0#
#50000
b1 "
b1 )
b1 *
1#
1'
1&
b10000000 $
b10000000 (
0%
#60000
0#
#70000
b11 "
b11 )
b11 *
1#
