
../repos/prog2/0.3:     file format elf32-littlearm


Disassembly of section .init:

0001067c <.init>:
   1067c:	push	{r3, lr}
   10680:	bl	10720 <_start@@Base+0x3c>
   10684:	pop	{r3, pc}

Disassembly of section .plt:

00010688 <printf@plt-0x14>:
   10688:	push	{lr}		; (str lr, [sp, #-4]!)
   1068c:	ldr	lr, [pc, #4]	; 10698 <printf@plt-0x4>
   10690:	add	lr, pc, lr
   10694:	ldr	pc, [lr, #8]!
   10698:	andeq	r0, r1, r8, ror #18

0001069c <printf@plt>:
   1069c:	add	ip, pc, #0, 12
   106a0:	add	ip, ip, #16, 20	; 0x10000
   106a4:	ldr	pc, [ip, #2408]!	; 0x968

000106a8 <__libc_start_main@plt>:
   106a8:	add	ip, pc, #0, 12
   106ac:	add	ip, ip, #16, 20	; 0x10000
   106b0:	ldr	pc, [ip, #2400]!	; 0x960

000106b4 <__gmon_start__@plt>:
   106b4:	add	ip, pc, #0, 12
   106b8:	add	ip, ip, #16, 20	; 0x10000
   106bc:	ldr	pc, [ip, #2392]!	; 0x958

000106c0 <putchar@plt>:
   106c0:	add	ip, pc, #0, 12
   106c4:	add	ip, ip, #16, 20	; 0x10000
   106c8:	ldr	pc, [ip, #2384]!	; 0x950

000106cc <__isoc99_scanf@plt>:
   106cc:	add	ip, pc, #0, 12
   106d0:	add	ip, ip, #16, 20	; 0x10000
   106d4:	ldr	pc, [ip, #2376]!	; 0x948

000106d8 <abort@plt>:
   106d8:	add	ip, pc, #0, 12
   106dc:	add	ip, ip, #16, 20	; 0x10000
   106e0:	ldr	pc, [ip, #2368]!	; 0x940

Disassembly of section .text:

000106e4 <_start@@Base>:
   106e4:	mov	fp, #0
   106e8:	mov	lr, #0
   106ec:	pop	{r1}		; (ldr r1, [sp], #4)
   106f0:	mov	r2, sp
   106f4:	push	{r2}		; (str r2, [sp, #-4]!)
   106f8:	push	{r0}		; (str r0, [sp, #-4]!)
   106fc:	ldr	ip, [pc, #16]	; 10714 <_start@@Base+0x30>
   10700:	push	{ip}		; (str ip, [sp, #-4]!)
   10704:	ldr	r0, [pc, #12]	; 10718 <_start@@Base+0x34>
   10708:	ldr	r3, [pc, #12]	; 1071c <_start@@Base+0x38>
   1070c:	bl	106a8 <__libc_start_main@plt>
   10710:	bl	106d8 <abort@plt>
   10714:	andeq	r0, r1, r4, lsl sl
   10718:	andeq	r0, r1, ip, asr r8
   1071c:			; <UNDEFINED> instruction: 0x000109b4
   10720:	ldr	r3, [pc, #20]	; 1073c <_start@@Base+0x58>
   10724:	ldr	r2, [pc, #20]	; 10740 <_start@@Base+0x5c>
   10728:	add	r3, pc, r3
   1072c:	ldr	r2, [r3, r2]
   10730:	cmp	r2, #0
   10734:	bxeq	lr
   10738:	b	106b4 <__gmon_start__@plt>
   1073c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10740:	andeq	r0, r0, r4, lsr #32
   10744:	ldr	r0, [pc, #24]	; 10764 <_start@@Base+0x80>
   10748:	ldr	r3, [pc, #24]	; 10768 <_start@@Base+0x84>
   1074c:	cmp	r3, r0
   10750:	bxeq	lr
   10754:	ldr	r3, [pc, #16]	; 1076c <_start@@Base+0x88>
   10758:	cmp	r3, #0
   1075c:	bxeq	lr
   10760:	bx	r3
   10764:	andeq	r1, r2, r0, lsr r0
   10768:	andeq	r1, r2, r0, lsr r0
   1076c:	andeq	r0, r0, r0
   10770:	ldr	r0, [pc, #36]	; 1079c <_start@@Base+0xb8>
   10774:	ldr	r1, [pc, #36]	; 107a0 <_start@@Base+0xbc>
   10778:	sub	r1, r1, r0
   1077c:	asr	r1, r1, #2
   10780:	add	r1, r1, r1, lsr #31
   10784:	asrs	r1, r1, #1
   10788:	bxeq	lr
   1078c:	ldr	r3, [pc, #16]	; 107a4 <_start@@Base+0xc0>
   10790:	cmp	r3, #0
   10794:	bxeq	lr
   10798:	bx	r3
   1079c:	andeq	r1, r2, r0, lsr r0
   107a0:	andeq	r1, r2, r0, lsr r0
   107a4:	andeq	r0, r0, r0
   107a8:	push	{r4, lr}
   107ac:	ldr	r4, [pc, #24]	; 107cc <_start@@Base+0xe8>
   107b0:	ldrb	r3, [r4]
   107b4:	cmp	r3, #0
   107b8:	popne	{r4, pc}
   107bc:	bl	10744 <_start@@Base+0x60>
   107c0:	mov	r3, #1
   107c4:	strb	r3, [r4]
   107c8:	pop	{r4, pc}
   107cc:	andeq	r1, r2, r0, lsr r0
   107d0:	b	10770 <_start@@Base+0x8c>

000107d4 <avg@@Base>:
   107d4:	vldr	s0, [pc, #36]	; 10800 <avg@@Base+0x2c>
   107d8:	mov	r1, #0
   107dc:	add	r2, r0, r1
   107e0:	add	r1, r1, #4
   107e4:	vldr	s2, [r2]
   107e8:	cmp	r1, #40	; 0x28
   107ec:	vadd.f32	s0, s0, s2
   107f0:	bne	107dc <avg@@Base+0x8>
   107f4:	vmov.f32	s2, #36	; 0x41200000  10.0
   107f8:	vdiv.f32	s0, s0, s2
   107fc:	bx	lr
   10800:	andeq	r0, r0, r0

00010804 <max@@Base>:
   10804:	vldr	s0, [r0]
   10808:	mov	r1, #4
   1080c:	add	r2, r0, r1
   10810:	add	r1, r1, #4
   10814:	vldr	s2, [r2]
   10818:	vcmpe.f32	s2, s0
   1081c:	vmrs	APSR_nzcv, fpscr
   10820:	vselgt.f32	s0, s2, s0
   10824:	cmp	r1, #40	; 0x28
   10828:	bne	1080c <max@@Base+0x8>
   1082c:	bx	lr

00010830 <min@@Base>:
   10830:	vldr	s0, [r0]
   10834:	mov	r1, #4
   10838:	add	r2, r0, r1
   1083c:	add	r1, r1, #4
   10840:	vldr	s2, [r2]
   10844:	vcmpe.f32	s0, s2
   10848:	vmrs	APSR_nzcv, fpscr
   1084c:	vselgt.f32	s0, s2, s0
   10850:	cmp	r1, #40	; 0x28
   10854:	bne	10838 <min@@Base+0x8>
   10858:	bx	lr

0001085c <main@@Base>:
   1085c:	push	{r4, r5, r6, r7, fp, lr}
   10860:	add	fp, sp, #16
   10864:	sub	sp, sp, #40	; 0x28
   10868:	movw	r6, #2596	; 0xa24
   1086c:	movw	r7, #2620	; 0xa3c
   10870:	mov	r4, sp
   10874:	mov	r5, #1
   10878:	movt	r6, #1
   1087c:	movt	r7, #1
   10880:	mov	r0, r6
   10884:	mov	r1, r5
   10888:	bl	1069c <printf@plt>
   1088c:	mov	r0, r7
   10890:	mov	r1, r4
   10894:	bl	106cc <__isoc99_scanf@plt>
   10898:	add	r5, r5, #1
   1089c:	add	r4, r4, #4
   108a0:	cmp	r5, #11
   108a4:	bne	10880 <main@@Base+0x24>
   108a8:	vldr	s0, [pc, #256]	; 109b0 <main@@Base+0x154>
   108ac:	mov	r0, #0
   108b0:	mov	r5, sp
   108b4:	add	r1, r5, r0
   108b8:	add	r0, r0, #4
   108bc:	vldr	s2, [r1]
   108c0:	cmp	r0, #40	; 0x28
   108c4:	vadd.f32	s0, s0, s2
   108c8:	bne	108b4 <main@@Base+0x58>
   108cc:	vmov.f32	s2, #36	; 0x41200000  10.0
   108d0:	movw	r0, #2623	; 0xa3f
   108d4:	movt	r0, #1
   108d8:	vdiv.f32	s0, s0, s2
   108dc:	vcvt.f64.f32	d16, s0
   108e0:	vmov	r2, r3, d16
   108e4:	bl	1069c <printf@plt>
   108e8:	vldr	s0, [sp]
   108ec:	mov	r0, #4
   108f0:	add	r1, r5, r0
   108f4:	add	r0, r0, #4
   108f8:	vldr	s2, [r1]
   108fc:	vcmpe.f32	s2, s0
   10900:	vmrs	APSR_nzcv, fpscr
   10904:	vselgt.f32	s0, s2, s0
   10908:	cmp	r0, #40	; 0x28
   1090c:	bne	108f0 <main@@Base+0x94>
   10910:	vcvt.f64.f32	d16, s0
   10914:	movw	r0, #2636	; 0xa4c
   10918:	movt	r0, #1
   1091c:	vmov	r2, r3, d16
   10920:	bl	1069c <printf@plt>
   10924:	vldr	s0, [sp]
   10928:	mov	r0, #4
   1092c:	add	r1, r5, r0
   10930:	add	r0, r0, #4
   10934:	vldr	s2, [r1]
   10938:	vcmpe.f32	s0, s2
   1093c:	vmrs	APSR_nzcv, fpscr
   10940:	vselgt.f32	s0, s2, s0
   10944:	cmp	r0, #40	; 0x28
   10948:	bne	1092c <main@@Base+0xd0>
   1094c:	vcvt.f64.f32	d16, s0
   10950:	movw	r0, #2650	; 0xa5a
   10954:	movt	r0, #1
   10958:	vmov	r2, r3, d16
   1095c:	bl	1069c <printf@plt>
   10960:	movw	r0, #2664	; 0xa68
   10964:	movt	r0, #1
   10968:	bl	1069c <printf@plt>
   1096c:	movw	r4, #2671	; 0xa6f
   10970:	mov	r6, #0
   10974:	movt	r4, #1
   10978:	add	r0, r5, r6
   1097c:	vldr	s0, [r0]
   10980:	mov	r0, r4
   10984:	vcvt.f64.f32	d16, s0
   10988:	vmov	r2, r3, d16
   1098c:	bl	1069c <printf@plt>
   10990:	add	r6, r6, #4
   10994:	cmp	r6, #40	; 0x28
   10998:	bne	10978 <main@@Base+0x11c>
   1099c:	mov	r0, #10
   109a0:	bl	106c0 <putchar@plt>
   109a4:	mov	r0, #0
   109a8:	sub	sp, fp, #16
   109ac:	pop	{r4, r5, r6, r7, fp, pc}
   109b0:	andeq	r0, r0, r0

000109b4 <__libc_csu_init@@Base>:
   109b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   109b8:	mov	r7, r0
   109bc:	ldr	r6, [pc, #72]	; 10a0c <__libc_csu_init@@Base+0x58>
   109c0:	ldr	r5, [pc, #72]	; 10a10 <__libc_csu_init@@Base+0x5c>
   109c4:	add	r6, pc, r6
   109c8:	add	r5, pc, r5
   109cc:	sub	r6, r6, r5
   109d0:	mov	r8, r1
   109d4:	mov	r9, r2
   109d8:	bl	1067c <printf@plt-0x20>
   109dc:	asrs	r6, r6, #2
   109e0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   109e4:	mov	r4, #0
   109e8:	add	r4, r4, #1
   109ec:	ldr	r3, [r5], #4
   109f0:	mov	r2, r9
   109f4:	mov	r1, r8
   109f8:	mov	r0, r7
   109fc:	blx	r3
   10a00:	cmp	r6, r4
   10a04:	bne	109e8 <__libc_csu_init@@Base+0x34>
   10a08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10a0c:	andeq	r0, r1, r0, asr #10
   10a10:	andeq	r0, r1, r8, lsr r5

00010a14 <__libc_csu_fini@@Base>:
   10a14:	bx	lr

Disassembly of section .fini:

00010a18 <.fini>:
   10a18:	push	{r3, lr}
   10a1c:	pop	{r3, pc}
