DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I5"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 20696,0
)
(Instance
name "I8"
duLibraryName "Splitter"
duName "muxOut"
elements [
]
mwi 0
uid 27593,0
)
(Instance
name "I0"
duLibraryName "Splitter"
duName "iisDecoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 29118,0
)
(Instance
name "I6"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29641,0
)
(Instance
name "I4"
duLibraryName "Splitter"
duName "SeialSync"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 29881,0
)
(Instance
name "I7"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29897,0
)
(Instance
name "I2"
duLibraryName "Splitter"
duName "iisEncoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 30260,0
)
(Instance
name "I9"
duLibraryName "Splitter"
duName "delayer"
elements [
]
mwi 0
uid 30896,0
)
(Instance
name "I1"
duLibraryName "Splitter_test"
duName "bascule"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 31019,0
)
(Instance
name "I3"
duLibraryName "Memory"
duName "bramDualport"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "initFile"
type "string"
value "initFile"
)
]
mwi 0
uid 33425,0
)
(Instance
name "I10"
duLibraryName "Splitter"
duName "CoeffWriter"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "	addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 34430,0
)
(Instance
name "I12"
duLibraryName "Splitter"
duName "RAMmultiplexer"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
mwi 0
uid 35050,0
)
(Instance
name "I11"
duLibraryName "Splitter"
duName "Xover_with_RAM"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
mwi 0
uid 35214,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "visitorsVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter"
)
(vvPair
variable "d_logical"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter"
)
(vvPair
variable "date"
value "31/07/2023"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "31"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "leftRightSplitter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "visitors@version.bd"
)
(vvPair
variable "f_logical"
value "visitorsVersion.bd"
)
(vvPair
variable "f_noext"
value "visitors@version"
)
(vvPair
variable "graphical_source_author"
value "maxim"
)
(vvPair
variable "graphical_source_date"
value "31/07/2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-ADLE19A"
)
(vvPair
variable "graphical_source_time"
value "09:25:41"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-ADLE19A"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Splitter"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Splitter"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "leftRightSplitter"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\maxim\\Bachelor\\Audio\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter\\visitorsVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "visitors@version"
)
(vvPair
variable "this_file_logical"
value "visitorsVersion"
)
(vvPair
variable "time"
value "09:25:41"
)
(vvPair
variable "unit"
value "leftRightSplitter"
)
(vvPair
variable "user"
value "maxim"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "visitorsVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (PortIoIn
uid 201,0
shape (CompositeShape
uid 1518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1519,0
sl 0
ro 270
xt "36000,46625,37500,47375"
)
(Line
uid 1520,0
sl 0
ro 270
xt "37500,47000,38000,47000"
pts [
"37500,47000"
"38000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31200,46300,35000,47700"
st "clock"
ju 2
blo "35000,47500"
tm "WireNameMgr"
)
s (Text
uid 1523,0
va (VaSet
)
xt "31200,47700,31200,47700"
ju 2
blo "31200,47700"
tm "SignalTypeMgr"
)
)
)
*2 (PortIoIn
uid 205,0
shape (CompositeShape
uid 1524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1525,0
sl 0
ro 270
xt "36000,48625,37500,49375"
)
(Line
uid 1526,0
sl 0
ro 270
xt "37500,49000,38000,49000"
pts [
"37500,49000"
"38000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "30900,48300,35000,49700"
st "reset"
ju 2
blo "35000,49500"
tm "WireNameMgr"
)
s (Text
uid 1529,0
va (VaSet
)
xt "30900,49700,30900,49700"
ju 2
blo "30900,49700"
tm "SignalTypeMgr"
)
)
)
*3 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,5400,36300,6400"
st "reset       : std_ulogic"
)
)
*4 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,1800,36300,2800"
st "clock       : std_ulogic"
)
)
*5 (Grouping
uid 812,0
optionalChildren [
*6 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "188000,104000,207000,106000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "188200,104400,203600,105600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,104000,182000,106000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "162150,104300,175850,105700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,110000,182000,112000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,110400,176100,111600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,104000,188000,106000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,104400,186900,105600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,106000,182000,108000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,106400,176400,107600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,106000,161000,108000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,106400,159600,107600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,108000,161000,110000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,108400,159600,109600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,106000,207000,112000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,106200,196300,107400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*14 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,108000,182000,110000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,108400,175700,109600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,110000,161000,112000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,110400,160500,111600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "156000,104000,207000,112000"
)
oxt "13000,22000,64000,30000"
)
*16 (PortIoOut
uid 12779,0
shape (CompositeShape
uid 12780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12781,0
sl 0
ro 270
xt "304500,28625,306000,29375"
)
(Line
uid 12782,0
sl 0
ro 270
xt "304000,29000,304500,29000"
pts [
"304000,29000"
"304500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12783,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12784,0
va (VaSet
font "Verdana,12,0"
)
xt "299000,27300,304600,28700"
st "Data_O"
blo "299000,28500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 12792,0
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 87,0
)
declText (MLText
uid 12793,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "Data_O      : std_uLogic"
)
)
*18 (PortIoIn
uid 12794,0
shape (CompositeShape
uid 12795,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12796,0
sl 0
ro 270
xt "39000,41625,40500,42375"
)
(Line
uid 12797,0
sl 0
ro 270
xt "40500,42000,41000,42000"
pts [
"40500,42000"
"41000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12798,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12799,0
va (VaSet
font "Verdana,12,0"
)
xt "33500,41500,38000,42900"
st "CLK_I"
ju 2
blo "38000,42700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 12807,0
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
declText (MLText
uid 12808,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "CLK_I       : std_uLogic"
)
)
*20 (PortIoOut
uid 12809,0
shape (CompositeShape
uid 12810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12811,0
sl 0
ro 270
xt "304500,32625,306000,33375"
)
(Line
uid 12812,0
sl 0
ro 270
xt "304000,33000,304500,33000"
pts [
"304000,33000"
"304500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12814,0
va (VaSet
font "Verdana,12,0"
)
xt "299000,31300,304000,32700"
st "CLK_O"
blo "299000,32500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 12822,0
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 89,0
)
declText (MLText
uid 12823,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "CLK_O       : std_uLogic"
)
)
*22 (PortIoIn
uid 12824,0
shape (CompositeShape
uid 12825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12826,0
sl 0
ro 270
xt "39000,43625,40500,44375"
)
(Line
uid 12827,0
sl 0
ro 270
xt "40500,44000,41000,44000"
pts [
"40500,44000"
"41000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12829,0
va (VaSet
font "Verdana,12,0"
)
xt "32900,43500,38000,44900"
st "Data_I"
ju 2
blo "38000,44700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 12837,0
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
declText (MLText
uid 12838,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "Data_I      : std_uLogic"
)
)
*24 (PortIoIn
uid 12839,0
shape (CompositeShape
uid 12840,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12841,0
sl 0
ro 270
xt "39000,39625,40500,40375"
)
(Line
uid 12842,0
sl 0
ro 270
xt "40500,40000,41000,40000"
pts [
"40500,40000"
"41000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12843,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12844,0
va (VaSet
font "Verdana,12,0"
)
xt "34400,39500,38000,40900"
st "LR_I"
ju 2
blo "38000,40700"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 12852,0
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
declText (MLText
uid 12853,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10600,1200"
st "LR_I        : std_uLogic"
)
)
*26 (PortIoOut
uid 12854,0
shape (CompositeShape
uid 12855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12856,0
sl 0
ro 270
xt "304500,30625,306000,31375"
)
(Line
uid 12857,0
sl 0
ro 270
xt "304000,31000,304500,31000"
pts [
"304000,31000"
"304500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12859,0
va (VaSet
font "Verdana,12,0"
)
xt "299000,29300,303100,30700"
st "LR_O"
blo "299000,30500"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 12867,0
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 92,0
)
declText (MLText
uid 12868,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10700,1200"
st "LR_O        : std_ulogic"
)
)
*28 (Net
uid 14047,0
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 24
suid 117,0
)
declText (MLText
uid 14048,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,25700,1200"
st "SIGNAL audioLeft   : signed(DATA_IN_WIDTH-1 downto 0)"
)
)
*29 (Net
uid 17989,0
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 26
suid 146,0
)
declText (MLText
uid 17990,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,26700,1200"
st "SIGNAL audioRight  : signed(DATA_IN_WIDTH-1 DOWNTO 0)"
)
)
*30 (Net
uid 18410,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 29
suid 149,0
)
declText (MLText
uid 18411,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,14000,1200"
st "SIGNAL dataValid   : std_ulogic"
)
)
*31 (SaComponent
uid 20696,0
optionalChildren [
*32 (CptPort
uid 20680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,51625,77000,52375"
)
tg (CPTG
uid 20682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20683,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,51300,81800,52700"
st "clock"
blo "78000,52500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 20684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,52625,77000,53375"
)
tg (CPTG
uid 20686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20687,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,52300,82100,53700"
st "reset"
blo "78000,53500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 20688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,46625,77000,47375"
)
tg (CPTG
uid 20690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20691,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,46300,84700,47700"
st "dataValid"
blo "78000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 20692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,45625,89750,46375"
)
tg (CPTG
uid 20694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20695,0
va (VaSet
font "Verdana,12,0"
)
xt "85600,45300,88000,46700"
st "en"
ju 2
blo "88000,46500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 20697,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,45000,89000,54000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 20698,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 20699,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,54800,83050,56000"
st "Splitter"
blo "78650,55800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 20700,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,56000,89350,57200"
st "risingEdgeDetector"
blo "78650,57000"
tm "CptNameMgr"
)
*38 (Text
uid 20701,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,57200,80350,58400"
st "I5"
blo "78650,58200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20702,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20703,0
text (MLText
uid 20704,0
va (VaSet
font "Courier New,8,0"
)
xt "82000,55200,82000,55200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 20705,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,52250,78750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (PortIoIn
uid 23552,0
shape (CompositeShape
uid 23553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23554,0
sl 0
ro 270
xt "36000,54625,37500,55375"
)
(Line
uid 23555,0
sl 0
ro 270
xt "37500,55000,38000,55000"
pts [
"37500,55000"
"38000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23557,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,54300,35000,55700"
st "S21"
ju 2
blo "35000,55500"
tm "WireNameMgr"
)
s (Text
uid 23558,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,55700,31800,55700"
ju 2
blo "31800,55700"
tm "SignalTypeMgr"
)
)
)
*40 (PortIoIn
uid 23567,0
shape (CompositeShape
uid 23568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23569,0
sl 0
ro 270
xt "36000,50625,37500,51375"
)
(Line
uid 23570,0
sl 0
ro 270
xt "37500,51000,38000,51000"
pts [
"37500,51000"
"38000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23572,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,50500,35000,51900"
st "S22"
ju 2
blo "35000,51700"
tm "WireNameMgr"
)
s (Text
uid 23573,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,51900,31800,51900"
ju 2
blo "31800,51900"
tm "SignalTypeMgr"
)
)
)
*41 (Net
uid 23580,0
decl (Decl
n "S22"
t "std_ulogic"
o 6
suid 246,0
)
declText (MLText
uid 23581,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S22         : std_ulogic"
)
)
*42 (PortIoIn
uid 23582,0
shape (CompositeShape
uid 23583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23584,0
sl 0
ro 270
xt "36000,52625,37500,53375"
)
(Line
uid 23585,0
sl 0
ro 270
xt "37500,53000,38000,53000"
pts [
"37500,53000"
"38000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23587,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,52500,35000,53900"
st "S23"
ju 2
blo "35000,53700"
tm "WireNameMgr"
)
s (Text
uid 23588,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,53900,31800,53900"
ju 2
blo "31800,53900"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 23595,0
decl (Decl
n "S23"
t "std_ulogic"
o 7
suid 247,0
)
declText (MLText
uid 23596,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S23         : std_ulogic"
)
)
*44 (PortIoIn
uid 24885,0
shape (CompositeShape
uid 24886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24887,0
sl 0
ro 270
xt "264000,12625,265500,13375"
)
(Line
uid 24888,0
sl 0
ro 270
xt "265500,13000,266000,13000"
pts [
"265500,13000"
"266000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24889,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24890,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "259800,12300,263000,13700"
st "S20"
ju 2
blo "263000,13500"
tm "WireNameMgr"
)
s (Text
uid 24891,0
va (VaSet
font "Verdana,12,0"
)
xt "259800,13700,259800,13700"
ju 2
blo "259800,13700"
tm "SignalTypeMgr"
)
)
)
*45 (Net
uid 24898,0
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 276,0
)
declText (MLText
uid 24899,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S20         : std_ulogic"
)
)
*46 (Net
uid 25063,0
decl (Decl
n "S21"
t "std_ulogic"
o 5
suid 283,0
)
declText (MLText
uid 25064,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S21         : std_ulogic"
)
)
*47 (SaComponent
uid 27593,0
optionalChildren [
*48 (CptPort
uid 27553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,22625,275000,23375"
)
tg (CPTG
uid 27555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27556,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,22300,280500,23700"
st "CLK_I"
blo "276000,23500"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*49 (CptPort
uid 27557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298000,32625,298750,33375"
)
tg (CPTG
uid 27559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27560,0
va (VaSet
font "Verdana,12,0"
)
xt "292000,32300,297000,33700"
st "CLK_O"
ju 2
blo "297000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 2,0
)
)
)
*50 (CptPort
uid 27561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,24625,275000,25375"
)
tg (CPTG
uid 27563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27564,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,24300,281100,25700"
st "Data_I"
blo "276000,25500"
)
)
thePort (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*51 (CptPort
uid 27565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298000,28625,298750,29375"
)
tg (CPTG
uid 27567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27568,0
va (VaSet
font "Verdana,12,0"
)
xt "291400,28300,297000,29700"
st "Data_O"
ju 2
blo "297000,29500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 4,0
)
)
)
*52 (CptPort
uid 27569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,35625,275000,36375"
)
tg (CPTG
uid 27571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27572,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,35300,280300,36700"
st "DOUT"
blo "276000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 13
suid 5,0
)
)
)
*53 (CptPort
uid 27573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,20625,275000,21375"
)
tg (CPTG
uid 27575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27576,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,20300,279600,21700"
st "LR_I"
blo "276000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*54 (CptPort
uid 27577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298000,30625,298750,31375"
)
tg (CPTG
uid 27579,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27580,0
va (VaSet
font "Verdana,12,0"
)
xt "292900,30300,297000,31700"
st "LR_O"
ju 2
blo "297000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 7,0
)
)
)
*55 (CptPort
uid 27581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,37625,275000,38375"
)
tg (CPTG
uid 27583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27584,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,37300,280000,38700"
st "LRCK"
blo "276000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 14
suid 8,0
)
)
)
*56 (CptPort
uid 27585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27586,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "288625,18250,289375,19000"
)
tg (CPTG
uid 27587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27588,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "288300,20000,289700,23200"
st "S20"
ju 2
blo "289500,20000"
)
)
thePort (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 9,0
)
)
)
*57 (CptPort
uid 27589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "274250,39625,275000,40375"
)
tg (CPTG
uid 27591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27592,0
va (VaSet
font "Verdana,12,0"
)
xt "276000,39300,279300,40700"
st "SCK"
blo "276000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 15
suid 10,0
)
)
)
]
shape (Rectangle
uid 27594,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "275000,19000,298000,43000"
)
oxt "15000,6000,38000,30000"
ttg (MlTextGroup
uid 27595,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 27596,0
va (VaSet
font "Verdana,9,1"
)
xt "284200,29800,288600,31000"
st "Splitter"
blo "284200,30800"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 27597,0
va (VaSet
font "Verdana,9,1"
)
xt "284200,31000,288800,32200"
st "muxOut"
blo "284200,32000"
tm "CptNameMgr"
)
*60 (Text
uid 27598,0
va (VaSet
font "Verdana,9,1"
)
xt "284200,32200,285900,33400"
st "I8"
blo "284200,33200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27599,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27600,0
text (MLText
uid 27601,0
va (VaSet
font "Courier New,8,0"
)
xt "257000,27000,257000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 27602,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "275250,41250,276750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*61 (Net
uid 27627,0
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 14
suid 360,0
)
declText (MLText
uid 27628,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL DOUT        : std_ulogic"
)
)
*62 (Net
uid 27633,0
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 20
suid 361,0
)
declText (MLText
uid 27634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL LRCK        : std_ulogic"
)
)
*63 (Net
uid 27639,0
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 23
suid 362,0
)
declText (MLText
uid 27640,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL SCK         : std_ulogic"
)
)
*64 (SaComponent
uid 29118,0
optionalChildren [
*65 (CptPort
uid 29082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,48625,51000,49375"
)
tg (CPTG
uid 29084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29085,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,48300,56100,49700"
st "reset"
blo "52000,49500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*66 (CptPort
uid 29086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,46625,51000,47375"
)
tg (CPTG
uid 29088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29089,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,46300,55800,47700"
st "clock"
blo "52000,47500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*67 (CptPort
uid 29090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,39625,51000,40375"
)
tg (CPTG
uid 29092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29093,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,39300,56000,40700"
st "LRCK"
blo "52000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "LRCK"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*68 (CptPort
uid 29094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,41625,51000,42375"
)
tg (CPTG
uid 29096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29097,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,41300,55300,42700"
st "SCK"
blo "52000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "SCK"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*69 (CptPort
uid 29098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,43625,51000,44375"
)
tg (CPTG
uid 29100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29101,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,43300,56300,44700"
st "DOUT"
blo "52000,44500"
)
)
thePort (LogicalPort
decl (Decl
n "DOUT"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*70 (CptPort
uid 29102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,46625,73750,47375"
)
tg (CPTG
uid 29104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29105,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,46300,72000,47700"
st "dataValid"
ju 2
blo "72000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*71 (CptPort
uid 29106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,41625,73750,42375"
)
tg (CPTG
uid 29108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29109,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,41300,72000,42700"
st "audioLeft"
ju 2
blo "72000,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*72 (CptPort
uid 29110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,44625,73750,45375"
)
tg (CPTG
uid 29112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29113,0
va (VaSet
font "Verdana,12,0"
)
xt "63700,44300,72000,45700"
st "audioRight"
ju 2
blo "72000,45500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*73 (CptPort
uid 29114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29115,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,37250,60375,38000"
)
tg (CPTG
uid 29116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29117,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "59300,39000,60700,41400"
st "lr2"
ju 2
blo "60500,39000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lr2"
t "std_ulogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 29119,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,38000,73000,51000"
)
oxt "15000,20000,37000,33000"
ttg (MlTextGroup
uid 29120,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 29121,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,34000,58250,35200"
st "Splitter"
blo "53850,35000"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 29122,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,35200,60150,36400"
st "iisDecoder"
blo "53850,36200"
tm "CptNameMgr"
)
*76 (Text
uid 29123,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,36400,55550,37600"
st "I0"
blo "53850,37400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29124,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29125,0
text (MLText
uid 29126,0
va (VaSet
font "Courier New,8,0"
)
xt "61000,36200,83500,37000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 29127,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,49250,52750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*77 (Net
uid 29529,0
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 388,0
)
declText (MLText
uid 29530,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL lowPass     : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*78 (Net
uid 29537,0
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 389,0
)
declText (MLText
uid 29538,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL highPass    : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*79 (SaComponent
uid 29641,0
optionalChildren [
*80 (CptPort
uid 29663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195000,25625,195750,26375"
)
tg (CPTG
uid 29665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29666,0
va (VaSet
font "Verdana,12,0"
)
xt "191600,25300,194000,26700"
st "en"
ju 2
blo "194000,26500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
*81 (CptPort
uid 29659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,26625,183000,27375"
)
tg (CPTG
uid 29661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29662,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,26300,190700,27700"
st "dataValid"
blo "184000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*82 (CptPort
uid 29655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,32625,183000,33375"
)
tg (CPTG
uid 29657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29658,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,32300,188100,33700"
st "reset"
blo "184000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*83 (CptPort
uid 29651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,31625,183000,32375"
)
tg (CPTG
uid 29653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29654,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,31300,187800,32700"
st "clock"
blo "184000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 29642,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "183000,25000,195000,34000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 29644,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,34800,189050,36000"
st "Splitter"
blo "184650,35800"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 29645,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,36000,195350,37200"
st "risingEdgeDetector"
blo "184650,37000"
tm "CptNameMgr"
)
*86 (Text
uid 29646,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,37200,186350,38400"
st "I6"
blo "184650,38200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29647,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29648,0
text (MLText
uid 29649,0
va (VaSet
font "Courier New,8,0"
)
xt "188000,35200,188000,35200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29650,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "183250,32250,184750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*87 (Net
uid 29679,0
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 393,0
)
declText (MLText
uid 29680,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL DataReady   : std_ulogic"
)
)
*88 (SaComponent
uid 29881,0
optionalChildren [
*89 (CptPort
uid 29877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29878,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214625,52000,215375,52750"
)
tg (CPTG
uid 29879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29880,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "214300,44400,215700,51000"
st "NewData"
blo "215500,51000"
)
)
thePort (LogicalPort
decl (Decl
n "NewData"
t "std_uLogic"
o 9
suid 9,0
)
)
)
*90 (CptPort
uid 29873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,49625,203000,50375"
)
tg (CPTG
uid 29875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29876,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,49300,208100,50700"
st "reset"
blo "204000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 8
suid 8,0
)
)
)
*91 (CptPort
uid 29869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,48625,203000,49375"
)
tg (CPTG
uid 29871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29872,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,48300,207800,49700"
st "clock"
blo "204000,49500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_uLogic"
o 7
suid 7,0
)
)
)
*92 (CptPort
uid 29865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29866,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "209625,35250,210375,36000"
)
tg (CPTG
uid 29867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29868,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "209300,37000,210700,40600"
st "LR_I"
ju 2
blo "210500,37000"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*93 (CptPort
uid 29861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,37625,203000,38375"
)
tg (CPTG
uid 29863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29864,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,37300,210000,38700"
st "lowPass"
blo "204000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 21
suid 5,0
)
)
)
*94 (CptPort
uid 29857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,43625,203000,44375"
)
tg (CPTG
uid 29859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29860,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,43300,210500,44700"
st "highPass"
blo "204000,44500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 22
suid 4,0
)
)
)
*95 (CptPort
uid 29853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,40625,203000,41375"
)
tg (CPTG
uid 29855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29856,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,40300,211700,41700"
st "DataReady"
blo "204000,41500"
)
)
thePort (LogicalPort
decl (Decl
n "DataReady"
t "std_ulogic"
o 25
suid 3,0
)
)
)
*96 (CptPort
uid 29849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,37625,223750,38375"
)
tg (CPTG
uid 29851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29852,0
va (VaSet
font "Verdana,12,0"
)
xt "212900,37300,222000,38700"
st "audioRight1"
ju 2
blo "222000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 24
suid 2,0
)
)
)
*97 (CptPort
uid 29845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,41625,223750,42375"
)
tg (CPTG
uid 29847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29848,0
va (VaSet
font "Verdana,12,0"
)
xt "213700,41300,222000,42700"
st "audioLeft1"
ju 2
blo "222000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 23
suid 1,0
)
)
)
]
shape (Rectangle
uid 29882,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "203000,36000,223000,52000"
)
oxt "15000,6000,35000,22000"
ttg (MlTextGroup
uid 29883,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 29884,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,52800,207250,54000"
st "Splitter"
blo "202850,53800"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 29885,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,54000,208150,55200"
st "SeialSync"
blo "202850,55000"
tm "CptNameMgr"
)
*100 (Text
uid 29886,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,55200,204550,56400"
st "I4"
blo "202850,56200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29887,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29888,0
text (MLText
uid 29889,0
va (VaSet
font "Courier New,8,0"
)
xt "189000,57200,211500,58000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 29890,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "203250,50250,204750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*101 (SaComponent
uid 29897,0
optionalChildren [
*102 (CptPort
uid 29907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,61625,216000,62375"
)
tg (CPTG
uid 29909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29910,0
va (VaSet
font "Verdana,12,0"
)
xt "217000,61300,220800,62700"
st "clock"
blo "217000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*103 (CptPort
uid 29911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,62625,216000,63375"
)
tg (CPTG
uid 29913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29914,0
va (VaSet
font "Verdana,12,0"
)
xt "217000,62300,221100,63700"
st "reset"
blo "217000,63500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*104 (CptPort
uid 29915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29916,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228000,57625,228750,58375"
)
tg (CPTG
uid 29917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29918,0
va (VaSet
font "Verdana,12,0"
)
xt "220300,57300,227000,58700"
st "dataValid"
ju 2
blo "227000,58500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*105 (CptPort
uid 29919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29920,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215250,57625,216000,58375"
)
tg (CPTG
uid 29921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29922,0
va (VaSet
font "Verdana,12,0"
)
xt "217000,57300,219400,58700"
st "en"
blo "217000,58500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 29898,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "216000,55000,228000,64000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29899,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 29900,0
va (VaSet
font "Verdana,9,1"
)
xt "217650,64800,222050,66000"
st "Splitter"
blo "217650,65800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 29901,0
va (VaSet
font "Verdana,9,1"
)
xt "217650,66000,228350,67200"
st "risingEdgeDetector"
blo "217650,67000"
tm "CptNameMgr"
)
*108 (Text
uid 29902,0
va (VaSet
font "Verdana,9,1"
)
xt "217650,67200,219350,68400"
st "I7"
blo "217650,68200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29903,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29904,0
text (MLText
uid 29905,0
va (VaSet
font "Courier New,8,0"
)
xt "221000,65200,221000,65200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29906,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "216250,62250,217750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*109 (Net
uid 29935,0
lang 11
decl (Decl
n "NewData"
t "std_uLogic"
o 21
suid 396,0
)
declText (MLText
uid 29936,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL NewData     : std_uLogic"
)
)
*110 (Net
uid 30056,0
decl (Decl
n "Next_data"
t "std_ulogic"
o 22
suid 399,0
)
declText (MLText
uid 30057,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL Next_data   : std_ulogic"
)
)
*111 (Net
uid 30071,0
decl (Decl
n "end_Calc"
t "std_ulogic"
o 30
suid 400,0
)
declText (MLText
uid 30072,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL end_Calc    : std_ulogic"
)
)
*112 (Net
uid 30123,0
lang 11
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 27
suid 402,0
)
declText (MLText
uid 30124,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25500,1000"
st "SIGNAL audioRight1 : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*113 (Net
uid 30129,0
lang 11
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 25
suid 403,0
)
declText (MLText
uid 30130,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25200,1000"
st "SIGNAL audioLeft1  : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*114 (SaComponent
uid 30260,0
optionalChildren [
*115 (CptPort
uid 30216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,41625,240000,42375"
)
tg (CPTG
uid 30218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30219,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,41300,247700,42700"
st "audioLeft"
blo "241000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 1,0
)
)
)
*116 (CptPort
uid 30220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,37625,240000,38375"
)
tg (CPTG
uid 30222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30223,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,37300,249300,38700"
st "audioRight"
blo "241000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*117 (CptPort
uid 30224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,47625,240000,48375"
)
tg (CPTG
uid 30226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30227,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,47300,244800,48700"
st "clock"
blo "241000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*118 (CptPort
uid 30228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,35625,264750,36375"
)
tg (CPTG
uid 30230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30231,0
va (VaSet
font "Verdana,12,0"
)
xt "258700,35300,263000,36700"
st "DOUT"
ju 2
blo "263000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*119 (CptPort
uid 30232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,37625,264750,38375"
)
tg (CPTG
uid 30234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30235,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,37300,263000,38700"
st "LRCK"
ju 2
blo "263000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "LRCK"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*120 (CptPort
uid 30236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,49625,240000,50375"
)
tg (CPTG
uid 30238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30239,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,49300,245100,50700"
st "reset"
blo "241000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 6,0
)
)
)
*121 (CptPort
uid 30240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,39625,264750,40375"
)
tg (CPTG
uid 30242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30243,0
va (VaSet
font "Verdana,12,0"
)
xt "259700,39300,263000,40700"
st "SCK"
ju 2
blo "263000,40500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCK"
t "std_ulogic"
o 6
suid 7,0
)
)
)
*122 (CptPort
uid 30244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,33625,240000,34375"
)
tg (CPTG
uid 30246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30247,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,33300,246200,34700"
st "CLKI2s"
blo "241000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 8
suid 11,0
)
)
)
*123 (CptPort
uid 30248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,34625,240000,35375"
)
tg (CPTG
uid 30250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30251,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,34300,245800,35700"
st "LRCK1"
blo "241000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK1"
t "std_uLogic"
o 9
suid 12,0
)
)
)
*124 (CptPort
uid 30252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30253,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239250,44625,240000,45375"
)
tg (CPTG
uid 30254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30255,0
va (VaSet
font "Verdana,12,0"
)
xt "241000,44300,247600,45700"
st "NewData"
blo "241000,45500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "NewData"
t "std_uLogic"
o 10
suid 13,0
)
)
)
*125 (CptPort
uid 30256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,42625,264750,43375"
)
tg (CPTG
uid 30258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30259,0
va (VaSet
font "Verdana,12,0"
)
xt "255400,42300,263000,43700"
st "Frameout0"
ju 2
blo "263000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Frameout0"
t "std_uLogic"
o 11
suid 14,0
)
)
)
]
shape (Rectangle
uid 30261,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "240000,32000,264000,53000"
)
oxt "35000,18000,59000,38000"
ttg (MlTextGroup
uid 30262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 30263,0
va (VaSet
font "Verdana,9,1"
)
xt "239900,26800,244300,28000"
st "Splitter"
blo "239900,27800"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 30264,0
va (VaSet
font "Verdana,9,1"
)
xt "239900,28000,246100,29200"
st "iisEncoder"
blo "239900,29000"
tm "CptNameMgr"
)
*128 (Text
uid 30265,0
va (VaSet
font "Verdana,9,1"
)
xt "239900,29200,241600,30400"
st "I2"
blo "239900,30200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30267,0
text (MLText
uid 30268,0
va (VaSet
font "Courier New,8,0"
)
xt "246000,30200,268500,31000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 30269,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "240250,51250,241750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*129 (Net
uid 30270,0
lang 11
decl (Decl
n "Frameout0"
t "std_uLogic"
o 19
suid 405,0
)
declText (MLText
uid 30271,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14900,1000"
st "SIGNAL Frameout0   : std_uLogic"
)
)
*130 (PortIoOut
uid 30446,0
shape (CompositeShape
uid 30447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30448,0
sl 0
ro 270
xt "299500,68625,301000,69375"
)
(Line
uid 30449,0
sl 0
ro 270
xt "299000,69000,299500,69000"
pts [
"299000,69000"
"299500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30450,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30451,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "302000,68500,307600,69900"
st "testOut"
blo "302000,69700"
tm "WireNameMgr"
)
s (Text
uid 30452,0
va (VaSet
font "Verdana,12,0"
)
xt "302000,69900,302000,69900"
blo "302000,69900"
tm "SignalTypeMgr"
)
)
)
*131 (Net
uid 30459,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 13
suid 406,0
)
declText (MLText
uid 30460,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,19500,1000"
st "testOut     : std_ulogic_vector(6 downto 0)"
)
)
*132 (HdlText
uid 30550,0
optionalChildren [
*133 (EmbeddedText
uid 30556,0
commentText (CommentText
uid 30557,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 30558,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "261000,64000,286000,87000"
)
oxt "0,0,18000,5000"
text (MLText
uid 30559,0
va (VaSet
)
xt "261200,64200,286000,76200"
st "
testOut(0) <= DebugData(1);
testOut(1) <= DebugData(0);
testOut(2) <= audio_R_out(audio_R_out'high);
testOut(3) <= audio_R_out(audio_R_out'high-1);
testOut(4) <= audioRight1(audioRight'high-4);
testOut(5) <= Frameout0;
testOut(6) <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 23000
visibleWidth 25000
)
)
)
]
shape (Rectangle
uid 30551,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "259000,60000,288000,97000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 30553,0
va (VaSet
font "Verdana,9,1"
)
xt "259800,97800,262200,99000"
st "eb1"
blo "259800,98800"
tm "HdlTextNameMgr"
)
*135 (Text
uid 30554,0
va (VaSet
font "Verdana,9,1"
)
xt "259800,99000,261000,100200"
st "1"
blo "259800,100000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 30555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "259250,95250,260750,96750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*136 (Net
uid 30856,0
decl (Decl
n "Data"
t "std_ulogic"
o 15
suid 409,0
)
declText (MLText
uid 30857,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "SIGNAL Data        : std_ulogic"
)
)
*137 (SaComponent
uid 30896,0
optionalChildren [
*138 (CptPort
uid 30880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,60625,118000,61375"
)
tg (CPTG
uid 30882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30883,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,60300,122800,61700"
st "clock"
blo "119000,61500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*139 (CptPort
uid 30884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,57625,118000,58375"
)
tg (CPTG
uid 30886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30887,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,57300,122800,58700"
st "Data"
blo "119000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "Data"
t "std_ulogic"
o 16
suid 2,0
)
)
)
*140 (CptPort
uid 30888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,56625,129750,57375"
)
tg (CPTG
uid 30890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30891,0
va (VaSet
font "Verdana,12,0"
)
xt "118600,55300,129000,56700"
st "Data_delayed"
ju 2
blo "129000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data_delayed"
t "std_logic"
o 31
suid 3,0
)
)
)
*141 (CptPort
uid 30892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,61625,118000,62375"
)
tg (CPTG
uid 30894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30895,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,61300,123100,62700"
st "reset"
blo "119000,62500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 30897,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,53000,129000,63000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 30898,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 30899,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,66800,129200,68000"
st "Splitter"
blo "124800,67800"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 30900,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,68000,129100,69200"
st "delayer"
blo "124800,69000"
tm "CptNameMgr"
)
*144 (Text
uid 30901,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,69200,126500,70400"
st "I9"
blo "124800,70200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30902,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30903,0
text (MLText
uid 30904,0
va (VaSet
font "Courier New,8,0"
)
xt "95500,54000,95500,54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 30905,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "118250,61250,119750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*145 (SaComponent
uid 31019,0
optionalChildren [
*146 (CptPort
uid 30991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,39625,99000,40375"
)
tg (CPTG
uid 30993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30994,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,39300,108600,40700"
st "audio_R_in"
blo "100000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_R_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*147 (CptPort
uid 30995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,42625,99000,43375"
)
tg (CPTG
uid 30997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30998,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,42300,108500,43700"
st "audio_L_in"
blo "100000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_L_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*148 (CptPort
uid 30999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,39625,120750,40375"
)
tg (CPTG
uid 31001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31002,0
va (VaSet
font "Verdana,12,0"
)
xt "109500,39300,119000,40700"
st "audio_L_out"
ju 2
blo "119000,40500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*149 (CptPort
uid 31003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,42625,120750,43375"
)
tg (CPTG
uid 31005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31006,0
va (VaSet
font "Verdana,12,0"
)
xt "109400,42300,119000,43700"
st "audio_R_out"
ju 2
blo "119000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*150 (CptPort
uid 31007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,45625,99000,46375"
)
tg (CPTG
uid 31009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31010,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,45300,103800,46700"
st "clock"
blo "100000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*151 (CptPort
uid 31011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,46625,99000,47375"
)
tg (CPTG
uid 31013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31014,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,46300,104100,47700"
st "reset"
blo "100000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*152 (CptPort
uid 31015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,44625,99000,45375"
)
tg (CPTG
uid 31017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31018,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,44300,106700,45700"
st "dataVAlid"
blo "100000,45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataVAlid"
t "std_ulogic"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 31020,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,37000,120000,48000"
)
oxt "15000,6000,36000,17000"
ttg (MlTextGroup
uid 31021,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 31022,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,48800,109350,50000"
st "Splitter_test"
blo "101650,49800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 31023,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,50000,105950,51200"
st "bascule"
blo "101650,51000"
tm "CptNameMgr"
)
*155 (Text
uid 31024,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,51200,103350,52400"
st "I1"
blo "101650,52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31026,0
text (MLText
uid 31027,0
va (VaSet
font "Courier New,8,0"
)
xt "107000,50600,129500,51400"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 31028,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,46250,100750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*156 (Net
uid 31075,0
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 411,0
)
declText (MLText
uid 31076,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,21000,1000"
st "SIGNAL DebugData   : unsigned(1 DOWNTO 0)"
)
)
*157 (Net
uid 31925,0
lang 11
decl (Decl
n "en"
t "std_logic"
o 17
suid 419,0
)
declText (MLText
uid 31926,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL en          : std_logic"
)
)
*158 (Net
uid 32067,0
lang 11
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 38
suid 420,0
)
declText (MLText
uid 32068,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25800,1000"
st "SIGNAL audio_R_out : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*159 (Net
uid 32918,0
lang 11
decl (Decl
n "we"
t "std_ulogic"
o 33
suid 425,0
)
declText (MLText
uid 32919,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13600,1000"
st "SIGNAL we          : std_ulogic"
)
)
*160 (SaComponent
uid 33425,0
optionalChildren [
*161 (CptPort
uid 33377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,16625,135000,17375"
)
tg (CPTG
uid 33379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33380,0
va (VaSet
)
xt "136000,16500,140200,17700"
st "clockA"
blo "136000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockA"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*162 (CptPort
uid 33381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,14625,135000,15375"
)
tg (CPTG
uid 33383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33384,0
va (VaSet
)
xt "136000,14500,138700,15700"
st "enA"
blo "136000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enA"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*163 (CptPort
uid 33385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,2625,135000,3375"
)
tg (CPTG
uid 33387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33388,0
va (VaSet
)
xt "136000,2500,141200,3700"
st "writeEnA"
blo "136000,3500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*164 (CptPort
uid 33389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,4625,135000,5375"
)
tg (CPTG
uid 33391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33392,0
va (VaSet
)
xt "136000,4500,141500,5700"
st "addressA"
blo "136000,5500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*165 (CptPort
uid 33393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,8625,135000,9375"
)
tg (CPTG
uid 33395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33396,0
va (VaSet
)
xt "136000,8500,140800,9700"
st "dataInA"
blo "136000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*166 (CptPort
uid 33397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,6625,135000,7375"
)
tg (CPTG
uid 33399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33400,0
va (VaSet
)
xt "136000,6500,141600,7700"
st "dataOutA"
blo "136000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*167 (CptPort
uid 33401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,16625,151750,17375"
)
tg (CPTG
uid 33403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33404,0
va (VaSet
)
xt "145900,16500,150000,17700"
st "clockB"
ju 2
blo "150000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockB"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*168 (CptPort
uid 33405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,14625,151750,15375"
)
tg (CPTG
uid 33407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33408,0
va (VaSet
)
xt "147400,14500,150000,15700"
st "enB"
ju 2
blo "150000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 8
suid 10,0
)
)
)
*169 (CptPort
uid 33409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,4625,151750,5375"
)
tg (CPTG
uid 33411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33412,0
va (VaSet
)
xt "145900,4400,151000,5600"
st "writeEnB"
ju 2
blo "151000,5400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*170 (CptPort
uid 33413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,6625,151750,7375"
)
tg (CPTG
uid 33415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33416,0
va (VaSet
)
xt "144600,6500,150000,7700"
st "addressB"
ju 2
blo "150000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*171 (CptPort
uid 33417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33418,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,2625,151750,3375"
)
tg (CPTG
uid 33419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33420,0
va (VaSet
)
xt "145300,2500,150000,3700"
st "dataInB"
ju 2
blo "150000,3500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*172 (CptPort
uid 33421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,8625,151750,9375"
)
tg (CPTG
uid 33423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33424,0
va (VaSet
)
xt "144500,8500,150000,9700"
st "dataOutB"
ju 2
blo "150000,9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 33426,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "135000,1000,151000,19000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 33427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 33428,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,19000,139400,20000"
st "Memory"
blo "135200,19800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 33429,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,20000,142800,21000"
st "bramDualport"
blo "135200,20800"
tm "CptNameMgr"
)
*175 (Text
uid 33430,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,21000,136800,22000"
st "I3"
blo "135200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33431,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33432,0
text (MLText
uid 33433,0
va (VaSet
font "Verdana,8,0"
)
xt "135000,22000,155000,25000"
st "addressBitNb = addressBitNb    ( positive )  
dataBitNb    = dataBitNb       ( positive )  
initFile     = initFile        ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "initFile"
type "string"
value "initFile"
)
]
)
viewicon (ZoomableIcon
uid 33434,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "135250,17250,136750,18750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*176 (Net
uid 33633,0
lang 11
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 38
suid 440,0
)
declText (MLText
uid 33634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29200,1000"
st "SIGNAL wraddr      : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*177 (Net
uid 33645,0
lang 11
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 40
suid 442,0
)
declText (MLText
uid 33646,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27200,1000"
st "SIGNAL din         : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*178 (Net
uid 33886,0
lang 11
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 41
suid 444,0
)
declText (MLText
uid 33887,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL dataOutA    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*179 (Net
uid 34004,0
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 40
suid 446,0
)
declText (MLText
uid 34005,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnA    : std_ulogic"
)
)
*180 (SaComponent
uid 34430,0
optionalChildren [
*181 (CptPort
uid 34406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34407,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "197250,6625,198000,7375"
)
tg (CPTG
uid 34408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34409,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,6300,205700,7700"
st "addressB"
blo "199000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 40
suid 1,0
)
)
)
*182 (CptPort
uid 34410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34411,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "197250,2625,198000,3375"
)
tg (CPTG
uid 34412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34413,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,2300,204800,3700"
st "dataInB"
blo "199000,3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 2,0
)
)
)
*183 (CptPort
uid 34414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34415,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "197250,4625,198000,5375"
)
tg (CPTG
uid 34416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34417,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,4300,205400,5700"
st "writeEnB"
blo "199000,5500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnB"
t "std_ulogic"
o 39
suid 3,0
)
)
)
*184 (CptPort
uid 34418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34419,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205625,-1750,206375,-1000"
)
tg (CPTG
uid 34420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34421,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "205300,0,206700,3200"
st "enB"
ju 2
blo "206500,0"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enB"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*185 (CptPort
uid 34422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "197250,11625,198000,12375"
)
tg (CPTG
uid 34424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34425,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,11300,202800,12700"
st "clock"
blo "199000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*186 (CptPort
uid 34426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "197250,12625,198000,13375"
)
tg (CPTG
uid 34428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34429,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,12300,203100,13700"
st "reset"
blo "199000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 34431,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "198000,-1000,212000,15000"
)
oxt "15000,6000,29000,22000"
ttg (MlTextGroup
uid 34432,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
uid 34433,0
va (VaSet
font "Verdana,9,1"
)
xt "202350,15800,206750,17000"
st "Splitter"
blo "202350,16800"
tm "BdLibraryNameMgr"
)
*188 (Text
uid 34434,0
va (VaSet
font "Verdana,9,1"
)
xt "202350,17000,209650,18200"
st "CoeffWriter"
blo "202350,18000"
tm "CptNameMgr"
)
*189 (Text
uid 34435,0
va (VaSet
font "Verdana,9,1"
)
xt "202350,18200,204650,19400"
st "I10"
blo "202350,19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34436,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34437,0
text (MLText
uid 34438,0
va (VaSet
font "Courier New,8,0"
)
xt "212000,12400,239000,16400"
st "addressBitNb  =     addressBitNb    ( positive )  
dataBitNb     = dataBitNb        ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  
COEFF_BIT_NB  = COEFF_BIT_NB     ( positive )  
DATA_WIDTH    = DATA_WIDTH       ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "	addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 34439,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "198250,13250,199750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*190 (Net
uid 34522,0
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 38
suid 460,0
)
declText (MLText
uid 34523,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13600,1000"
st "SIGNAL enB         : std_ulogic"
)
)
*191 (Net
uid 34530,0
lang 11
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 39
suid 461,0
)
declText (MLText
uid 34531,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29000,1000"
st "SIGNAL rdaddr      : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*192 (Net
uid 34538,0
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 40
suid 462,0
)
declText (MLText
uid 34539,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29400,1000"
st "SIGNAL addressB    : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*193 (Net
uid 34546,0
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 41
suid 463,0
)
declText (MLText
uid 34547,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnB    : std_ulogic"
)
)
*194 (Net
uid 34554,0
lang 11
decl (Decl
n "re"
t "std_ulogic"
o 42
suid 464,0
)
declText (MLText
uid 34555,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "SIGNAL re          : std_ulogic"
)
)
*195 (Net
uid 34562,0
lang 11
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 43
suid 465,0
)
declText (MLText
uid 34563,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL writeEnB1   : std_ulogic"
)
)
*196 (Net
uid 34570,0
lang 11
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 44
suid 466,0
)
declText (MLText
uid 34571,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29600,1000"
st "SIGNAL addressB1   : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*197 (Net
uid 34594,0
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 45
suid 467,0
)
declText (MLText
uid 34595,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27900,1000"
st "SIGNAL dataInB     : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*198 (SaComponent
uid 35050,0
optionalChildren [
*199 (CptPort
uid 35018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35019,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186000,6625,186750,7375"
)
tg (CPTG
uid 35020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35021,0
va (VaSet
font "Verdana,12,0"
)
xt "178300,6300,185000,7700"
st "addressB"
ju 2
blo "185000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*200 (CptPort
uid 35022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35023,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,10625,168000,11375"
)
tg (CPTG
uid 35024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35025,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,10300,176500,11700"
st "addressB1"
blo "169000,11500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 6
suid 2,0
)
)
)
*201 (CptPort
uid 35026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35027,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172625,3250,173375,4000"
)
tg (CPTG
uid 35028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35029,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "172300,5000,173700,8200"
st "enB"
ju 2
blo "173500,5000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*202 (CptPort
uid 35030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35031,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186000,11625,186750,12375"
)
tg (CPTG
uid 35032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35033,0
va (VaSet
font "Verdana,12,0"
)
xt "180000,11300,185000,12700"
st "rdaddr"
ju 2
blo "185000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*203 (CptPort
uid 35034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35035,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186000,13625,186750,14375"
)
tg (CPTG
uid 35036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35037,0
va (VaSet
font "Verdana,12,0"
)
xt "182900,13300,185000,14700"
st "re"
ju 2
blo "185000,14500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "re"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*204 (CptPort
uid 35038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35039,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186000,4625,186750,5375"
)
tg (CPTG
uid 35040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35041,0
va (VaSet
font "Verdana,12,0"
)
xt "178600,4300,185000,5700"
st "writeEnB"
ju 2
blo "185000,5500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 5
suid 8,0
)
)
)
*205 (CptPort
uid 35042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35043,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,8625,168000,9375"
)
tg (CPTG
uid 35044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35045,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,8300,176200,9700"
st "writeEnB1"
blo "169000,9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 7
suid 9,0
)
)
)
*206 (CptPort
uid 35046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35047,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,14625,168000,15375"
)
tg (CPTG
uid 35048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35049,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,14300,173000,15700"
st "enB1"
blo "169000,15500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enB1"
t "std_ulogic"
o 8
suid 10,0
)
)
)
]
shape (Rectangle
uid 35051,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "168000,4000,186000,17000"
)
oxt "15000,6000,33000,19000"
ttg (MlTextGroup
uid 35052,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
uid 35053,0
va (VaSet
font "Verdana,9,1"
)
xt "162400,18300,166800,19500"
st "Splitter"
blo "162400,19300"
tm "BdLibraryNameMgr"
)
*208 (Text
uid 35054,0
va (VaSet
font "Verdana,9,1"
)
xt "162400,19500,171600,20700"
st "RAMmultiplexer"
blo "162400,20500"
tm "CptNameMgr"
)
*209 (Text
uid 35055,0
va (VaSet
font "Verdana,9,1"
)
xt "162400,20700,164700,21900"
st "I12"
blo "162400,21700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 35056,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 35057,0
text (MLText
uid 35058,0
va (VaSet
font "Courier New,8,0"
)
xt "175000,20200,199500,21000"
st "addressBitNb = addressBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
)
viewicon (ZoomableIcon
uid 35059,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "168250,15250,169750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*210 (Net
uid 35060,0
lang 11
decl (Decl
n "enB1"
t "std_ulogic"
o 47
suid 469,0
)
declText (MLText
uid 35061,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL enB1        : std_ulogic"
)
)
*211 (Net
uid 35068,0
lang 11
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 47
suid 470,0
)
declText (MLText
uid 35069,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL dataOutB    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*212 (SaComponent
uid 35214,0
optionalChildren [
*213 (CptPort
uid 35150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,42625,138000,43375"
)
tg (CPTG
uid 35152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35153,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,42300,145400,43700"
st "audio_In"
blo "139000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_In"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 28
suid 1,0
)
)
)
*214 (CptPort
uid 35154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,44625,138000,45375"
)
tg (CPTG
uid 35156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35157,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,44300,142800,45700"
st "clock"
blo "139000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*215 (CptPort
uid 35158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,40625,161750,41375"
)
tg (CPTG
uid 35160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35161,0
va (VaSet
font "Verdana,12,0"
)
xt "152300,40300,160000,41700"
st "DataReady"
ju 2
blo "160000,41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 3,0
)
)
)
*216 (CptPort
uid 35162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,46625,161750,47375"
)
tg (CPTG
uid 35164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35165,0
va (VaSet
font "Verdana,12,0"
)
xt "152100,46300,160000,47700"
st "DebugData"
ju 2
blo "160000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 4,0
)
)
)
*217 (CptPort
uid 35166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,31625,138000,32375"
)
tg (CPTG
uid 35168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35169,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,31300,141700,32700"
st "din"
blo "139000,32500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 37
suid 5,0
)
)
)
*218 (CptPort
uid 35170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,33625,138000,34375"
)
tg (CPTG
uid 35172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35173,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,33300,143500,34700"
st "dout1"
blo "139000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dout1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 6,0
)
)
)
*219 (CptPort
uid 35174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35175,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143625,49000,144375,49750"
)
tg (CPTG
uid 35176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35177,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "143300,45600,144700,48000"
st "en"
blo "144500,48000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_logic"
o 17
suid 7,0
)
)
)
*220 (CptPort
uid 35178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,43625,161750,44375"
)
tg (CPTG
uid 35180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35181,0
va (VaSet
font "Verdana,12,0"
)
xt "153500,43300,160000,44700"
st "highPass"
ju 2
blo "160000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 8,0
)
)
)
*221 (CptPort
uid 35182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,37625,161750,38375"
)
tg (CPTG
uid 35184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35185,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,37300,160000,38700"
st "lowPass"
ju 2
blo "160000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 9,0
)
)
)
*222 (CptPort
uid 35186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,33625,161750,34375"
)
tg (CPTG
uid 35188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35189,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,33300,160000,34700"
st "rdaddr"
ju 2
blo "160000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 36
suid 10,0
)
)
)
*223 (CptPort
uid 35190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,29625,161750,30375"
)
tg (CPTG
uid 35192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35193,0
va (VaSet
font "Verdana,12,0"
)
xt "157900,29300,160000,30700"
st "re"
ju 2
blo "160000,30500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "re"
t "std_ulogic"
o 33
suid 11,0
)
)
)
*224 (CptPort
uid 35194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,46625,138000,47375"
)
tg (CPTG
uid 35196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35197,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,46300,143100,47700"
st "reset"
blo "139000,47500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*225 (CptPort
uid 35198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35199,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,29625,138000,30375"
)
tg (CPTG
uid 35200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35201,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,29300,141700,30700"
st "we"
blo "139000,30500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "we"
t "std_ulogic"
o 34
suid 13,0
)
)
)
*226 (CptPort
uid 35202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,35625,138000,36375"
)
tg (CPTG
uid 35204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35205,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,35300,144300,36700"
st "wraddr"
blo "139000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 35
suid 14,0
)
)
)
*227 (CptPort
uid 35206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,37625,138000,38375"
)
tg (CPTG
uid 35208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35209,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,37300,145400,38700"
st "writeEnA"
blo "139000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnA"
t "std_ulogic"
o 15
suid 15,0
)
)
)
*228 (CptPort
uid 35210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 35211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,31625,161750,32375"
)
tg (CPTG
uid 35212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 35213,0
va (VaSet
font "Verdana,12,0"
)
xt "150100,31300,160000,32700"
st "DataInCoeffs"
ju 2
blo "160000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DataInCoeffs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 16
suid 16,0
)
)
)
]
shape (Rectangle
uid 35215,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,28000,161000,49000"
)
oxt "15000,2000,38000,23000"
ttg (MlTextGroup
uid 35216,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
uid 35217,0
va (VaSet
font "Verdana,9,1"
)
xt "146550,52300,150950,53500"
st "Splitter"
blo "146550,53300"
tm "BdLibraryNameMgr"
)
*230 (Text
uid 35218,0
va (VaSet
font "Verdana,9,1"
)
xt "146550,53500,156450,54700"
st "Xover_with_RAM"
blo "146550,54500"
tm "CptNameMgr"
)
*231 (Text
uid 35219,0
va (VaSet
font "Verdana,9,1"
)
xt "146550,54700,148850,55900"
st "I11"
blo "146550,55700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 35220,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 35221,0
text (MLText
uid 35222,0
va (VaSet
font "Courier New,8,0"
)
xt "145000,57600,170500,61600"
st "DATA_WIDTH    = DATA_WIDTH       ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  
COEFF_BIT_NB  = COEFF_BIT_NB     ( positive )  
dataBitNb     = dataBitNb        ( positive )  
addressBitNb  = addressBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
)
viewicon (ZoomableIcon
uid 35223,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "138250,47250,139750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*232 (Wire
uid 2376,0
shape (OrthoPolyLine
uid 2377,0
va (VaSet
vasetType 3
)
xt "38000,49000,50250,49000"
pts [
"38000,49000"
"50250,49000"
]
)
start &2
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2383,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,47600,42100,49000"
st "reset"
blo "38000,48800"
tm "WireNameMgr"
)
)
on &3
)
*233 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "38000,47000,50250,47000"
pts [
"50250,47000"
"38000,47000"
]
)
start &66
end &1
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,45600,41800,47000"
st "clock"
blo "38000,46800"
tm "WireNameMgr"
)
)
on &4
)
*234 (Wire
uid 12786,0
shape (OrthoPolyLine
uid 12787,0
va (VaSet
vasetType 3
)
xt "298750,29000,304000,29000"
pts [
"298750,29000"
"304000,29000"
]
)
start &51
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12791,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "301000,27600,306600,29000"
st "Data_O"
blo "301000,28800"
tm "WireNameMgr"
)
)
on &17
)
*235 (Wire
uid 12801,0
shape (OrthoPolyLine
uid 12802,0
va (VaSet
vasetType 3
)
xt "41000,42000,50250,42000"
pts [
"41000,42000"
"50250,42000"
]
)
start &18
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12806,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,40600,47500,42000"
st "CLK_I"
blo "43000,41800"
tm "WireNameMgr"
)
)
on &19
)
*236 (Wire
uid 12816,0
shape (OrthoPolyLine
uid 12817,0
va (VaSet
vasetType 3
)
xt "298750,33000,304000,33000"
pts [
"298750,33000"
"304000,33000"
]
)
start &49
end &20
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12821,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "301000,31600,306000,33000"
st "CLK_O"
blo "301000,32800"
tm "WireNameMgr"
)
)
on &21
)
*237 (Wire
uid 12831,0
shape (OrthoPolyLine
uid 12832,0
va (VaSet
vasetType 3
)
xt "41000,44000,50250,44000"
pts [
"41000,44000"
"50250,44000"
]
)
start &22
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12836,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46000,42600,51100,44000"
st "Data_I"
blo "46000,43800"
tm "WireNameMgr"
)
)
on &23
)
*238 (Wire
uid 12846,0
shape (OrthoPolyLine
uid 12847,0
va (VaSet
vasetType 3
)
xt "41000,40000,50250,40000"
pts [
"41000,40000"
"50250,40000"
]
)
start &24
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12851,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,38600,46600,40000"
st "LR_I"
blo "43000,39800"
tm "WireNameMgr"
)
)
on &25
)
*239 (Wire
uid 12861,0
shape (OrthoPolyLine
uid 12862,0
va (VaSet
vasetType 3
)
xt "298750,31000,304000,31000"
pts [
"298750,31000"
"304000,31000"
]
)
start &54
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12866,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "301000,29600,305100,31000"
st "LR_O"
blo "301000,30800"
tm "WireNameMgr"
)
)
on &27
)
*240 (Wire
uid 13960,0
shape (OrthoPolyLine
uid 13961,0
va (VaSet
vasetType 3
)
xt "94000,47000,98250,47000"
pts [
"94000,47000"
"98250,47000"
]
)
end &151
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13963,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,47600,100100,49000"
st "reset"
blo "96000,48800"
tm "WireNameMgr"
)
)
on &3
)
*241 (Wire
uid 13972,0
shape (OrthoPolyLine
uid 13973,0
va (VaSet
vasetType 3
)
xt "94000,46000,98250,46000"
pts [
"94000,46000"
"98250,46000"
]
)
end &150
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13975,0
va (VaSet
font "Verdana,12,0"
)
xt "93250,44600,97050,46000"
st "clock"
blo "93250,45800"
tm "WireNameMgr"
)
)
on &4
)
*242 (Wire
uid 14049,0
shape (OrthoPolyLine
uid 14050,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,40000,98250,40000"
pts [
"73750,40000"
"98250,40000"
]
)
start &71
end &146
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 14051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14052,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,38600,82450,40000"
st "audioLeft"
blo "75750,39800"
tm "WireNameMgr"
)
)
on &28
)
*243 (Wire
uid 14616,0
shape (OrthoPolyLine
uid 14617,0
va (VaSet
vasetType 3
)
xt "231000,34000,239250,34000"
pts [
"231000,34000"
"239250,34000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14619,0
va (VaSet
font "Verdana,12,0"
)
xt "233000,32600,237500,34000"
st "CLK_I"
blo "233000,33800"
tm "WireNameMgr"
)
)
on &19
)
*244 (Wire
uid 15732,0
shape (OrthoPolyLine
uid 15733,0
va (VaSet
vasetType 3
)
xt "235000,48000,239250,48000"
pts [
"235000,48000"
"239250,48000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15739,0
va (VaSet
font "Verdana,12,0"
)
xt "236000,46600,239800,48000"
st "clock"
blo "236000,47800"
tm "WireNameMgr"
)
)
on &4
)
*245 (Wire
uid 15740,0
shape (OrthoPolyLine
uid 15741,0
va (VaSet
vasetType 3
)
xt "235000,50000,239250,50000"
pts [
"235000,50000"
"239250,50000"
]
)
end &120
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15747,0
va (VaSet
font "Verdana,12,0"
)
xt "237000,50600,241100,52000"
st "reset"
blo "237000,51800"
tm "WireNameMgr"
)
)
on &3
)
*246 (Wire
uid 17500,0
shape (OrthoPolyLine
uid 17501,0
va (VaSet
vasetType 3
)
xt "72000,53000,76250,53000"
pts [
"72000,53000"
"76250,53000"
]
)
end &33
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17507,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,52600,77100,54000"
st "reset"
blo "73000,53800"
tm "WireNameMgr"
)
)
on &3
)
*247 (Wire
uid 17508,0
shape (OrthoPolyLine
uid 17509,0
va (VaSet
vasetType 3
)
xt "72000,52000,76250,52000"
pts [
"72000,52000"
"76250,52000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17515,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,50600,76800,52000"
st "clock"
blo "73000,51800"
tm "WireNameMgr"
)
)
on &4
)
*248 (Wire
uid 17991,0
shape (OrthoPolyLine
uid 17992,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,43000,98250,43000"
pts [
"73750,43000"
"98250,43000"
]
)
start &72
end &147
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17994,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,41600,84050,43000"
st "audioRight"
blo "75750,42800"
tm "WireNameMgr"
)
)
on &29
)
*249 (Wire
uid 18501,0
shape (OrthoPolyLine
uid 18502,0
va (VaSet
vasetType 3
)
xt "73750,47000,76250,47000"
pts [
"73750,47000"
"76250,47000"
]
)
start &70
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18504,0
va (VaSet
font "Verdana,12,0"
)
xt "71250,43600,77950,45000"
st "dataValid"
blo "71250,44800"
tm "WireNameMgr"
)
)
on &30
)
*250 (Wire
uid 23574,0
shape (OrthoPolyLine
uid 23575,0
va (VaSet
vasetType 3
)
xt "38000,51000,48000,51000"
pts [
"38000,51000"
"48000,51000"
]
)
start &40
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23579,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,49600,43200,51000"
st "S22"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &41
)
*251 (Wire
uid 23589,0
shape (OrthoPolyLine
uid 23590,0
va (VaSet
vasetType 3
)
xt "38000,53000,48000,53000"
pts [
"38000,53000"
"48000,53000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23594,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,51600,43200,53000"
st "S23"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &43
)
*252 (Wire
uid 24892,0
shape (OrthoPolyLine
uid 24893,0
va (VaSet
vasetType 3
)
xt "266000,13000,289000,18250"
pts [
"266000,13000"
"289000,13000"
"289000,18250"
]
)
start &44
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24897,0
va (VaSet
font "Verdana,12,0"
)
xt "268000,13000,271200,14400"
st "S20"
blo "268000,14200"
tm "WireNameMgr"
)
)
on &45
)
*253 (Wire
uid 25065,0
shape (OrthoPolyLine
uid 25066,0
va (VaSet
vasetType 3
)
xt "38000,55000,48000,55000"
pts [
"38000,55000"
"48000,55000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 25067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25068,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,53600,43200,55000"
st "S21"
blo "40000,54800"
tm "WireNameMgr"
)
)
on &46
)
*254 (Wire
uid 27603,0
shape (OrthoPolyLine
uid 27604,0
va (VaSet
vasetType 3
)
xt "265000,25000,274250,25000"
pts [
"265000,25000"
"274250,25000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27610,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "270000,23600,275100,25000"
st "Data_I"
blo "270000,24800"
tm "WireNameMgr"
)
)
on &23
)
*255 (Wire
uid 27611,0
shape (OrthoPolyLine
uid 27612,0
va (VaSet
vasetType 3
)
xt "265000,21000,274250,21000"
pts [
"265000,21000"
"274250,21000"
]
)
end &53
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27618,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "267000,19600,270600,21000"
st "LR_I"
blo "267000,20800"
tm "WireNameMgr"
)
)
on &25
)
*256 (Wire
uid 27619,0
shape (OrthoPolyLine
uid 27620,0
va (VaSet
vasetType 3
)
xt "265000,23000,274250,23000"
pts [
"265000,23000"
"274250,23000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27626,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "267000,21600,271500,23000"
st "CLK_I"
blo "267000,22800"
tm "WireNameMgr"
)
)
on &19
)
*257 (Wire
uid 27629,0
shape (OrthoPolyLine
uid 27630,0
va (VaSet
vasetType 3
)
xt "264750,36000,274250,36000"
pts [
"264750,36000"
"274250,36000"
]
)
start &118
end &52
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27632,0
va (VaSet
font "Verdana,12,0"
)
xt "269000,34600,273300,36000"
st "DOUT"
blo "269000,35800"
tm "WireNameMgr"
)
)
on &61
)
*258 (Wire
uid 27635,0
shape (OrthoPolyLine
uid 27636,0
va (VaSet
vasetType 3
)
xt "264750,38000,274250,38000"
pts [
"264750,38000"
"274250,38000"
]
)
start &119
end &55
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27638,0
va (VaSet
font "Verdana,12,0"
)
xt "270000,36600,274000,38000"
st "LRCK"
blo "270000,37800"
tm "WireNameMgr"
)
)
on &62
)
*259 (Wire
uid 27641,0
shape (OrthoPolyLine
uid 27642,0
va (VaSet
vasetType 3
)
xt "264750,40000,274250,40000"
pts [
"264750,40000"
"274250,40000"
]
)
start &121
end &57
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27644,0
va (VaSet
font "Verdana,12,0"
)
xt "269000,38600,272300,40000"
st "SCK"
blo "269000,39800"
tm "WireNameMgr"
)
)
on &63
)
*260 (Wire
uid 29395,0
shape (OrthoPolyLine
uid 29396,0
va (VaSet
vasetType 3
)
xt "231000,35000,239250,35000"
pts [
"231000,35000"
"239250,35000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29402,0
va (VaSet
font "Verdana,12,0"
)
xt "233000,33600,236600,35000"
st "LR_I"
blo "233000,34800"
tm "WireNameMgr"
)
)
on &25
)
*261 (Wire
uid 29561,0
shape (OrthoPolyLine
uid 29562,0
va (VaSet
vasetType 3
)
xt "133000,45000,137250,45000"
pts [
"133000,45000"
"137250,45000"
]
)
end &214
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29568,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,43600,137800,45000"
st "clock"
blo "134000,44800"
tm "WireNameMgr"
)
)
on &4
)
*262 (Wire
uid 29569,0
shape (OrthoPolyLine
uid 29570,0
va (VaSet
vasetType 3
)
xt "133000,47000,137250,47000"
pts [
"133000,47000"
"137250,47000"
]
)
end &224
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29576,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,46600,138100,48000"
st "reset"
blo "134000,47800"
tm "WireNameMgr"
)
)
on &3
)
*263 (Wire
uid 29577,0
shape (OrthoPolyLine
uid 29578,0
va (VaSet
vasetType 3
)
xt "198000,49000,202250,49000"
pts [
"198000,49000"
"202250,49000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29584,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,47600,202800,49000"
st "clock"
blo "199000,48800"
tm "WireNameMgr"
)
)
on &4
)
*264 (Wire
uid 29585,0
shape (OrthoPolyLine
uid 29586,0
va (VaSet
vasetType 3
)
xt "198000,50000,202250,50000"
pts [
"198000,50000"
"202250,50000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29592,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,49600,203100,51000"
st "reset"
blo "199000,50800"
tm "WireNameMgr"
)
)
on &3
)
*265 (Wire
uid 29601,0
shape (OrthoPolyLine
uid 29602,0
va (VaSet
vasetType 3
)
xt "203000,28000,210000,35250"
pts [
"203000,28000"
"210000,28000"
"210000,35250"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29604,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "208600,30250,210000,33850"
st "LR_I"
blo "209800,33850"
tm "WireNameMgr"
)
)
on &25
)
*266 (Wire
uid 29667,0
shape (OrthoPolyLine
uid 29668,0
va (VaSet
vasetType 3
)
xt "178000,32000,182250,32000"
pts [
"178000,32000"
"182250,32000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29672,0
va (VaSet
font "Verdana,12,0"
)
xt "179000,30600,182800,32000"
st "clock"
blo "179000,31800"
tm "WireNameMgr"
)
)
on &4
)
*267 (Wire
uid 29673,0
shape (OrthoPolyLine
uid 29674,0
va (VaSet
vasetType 3
)
xt "178000,33000,182250,33000"
pts [
"178000,33000"
"182250,33000"
]
)
end &82
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29678,0
va (VaSet
font "Verdana,12,0"
)
xt "179000,32600,183100,34000"
st "reset"
blo "179000,33800"
tm "WireNameMgr"
)
)
on &3
)
*268 (Wire
uid 29923,0
shape (OrthoPolyLine
uid 29924,0
va (VaSet
vasetType 3
)
xt "211000,62000,215250,62000"
pts [
"211000,62000"
"215250,62000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29928,0
va (VaSet
font "Verdana,12,0"
)
xt "212000,60600,215800,62000"
st "clock"
blo "212000,61800"
tm "WireNameMgr"
)
)
on &4
)
*269 (Wire
uid 29929,0
shape (OrthoPolyLine
uid 29930,0
va (VaSet
vasetType 3
)
xt "211000,63000,215250,63000"
pts [
"211000,63000"
"215250,63000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29934,0
va (VaSet
font "Verdana,12,0"
)
xt "212000,62600,216100,64000"
st "reset"
blo "212000,63800"
tm "WireNameMgr"
)
)
on &3
)
*270 (Wire
uid 29937,0
shape (OrthoPolyLine
uid 29938,0
va (VaSet
vasetType 3
)
xt "228750,45000,239250,58000"
pts [
"239250,45000"
"231000,45000"
"231000,58000"
"228750,58000"
]
)
start &124
end &104
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 29939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29940,0
va (VaSet
font "Verdana,12,0"
)
xt "231250,43600,237850,45000"
st "NewData"
blo "231250,44800"
tm "WireNameMgr"
)
)
on &109
)
*271 (Wire
uid 30035,0
optionalChildren [
*272 (BdJunction
uid 30077,0
ps "OnConnectorStrategy"
shape (Circle
uid 30078,0
va (VaSet
vasetType 1
)
xt "90600,45600,91400,46400"
radius 400
)
)
*273 (BdJunction
uid 30846,0
ps "OnConnectorStrategy"
shape (Circle
uid 30847,0
va (VaSet
vasetType 1
)
xt "100600,57600,101400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30036,0
va (VaSet
vasetType 3
)
xt "89750,46000,111000,66000"
pts [
"89750,46000"
"91000,46000"
"91000,58000"
"101000,58000"
"101000,66000"
"111000,66000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30040,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,43600,94800,45000"
st "Data"
blo "91000,44800"
tm "WireNameMgr"
)
)
on &136
)
*274 (Wire
uid 30050,0
optionalChildren [
*275 (BdJunction
uid 30109,0
ps "OnConnectorStrategy"
shape (Circle
uid 30110,0
va (VaSet
vasetType 1
)
xt "211600,57600,212400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30051,0
va (VaSet
vasetType 3
)
xt "200000,58000,215250,72000"
pts [
"215250,58000"
"200000,58000"
"200000,72000"
"210000,72000"
]
)
start &105
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30055,0
va (VaSet
font "Verdana,12,0"
)
xt "200000,70600,207400,72000"
st "Next_data"
blo "200000,71800"
tm "WireNameMgr"
)
)
on &110
)
*276 (Wire
uid 30065,0
optionalChildren [
*277 (BdJunction
uid 30103,0
ps "OnConnectorStrategy"
shape (Circle
uid 30104,0
va (VaSet
vasetType 1
)
xt "196600,22600,197400,23400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30066,0
va (VaSet
vasetType 3
)
xt "197000,23000,213000,41000"
pts [
"202250,41000"
"197000,41000"
"197000,23000"
"213000,23000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30070,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,21600,210600,23000"
st "end_Calc"
blo "204000,22800"
tm "WireNameMgr"
)
)
on &111
)
*278 (Wire
uid 30073,0
shape (OrthoPolyLine
uid 30074,0
va (VaSet
vasetType 3
)
xt "91000,45000,98250,46000"
pts [
"91000,46000"
"91000,45000"
"98250,45000"
]
)
start &272
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30076,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,49600,94800,51000"
st "Data"
blo "91000,50800"
tm "WireNameMgr"
)
)
on &136
)
*279 (Wire
uid 30099,0
shape (OrthoPolyLine
uid 30100,0
va (VaSet
vasetType 3
)
xt "195750,23000,197000,26000"
pts [
"195750,26000"
"197000,26000"
"197000,23000"
]
)
start &80
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30102,0
va (VaSet
font "Verdana,12,0"
)
xt "195750,24600,202350,26000"
st "end_Calc"
blo "195750,25800"
tm "WireNameMgr"
)
)
on &111
)
*280 (Wire
uid 30105,0
shape (OrthoPolyLine
uid 30106,0
va (VaSet
vasetType 3
)
xt "212000,52750,215000,58000"
pts [
"212000,58000"
"212000,56000"
"215000,56000"
"215000,52750"
]
)
start &275
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30108,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "215600,50600,217000,58000"
st "Next_data"
blo "216800,58000"
tm "WireNameMgr"
)
)
on &110
)
*281 (Wire
uid 30125,0
shape (OrthoPolyLine
uid 30126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,38000,239250,38000"
pts [
"223750,38000"
"239250,38000"
]
)
start &96
end &116
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30128,0
va (VaSet
font "Verdana,12,0"
)
xt "232750,36600,241850,38000"
st "audioRight1"
blo "232750,37800"
tm "WireNameMgr"
)
)
on &112
)
*282 (Wire
uid 30131,0
shape (OrthoPolyLine
uid 30132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,42000,239250,42000"
pts [
"223750,42000"
"239250,42000"
]
)
start &97
end &115
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30134,0
va (VaSet
font "Verdana,12,0"
)
xt "221750,40600,230050,42000"
st "audioLeft1"
blo "221750,41800"
tm "WireNameMgr"
)
)
on &113
)
*283 (Wire
uid 30272,0
shape (OrthoPolyLine
uid 30273,0
va (VaSet
vasetType 3
)
xt "264750,43000,278000,47000"
pts [
"264750,43000"
"266000,43000"
"266000,47000"
"278000,47000"
]
)
start &125
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 30274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30275,0
va (VaSet
font "Verdana,12,0"
)
xt "270000,45600,277600,47000"
st "Frameout0"
blo "270000,46800"
tm "WireNameMgr"
)
)
on &129
)
*284 (Wire
uid 30453,0
shape (OrthoPolyLine
uid 30454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "289000,69000,299000,69000"
pts [
"289000,69000"
"299000,69000"
]
)
end &130
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30458,0
va (VaSet
font "Verdana,12,0"
)
xt "291000,67600,296600,69000"
st "testOut"
blo "291000,68800"
tm "WireNameMgr"
)
)
on &131
)
*285 (Wire
uid 30840,0
shape (OrthoPolyLine
uid 30841,0
va (VaSet
vasetType 3
)
xt "101000,58000,117250,58000"
pts [
"101000,58000"
"117250,58000"
]
)
start &273
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30845,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,56600,111800,58000"
st "Data"
blo "108000,57800"
tm "WireNameMgr"
)
)
on &136
)
*286 (Wire
uid 30860,0
shape (OrthoPolyLine
uid 30861,0
va (VaSet
vasetType 3
)
xt "113000,62000,117250,62000"
pts [
"113000,62000"
"117250,62000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30867,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,61600,118100,63000"
st "reset"
blo "114000,62800"
tm "WireNameMgr"
)
)
on &3
)
*287 (Wire
uid 30868,0
shape (OrthoPolyLine
uid 30869,0
va (VaSet
vasetType 3
)
xt "113000,61000,117250,61000"
pts [
"113000,61000"
"117250,61000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30875,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,59600,117800,61000"
st "clock"
blo "114000,60800"
tm "WireNameMgr"
)
)
on &4
)
*288 (Wire
uid 31885,0
shape (OrthoPolyLine
uid 31886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,38000,202250,38000"
pts [
"161750,38000"
"202250,38000"
]
)
start &221
end &93
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31892,0
va (VaSet
font "Verdana,12,0"
)
xt "164000,36600,170000,38000"
st "lowPass"
blo "164000,37800"
tm "WireNameMgr"
)
)
on &77
)
*289 (Wire
uid 31893,0
shape (OrthoPolyLine
uid 31894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,44000,202250,44000"
pts [
"161750,44000"
"202250,44000"
]
)
start &220
end &94
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31900,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,42600,170250,44000"
st "highPass"
blo "163750,43800"
tm "WireNameMgr"
)
)
on &78
)
*290 (Wire
uid 31901,0
shape (OrthoPolyLine
uid 31902,0
va (VaSet
vasetType 3
)
xt "161750,27000,182250,41000"
pts [
"161750,41000"
"177000,41000"
"177000,27000"
"182250,27000"
]
)
start &215
end &81
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 31907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31908,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,39600,171450,41000"
st "DataReady"
blo "163750,40800"
tm "WireNameMgr"
)
)
on &87
)
*291 (Wire
uid 31909,0
shape (OrthoPolyLine
uid 31910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,47000,175000,47000"
pts [
"161750,47000"
"175000,47000"
]
)
start &216
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31916,0
va (VaSet
font "Verdana,12,0"
)
xt "168750,45600,176650,47000"
st "DebugData"
blo "168750,46800"
tm "WireNameMgr"
)
)
on &156
)
*292 (Wire
uid 31917,0
shape (OrthoPolyLine
uid 31918,0
va (VaSet
vasetType 3
)
xt "129750,49750,144000,57000"
pts [
"129750,57000"
"144000,57000"
"144000,49750"
]
)
start &140
end &219
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 31923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31924,0
va (VaSet
font "Verdana,12,0"
)
xt "131750,55600,134150,57000"
st "en"
blo "131750,56800"
tm "WireNameMgr"
)
)
on &157
)
*293 (Wire
uid 32069,0
shape (OrthoPolyLine
uid 32070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,43000,137250,43000"
pts [
"120750,43000"
"137250,43000"
]
)
start &149
end &213
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 32071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32072,0
va (VaSet
font "Verdana,12,0"
)
xt "124000,41600,133600,43000"
st "audio_R_out"
blo "124000,42800"
tm "WireNameMgr"
)
)
on &158
)
*294 (Wire
uid 32920,0
shape (OrthoPolyLine
uid 32921,0
va (VaSet
vasetType 3
)
xt "130000,15000,137250,30000"
pts [
"137250,30000"
"130000,30000"
"130000,15000"
"134250,15000"
]
)
start &225
end &162
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 32922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32923,0
va (VaSet
font "Verdana,12,0"
)
xt "133250,28600,135950,30000"
st "we"
blo "133250,29800"
tm "WireNameMgr"
)
)
on &159
)
*295 (Wire
uid 32930,0
shape (OrthoPolyLine
uid 32931,0
va (VaSet
vasetType 3
)
xt "151750,17000,154000,17000"
pts [
"151750,17000"
"154000,17000"
]
)
start &167
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32937,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,15600,154800,17000"
st "clock"
blo "151000,16800"
tm "WireNameMgr"
)
)
on &4
)
*296 (Wire
uid 32938,0
shape (OrthoPolyLine
uid 32939,0
va (VaSet
vasetType 3
)
xt "132000,17000,134250,17000"
pts [
"134250,17000"
"132000,17000"
]
)
start &161
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32945,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,15600,135800,17000"
st "clock"
blo "132000,16800"
tm "WireNameMgr"
)
)
on &4
)
*297 (Wire
uid 33635,0
shape (OrthoPolyLine
uid 33636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124000,5000,137250,36000"
pts [
"137250,36000"
"124000,36000"
"124000,5000"
"134250,5000"
]
)
start &226
end &164
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33638,0
va (VaSet
font "Verdana,12,0"
)
xt "131250,34600,136550,36000"
st "wraddr"
blo "131250,35800"
tm "WireNameMgr"
)
)
on &176
)
*298 (Wire
uid 33647,0
shape (OrthoPolyLine
uid 33648,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,9000,137250,32000"
pts [
"137250,32000"
"128000,32000"
"128000,9000"
"134250,9000"
]
)
start &217
end &165
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33650,0
va (VaSet
font "Verdana,12,0"
)
xt "133250,30600,135950,32000"
st "din"
blo "133250,31800"
tm "WireNameMgr"
)
)
on &177
)
*299 (Wire
uid 33888,0
shape (OrthoPolyLine
uid 33889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,7000,137250,34000"
pts [
"134250,7000"
"126000,7000"
"126000,34000"
"137250,34000"
]
)
start &166
end &218
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 33890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33891,0
va (VaSet
font "Verdana,12,0"
)
xt "126250,5600,133050,7000"
st "dataOutA"
blo "126250,6800"
tm "WireNameMgr"
)
)
on &178
)
*300 (Wire
uid 34006,0
shape (OrthoPolyLine
uid 34007,0
va (VaSet
vasetType 3
)
xt "122000,3000,137250,38000"
pts [
"137250,38000"
"122000,38000"
"122000,3000"
"134250,3000"
]
)
start &227
end &163
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34009,0
va (VaSet
font "Verdana,12,0"
)
xt "130250,36600,136650,38000"
st "writeEnA"
blo "130250,37800"
tm "WireNameMgr"
)
)
on &179
)
*301 (Wire
uid 34440,0
shape (OrthoPolyLine
uid 34441,0
va (VaSet
vasetType 3
)
xt "193000,12000,197250,12000"
pts [
"193000,12000"
"197250,12000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34447,0
va (VaSet
font "Verdana,12,0"
)
xt "194000,10600,197800,12000"
st "clock"
blo "194000,11800"
tm "WireNameMgr"
)
)
on &4
)
*302 (Wire
uid 34448,0
shape (OrthoPolyLine
uid 34449,0
va (VaSet
vasetType 3
)
xt "193000,13000,197250,13000"
pts [
"193000,13000"
"197250,13000"
]
)
end &186
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34455,0
va (VaSet
font "Verdana,12,0"
)
xt "194000,12600,198100,14000"
st "reset"
blo "194000,13800"
tm "WireNameMgr"
)
)
on &3
)
*303 (Wire
uid 34524,0
shape (OrthoPolyLine
uid 34525,0
va (VaSet
vasetType 3
)
xt "173000,-5000,206000,3250"
pts [
"206000,-1750"
"206000,-5000"
"173000,-5000"
"173000,3250"
]
)
start &184
end &201
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34529,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "204600,-5750,206000,-2550"
st "enB"
blo "205800,-2550"
tm "WireNameMgr"
)
)
on &190
)
*304 (Wire
uid 34532,0
shape (OrthoPolyLine
uid 34533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,12000,189000,34000"
pts [
"161750,34000"
"173000,34000"
"173000,24000"
"189000,24000"
"189000,12000"
"186750,12000"
]
)
start &222
end &202
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 34536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34537,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,32600,168750,34000"
st "rdaddr"
blo "163750,33800"
tm "WireNameMgr"
)
)
on &191
)
*305 (Wire
uid 34540,0
shape (OrthoPolyLine
uid 34541,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "186750,7000,197250,7000"
pts [
"197250,7000"
"186750,7000"
]
)
start &181
end &199
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 34544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34545,0
va (VaSet
font "Verdana,12,0"
)
xt "189250,5600,195950,7000"
st "addressB"
blo "189250,6800"
tm "WireNameMgr"
)
)
on &192
)
*306 (Wire
uid 34548,0
shape (OrthoPolyLine
uid 34549,0
va (VaSet
vasetType 3
)
xt "186750,5000,197250,5000"
pts [
"197250,5000"
"186750,5000"
]
)
start &183
end &204
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34553,0
va (VaSet
font "Verdana,12,0"
)
xt "190250,3600,196650,5000"
st "writeEnB"
blo "190250,4800"
tm "WireNameMgr"
)
)
on &193
)
*307 (Wire
uid 34556,0
shape (OrthoPolyLine
uid 34557,0
va (VaSet
vasetType 3
)
xt "161750,14000,188000,30000"
pts [
"161750,30000"
"171000,30000"
"171000,22000"
"188000,22000"
"188000,14000"
"186750,14000"
]
)
start &223
end &203
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34561,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,28600,165850,30000"
st "re"
blo "163750,29800"
tm "WireNameMgr"
)
)
on &194
)
*308 (Wire
uid 34564,0
shape (OrthoPolyLine
uid 34565,0
va (VaSet
vasetType 3
)
xt "151750,5000,167250,9000"
pts [
"151750,5000"
"161000,5000"
"161000,9000"
"167250,9000"
]
)
start &169
end &205
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 34568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34569,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,3600,160950,5000"
st "writeEnB1"
blo "153750,4800"
tm "WireNameMgr"
)
)
on &195
)
*309 (Wire
uid 34572,0
shape (OrthoPolyLine
uid 34573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,7000,167250,11000"
pts [
"151750,7000"
"160000,7000"
"160000,11000"
"167250,11000"
]
)
start &170
end &200
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 34576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34577,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,5600,161250,7000"
st "addressB1"
blo "153750,6800"
tm "WireNameMgr"
)
)
on &196
)
*310 (Wire
uid 34596,0
shape (OrthoPolyLine
uid 34597,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,3000,197250,3000"
pts [
"197250,3000"
"151750,3000"
]
)
start &182
end &171
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 34598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34599,0
va (VaSet
font "Verdana,12,0"
)
xt "190250,1600,196050,3000"
st "dataInB"
blo "190250,2800"
tm "WireNameMgr"
)
)
on &197
)
*311 (Wire
uid 35062,0
shape (OrthoPolyLine
uid 35063,0
va (VaSet
vasetType 3
)
xt "151750,15000,167250,15000"
pts [
"167250,15000"
"151750,15000"
]
)
start &206
end &168
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 35064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35065,0
va (VaSet
font "Verdana,12,0"
)
xt "162250,13600,166250,15000"
st "enB1"
blo "162250,14800"
tm "WireNameMgr"
)
)
on &210
)
*312 (Wire
uid 35070,0
shape (OrthoPolyLine
uid 35071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,9000,167000,32000"
pts [
"151750,9000"
"158000,9000"
"158000,23000"
"167000,23000"
"167000,32000"
"161750,32000"
]
)
start &172
end &228
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 35072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35073,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,7600,160550,9000"
st "dataOutB"
blo "153750,8800"
tm "WireNameMgr"
)
)
on &211
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *313 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
uid 573,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-11600,31600,-10400"
st "Package List"
blo "24000,-10600"
)
*315 (MLText
uid 574,0
va (VaSet
)
xt "24000,-10400,41700,-2000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*316 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*317 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*318 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*319 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*320 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*321 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*322 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "2,0,1539,827"
viewArea "126079,-9740,226872,44083"
cachedDiagramExtent "0,-11600,307600,112000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 40
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-12000"
lastUid 35641,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "700,1000,4700,2200"
st "Panel0"
blo "700,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,3000,7500,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*324 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,4200,6900,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*325 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,5400,3800,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*327 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*328 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,3000,5000,4200"
st "Library"
blo "900,4000"
tm "BdLibraryNameMgr"
)
*330 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,4200,8900,5400"
st "SaComponent"
blo "900,5200"
tm "CptNameMgr"
)
*331 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,5400,2600,6600"
st "I0"
blo "900,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,3000,4500,4200"
st "Library"
blo "400,4000"
)
*333 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,4200,9400,5400"
st "VhdlComponent"
blo "400,5200"
)
*334 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,5400,2100,6600"
st "I0"
blo "400,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*335 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*336 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,10200,5400"
st "VerilogComponent"
blo "-100,5200"
)
*337 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*338 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,3700,5700,4900"
st "eb1"
blo "3300,4700"
tm "HdlTextNameMgr"
)
*339 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,4900,4500,6100"
st "1"
blo "3300,5900"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,-200,4700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1400,15550,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*341 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1400,9200,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*342 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*343 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-1200,31400,0"
st "Declarations"
blo "24000,-200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,27700,1500"
st "Ports:"
blo "24000,1300"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,0,29200,1200"
st "Pre User:"
blo "24000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,1200,51400,9600"
st "constant DATA_WIDTH : positive := 32;
constant COEFF_BIT_NB : positive := 32;
constant FILTER_TAP_NB : positive := 249;
constant DATA_IN_WIDTH : positive := 32;
constant addressBitNb :positive := 12;
constant dataBitNb :positive := 16;
constant initFile : string := \"bramInit.txt\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,33500,1500"
st "Diagram Signals:"
blo "24000,1300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,-1200,30400,0"
st "Post User:"
blo "24000,-200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-1200,24000,-1200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 470,0
usingSuid 1
emptyRow *344 (LEmptyRow
)
uid 3255,0
optionalChildren [
*345 (RefLabelRowHdr
)
*346 (TitleRowHdr
)
*347 (FilterRowHdr
)
*348 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*349 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*350 (GroupColHdr
tm "GroupColHdrMgr"
)
*351 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*352 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*353 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*354 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*355 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*356 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*357 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 1,0
)
)
uid 3214,0
)
*358 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 2,0
)
)
uid 3216,0
)
*359 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 87,0
)
)
uid 12768,0
)
*360 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
)
uid 12770,0
)
*361 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 89,0
)
)
uid 12772,0
)
*362 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
)
uid 12774,0
)
*363 (LeafLogPort
port (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
)
uid 12776,0
)
*364 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 92,0
)
)
uid 12778,0
)
*365 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 24
suid 117,0
)
)
uid 14065,0
)
*366 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 26
suid 146,0
)
)
uid 17995,0
)
*367 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 29
suid 149,0
)
)
uid 18452,0
)
*368 (LeafLogPort
port (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 6
suid 246,0
)
)
uid 23534,0
)
*369 (LeafLogPort
port (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 7
suid 247,0
)
)
uid 23536,0
)
*370 (LeafLogPort
port (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 276,0
)
)
uid 24884,0
)
*371 (LeafLogPort
port (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 5
suid 283,0
)
)
uid 25139,0
)
*372 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 14
suid 360,0
)
)
uid 27645,0
)
*373 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "LRCK"
t "std_ulogic"
o 20
suid 361,0
)
)
uid 27647,0
)
*374 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SCK"
t "std_ulogic"
o 23
suid 362,0
)
)
uid 27649,0
)
*375 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 32
suid 388,0
)
)
uid 29615,0
)
*376 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 31
suid 389,0
)
)
uid 29617,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DataReady"
t "std_ulogic"
o 16
suid 393,0
)
)
uid 29691,0
)
*378 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "NewData"
t "std_uLogic"
o 21
suid 396,0
)
)
uid 29947,0
)
*379 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Next_data"
t "std_ulogic"
o 22
suid 399,0
)
)
uid 30025,0
)
*380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "end_Calc"
t "std_ulogic"
o 30
suid 400,0
)
)
uid 30027,0
)
*381 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 27
suid 402,0
)
)
uid 30141,0
)
*382 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 25
suid 403,0
)
)
uid 30143,0
)
*383 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Frameout0"
t "std_uLogic"
o 19
suid 405,0
)
)
uid 30276,0
)
*384 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 13
suid 406,0
)
)
uid 30445,0
)
*385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Data"
t "std_ulogic"
o 15
suid 409,0
)
)
uid 30876,0
)
*386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 18
suid 411,0
)
)
uid 31083,0
)
*387 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en"
t "std_logic"
o 17
suid 419,0
)
)
uid 31955,0
)
*388 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 38
suid 420,0
)
)
uid 32073,0
)
*389 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "we"
t "std_ulogic"
o 33
suid 425,0
)
)
uid 32970,0
)
*390 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 38
suid 440,0
)
)
uid 33657,0
)
*391 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 40
suid 442,0
)
)
uid 33661,0
)
*392 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 41
suid 444,0
)
)
uid 33924,0
)
*393 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnA"
t "std_ulogic"
o 40
suid 446,0
)
)
uid 34010,0
)
*394 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enB"
t "std_ulogic"
o 38
suid 460,0
)
)
uid 34600,0
)
*395 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 39
suid 461,0
)
)
uid 34602,0
)
*396 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 40
suid 462,0
)
)
uid 34604,0
)
*397 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnB"
t "std_ulogic"
o 41
suid 463,0
)
)
uid 34606,0
)
*398 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "re"
t "std_ulogic"
o 42
suid 464,0
)
)
uid 34608,0
)
*399 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 43
suid 465,0
)
)
uid 34610,0
)
*400 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 44
suid 466,0
)
)
uid 34612,0
)
*401 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 45
suid 467,0
)
)
uid 34614,0
)
*402 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enB1"
t "std_ulogic"
o 47
suid 469,0
)
)
uid 35066,0
)
*403 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 47
suid 470,0
)
)
uid 35074,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3268,0
optionalChildren [
*404 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *405 (MRCItem
litem &344
pos 47
dimension 20
)
uid 3270,0
optionalChildren [
*406 (MRCItem
litem &345
pos 0
dimension 20
uid 3271,0
)
*407 (MRCItem
litem &346
pos 1
dimension 23
uid 3272,0
)
*408 (MRCItem
litem &347
pos 2
hidden 1
dimension 20
uid 3273,0
)
*409 (MRCItem
litem &357
pos 0
dimension 20
uid 3215,0
)
*410 (MRCItem
litem &358
pos 1
dimension 20
uid 3217,0
)
*411 (MRCItem
litem &359
pos 2
dimension 20
uid 12767,0
)
*412 (MRCItem
litem &360
pos 4
dimension 20
uid 12769,0
)
*413 (MRCItem
litem &361
pos 3
dimension 20
uid 12771,0
)
*414 (MRCItem
litem &362
pos 5
dimension 20
uid 12773,0
)
*415 (MRCItem
litem &363
pos 6
dimension 20
uid 12775,0
)
*416 (MRCItem
litem &364
pos 7
dimension 20
uid 12777,0
)
*417 (MRCItem
litem &365
pos 15
dimension 20
uid 14066,0
)
*418 (MRCItem
litem &366
pos 16
dimension 20
uid 17996,0
)
*419 (MRCItem
litem &367
pos 17
dimension 20
uid 18453,0
)
*420 (MRCItem
litem &368
pos 10
dimension 20
uid 23533,0
)
*421 (MRCItem
litem &369
pos 11
dimension 20
uid 23535,0
)
*422 (MRCItem
litem &370
pos 8
dimension 20
uid 24883,0
)
*423 (MRCItem
litem &371
pos 9
dimension 20
uid 25140,0
)
*424 (MRCItem
litem &372
pos 18
dimension 20
uid 27646,0
)
*425 (MRCItem
litem &373
pos 19
dimension 20
uid 27648,0
)
*426 (MRCItem
litem &374
pos 20
dimension 20
uid 27650,0
)
*427 (MRCItem
litem &375
pos 21
dimension 20
uid 29616,0
)
*428 (MRCItem
litem &376
pos 22
dimension 20
uid 29618,0
)
*429 (MRCItem
litem &377
pos 23
dimension 20
uid 29692,0
)
*430 (MRCItem
litem &378
pos 24
dimension 20
uid 29948,0
)
*431 (MRCItem
litem &379
pos 13
dimension 20
uid 30024,0
)
*432 (MRCItem
litem &380
pos 14
dimension 20
uid 30026,0
)
*433 (MRCItem
litem &381
pos 25
dimension 20
uid 30142,0
)
*434 (MRCItem
litem &382
pos 26
dimension 20
uid 30144,0
)
*435 (MRCItem
litem &383
pos 27
dimension 20
uid 30277,0
)
*436 (MRCItem
litem &384
pos 12
dimension 20
uid 30444,0
)
*437 (MRCItem
litem &385
pos 28
dimension 20
uid 30877,0
)
*438 (MRCItem
litem &386
pos 29
dimension 20
uid 31084,0
)
*439 (MRCItem
litem &387
pos 30
dimension 20
uid 31956,0
)
*440 (MRCItem
litem &388
pos 31
dimension 20
uid 32074,0
)
*441 (MRCItem
litem &389
pos 32
dimension 20
uid 32971,0
)
*442 (MRCItem
litem &390
pos 33
dimension 20
uid 33658,0
)
*443 (MRCItem
litem &391
pos 34
dimension 20
uid 33662,0
)
*444 (MRCItem
litem &392
pos 35
dimension 20
uid 33925,0
)
*445 (MRCItem
litem &393
pos 36
dimension 20
uid 34011,0
)
*446 (MRCItem
litem &394
pos 37
dimension 20
uid 34601,0
)
*447 (MRCItem
litem &395
pos 38
dimension 20
uid 34603,0
)
*448 (MRCItem
litem &396
pos 39
dimension 20
uid 34605,0
)
*449 (MRCItem
litem &397
pos 40
dimension 20
uid 34607,0
)
*450 (MRCItem
litem &398
pos 41
dimension 20
uid 34609,0
)
*451 (MRCItem
litem &399
pos 42
dimension 20
uid 34611,0
)
*452 (MRCItem
litem &400
pos 43
dimension 20
uid 34613,0
)
*453 (MRCItem
litem &401
pos 44
dimension 20
uid 34615,0
)
*454 (MRCItem
litem &402
pos 45
dimension 20
uid 35067,0
)
*455 (MRCItem
litem &403
pos 46
dimension 20
uid 35075,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3274,0
optionalChildren [
*456 (MRCItem
litem &348
pos 0
dimension 20
uid 3275,0
)
*457 (MRCItem
litem &350
pos 1
dimension 50
uid 3276,0
)
*458 (MRCItem
litem &351
pos 2
dimension 100
uid 3277,0
)
*459 (MRCItem
litem &352
pos 3
dimension 50
uid 3278,0
)
*460 (MRCItem
litem &353
pos 4
dimension 100
uid 3279,0
)
*461 (MRCItem
litem &354
pos 5
dimension 100
uid 3280,0
)
*462 (MRCItem
litem &355
pos 6
dimension 50
uid 3281,0
)
*463 (MRCItem
litem &356
pos 7
dimension 80
uid 3282,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3269,0
vaOverrides [
]
)
]
)
uid 3254,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *464 (LEmptyRow
)
uid 3284,0
optionalChildren [
*465 (RefLabelRowHdr
)
*466 (TitleRowHdr
)
*467 (FilterRowHdr
)
*468 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*469 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*470 (GroupColHdr
tm "GroupColHdrMgr"
)
*471 (NameColHdr
tm "GenericNameColHdrMgr"
)
*472 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*473 (InitColHdr
tm "GenericValueColHdrMgr"
)
*474 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*475 (EolColHdr
tm "GenericEolColHdrMgr"
)
*476 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "24"
)
uid 13840,0
)
*477 (LogGeneric
generic (GiElement
name "signalOBitNb"
type "positive"
value "32"
)
uid 13865,0
)
]
)
pdm (PhysicalDM
uid 3296,0
optionalChildren [
*478 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *479 (MRCItem
litem &464
pos 2
dimension 20
)
uid 3298,0
optionalChildren [
*480 (MRCItem
litem &465
pos 0
dimension 20
uid 3299,0
)
*481 (MRCItem
litem &466
pos 1
dimension 23
uid 3300,0
)
*482 (MRCItem
litem &467
pos 2
hidden 1
dimension 20
uid 3301,0
)
*483 (MRCItem
litem &476
pos 0
dimension 20
uid 13839,0
)
*484 (MRCItem
litem &477
pos 1
dimension 20
uid 13864,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3302,0
optionalChildren [
*485 (MRCItem
litem &468
pos 0
dimension 20
uid 3303,0
)
*486 (MRCItem
litem &470
pos 1
dimension 50
uid 3304,0
)
*487 (MRCItem
litem &471
pos 2
dimension 100
uid 3305,0
)
*488 (MRCItem
litem &472
pos 3
dimension 100
uid 3306,0
)
*489 (MRCItem
litem &473
pos 4
dimension 50
uid 3307,0
)
*490 (MRCItem
litem &474
pos 5
dimension 50
uid 3308,0
)
*491 (MRCItem
litem &475
pos 6
dimension 80
uid 3309,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3297,0
vaOverrides [
]
)
]
)
uid 3283,0
type 1
)
activeModelName "BlockDiag"
)
