
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8 (git sha1 5706e908, gcc 10.1.0 -fPIC -Os)


-- Executing script file `blinky.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `blinky.v' to AST representation.
Generating RTLIL representation for module `\blinky'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/diko/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM128X1D'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/diko/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\XADC'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \blinky

4.2. Analyzing design hierarchy..
Top module:  \blinky
Removed 0 unused modules.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\blinky.$proc$blinky.v:20$6'.
  Set init value: \counter = 0

5.4. Executing PROC_ARST pass (detect async resets in processes).

5.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\blinky.$proc$blinky.v:20$6'.
     1/1: $1\counter[31:0]
Creating decoders for process `\blinky.$proc$blinky.v:23$1'.
     1/2: $0\outcnt[3:0]
     2/2: $0\counter[31:0]

5.6. Executing PROC_DLATCH pass (convert process syncs to latches).

5.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\blinky.\counter' using process `\blinky.$proc$blinky.v:23$1'.
  created $dff cell `$procdff$7' with positive edge clock.
Creating register for signal `\blinky.\outcnt' using process `\blinky.$proc$blinky.v:23$1'.
  created $dff cell `$procdff$8' with positive edge clock.

5.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `blinky.$proc$blinky.v:20$6'.
Removing empty process `blinky.$proc$blinky.v:23$1'.
Cleaned up 0 empty switches.

6. Executing FLATTEN pass (flatten design).
No more expansions possible.

7. Executing SYNTH pass.

7.1. Executing PROC pass (convert processes to netlists).

7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.1.3. Executing PROC_INIT pass (extract init attributes).

7.1.4. Executing PROC_ARST pass (detect async resets in processes).

7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $shr cell `$shr$blinky.v:25$3' (B=28, SHR=28) in module `blinky' with fixed wiring: { 28'0000000000000000000000000000 \counter [31:28] }
Replacing $shr cell `$shr$blinky.v:28$4' (B=1, SHR=1) in module `blinky' with fixed wiring: { 1'0 \outcnt [3:1] }

7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
  removed 6 unused temporary wires.
Removed 0 unused cells and 6 unused wires.

7.4. Executing CHECK pass (checking for obvious problems).
checking module blinky..
found and reported 0 problems.

7.5. Executing OPT pass (performing simple optimizations).

7.5.1. Executing OPT_EXPR pass (perform const folding).

7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blinky..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blinky.
Performed a total of 0 changes.

7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.5.8. Executing OPT_EXPR pass (perform const folding).

7.5.9. Finished OPT passes. (There is nothing left to do.)

7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell blinky.$add$blinky.v:24$2 ($add).
Removed top 1 bits (of 4) from port B of cell blinky.$xor$blinky.v:28$5 ($xor).

7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module blinky:
  creating $macc model for $add$blinky.v:24$2 ($add).
  creating $alu model for $macc $add$blinky.v:24$2.
  creating $alu cell for $add$blinky.v:24$2: $auto$alumacc.cc:474:replace_alu$9
  created 1 $alu and 0 $macc cells.

7.8. Executing SHARE pass (SAT-based resource sharing).

7.9. Executing OPT pass (performing simple optimizations).

7.9.1. Executing OPT_EXPR pass (perform const folding).

7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blinky..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blinky.
Performed a total of 0 changes.

7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.9.8. Executing OPT_EXPR pass (perform const folding).

7.9.9. Finished OPT passes. (There is nothing left to do.)

7.10. Executing FSM pass (extract and optimize FSM).

7.10.1. Executing FSM_DETECT pass (finding FSMs in design).

7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.11.5. Finished fast OPT passes.

7.12. Executing MEMORY pass.

7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 6 unused wires.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $xor cell `$xor$blinky.v:28$5' in module `blinky' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$13': A=\outcnt [2:0], B=\outcnt [3:1]
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$15': A=1'0, B=\outcnt [3]
Replacing $xor cell `$auto$opt_expr.cc:158:group_cell_inputs$15' in module `\blinky' with identity for port B.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

8.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
  removing buffer cell `$auto$opt_expr.cc:158:group_cell_inputs$15': $auto$opt_expr.cc:145:group_cell_inputs$14 = \outcnt [3]
  removed 2 unused temporary wires.
Removed 0 unused cells and 8 unused wires.

8.5. Finished fast OPT passes.

9. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

10. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blinky..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blinky.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

11.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
Removed 0 unused cells and 8 unused wires.

11.8. Executing OPT_EXPR pass (perform const folding).

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping blinky.$auto$opt_expr.cc:158:group_cell_inputs$13 ($xor) with simplemap.

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32'.

12.3. Continuing TECHMAP pass.
Mapping blinky.$auto$alumacc.cc:474:replace_alu$9 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32.
Mapping blinky.$procdff$7 ($dff) with simplemap.
Mapping blinky.$procdff$8 ($dff) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66 ($xor) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:263$67 ($xor) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65 ($and) with simplemap.

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

12.5. Executing PROC pass (convert processes to netlists).

12.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.5.3. Executing PROC_INIT pass (extract init attributes).

12.5.4. Executing PROC_ARST pass (detect async resets in processes).

12.5.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$/usr/local/bin/../share/yosys/techmap.v:207$268'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

12.5.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$/usr/local/bin/../share/yosys/techmap.v:207$268'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$/usr/local/bin/../share/yosys/techmap.v:207$268'.

12.5.7. Executing PROC_DFF pass (convert process syncs to FFs).

12.5.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$/usr/local/bin/../share/yosys/techmap.v:207$268'.
Cleaned up 0 empty switches.

12.6. Executing OPT pass (performing simple optimizations).

12.6.1. Executing OPT_EXPR pass (perform const folding).

12.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

12.6.3. Executing OPT_RMDFF pass (remove dff with constant values).

12.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$273'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$321'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$345'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$357'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$363'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$366'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$369'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$372'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$375'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$378'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$381'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$384'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$387'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$390'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$393'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$396'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$399'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$402'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$405'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$408'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$411'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$414'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$417'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$420'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$423'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$426'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$429'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$432'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$435'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$438'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:230$441'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 67 unused temporary wires.
Removed 31 unused cells and 75 unused wires.

12.6.5. Finished fast OPT passes.

12.7. Continuing TECHMAP pass.
Mapping blinky.$auto$alumacc.cc:474:replace_alu$9.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64 ($mux) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.$not$/usr/local/bin/../share/yosys/techmap.v:258$63 ($not) with simplemap.
Mapping blinky.$auto$alumacc.cc:474:replace_alu$9.B_conv ($pos) with simplemap.
Mapping blinky.$auto$alumacc.cc:474:replace_alu$9.A_conv ($pos) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$269 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$271 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$274 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$277 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$280 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$283 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$286 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$289 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$292 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$295 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$298 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$301 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$304 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$307 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$310 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$313 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$316 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$319 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$322 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$325 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$328 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$331 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$334 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$337 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$340 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$343 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$346 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$349 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$352 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$355 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$358 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$361 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$276 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$279 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$282 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$285 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$288 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$291 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$294 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$297 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$300 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$303 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$306 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$309 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$312 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$315 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$318 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$324 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$327 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$330 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$333 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$336 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$339 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$342 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$348 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$351 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$354 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:222$360 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$364 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$367 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$370 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$373 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$376 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$379 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$382 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$385 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$388 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$391 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$394 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$397 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$400 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$403 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$406 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$409 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$412 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$415 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$418 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$421 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$424 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$427 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$430 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$433 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$436 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$439 ($and) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:212$270 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$272 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$275 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$278 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$281 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$284 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$287 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$290 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$293 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$296 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$299 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$302 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$305 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$308 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$311 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$314 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$317 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$320 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$323 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$326 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$329 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$332 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$335 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$338 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$341 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$344 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$347 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$350 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$353 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$356 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$359 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$362 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$365 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$368 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$371 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$374 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$377 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$380 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$383 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$386 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$389 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$392 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$395 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$398 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$401 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$404 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$407 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$410 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$413 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$416 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$419 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$422 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$425 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$428 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$431 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$434 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$437 ($or) with simplemap.
Mapping blinky.$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:229$440 ($or) with simplemap.
No more expansions possible.

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$442' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [0] = \counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$443' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [1] = \counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$105' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [1] = \counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$444' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [2] = \counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$106' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [2] = \counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$445' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [3] = \counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$107' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [3] = \counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$446' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [4] = \counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$108' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [4] = \counter [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$447' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [5] = \counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$109' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [5] = \counter [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$448' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [6] = \counter [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$110' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [6] = \counter [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$449' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [7] = \counter [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$111' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [7] = \counter [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$450' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [8] = \counter [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$112' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [8] = \counter [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$451' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [9] = \counter [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$113' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [9] = \counter [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$452' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [10] = \counter [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$114' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [10] = \counter [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$453' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [11] = \counter [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$115' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [11] = \counter [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$454' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [12] = \counter [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$116' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [12] = \counter [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$455' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [13] = \counter [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$117' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [13] = \counter [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$456' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [14] = \counter [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$118' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [14] = \counter [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$457' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [15] = \counter [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$119' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [15] = \counter [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$458' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [16] = \counter [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$120' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [16] = \counter [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$459' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [17] = \counter [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$121' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [17] = \counter [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$460' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [18] = \counter [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$122' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [18] = \counter [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$461' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [19] = \counter [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$123' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [19] = \counter [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$462' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [20] = \counter [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$124' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [20] = \counter [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$463' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [21] = \counter [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$125' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [21] = \counter [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$464' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [22] = \counter [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$126' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [22] = \counter [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$465' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [23] = \counter [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$127' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [23] = \counter [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$466' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [24] = \counter [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$128' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [24] = \counter [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$467' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [25] = \counter [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$129' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [25] = \counter [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$468' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [26] = \counter [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$130' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [26] = \counter [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$469' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [27] = \counter [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$131' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [27] = \counter [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$470' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [28] = \counter [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$132' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [28] = \counter [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$471' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [29] = \counter [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$133' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [29] = \counter [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$472' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [30] = \counter [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$134' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [30] = \counter [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$473' (??0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$64_Y [31] = \counter [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$135' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [31] = \counter [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$136' (?0) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:263$67_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:262$66_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$169' (and_or_buffer) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [0] = \counter [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$506' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$269_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$590' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [0] = \counter [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$170' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$591' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [1] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$271_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$171' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$633' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [2] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$397_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$172' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$508' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$592' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$275_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$607' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [3] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$319_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$173' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$634' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [4] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$400_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$174' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$509' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$593' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$278_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$626' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [5] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$376_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$175' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$635' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [6] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$403_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$524' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$322_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$176' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$510' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$594' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$281_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$608' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$323_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$615' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [7] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$343_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$177' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$636' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [8] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$406_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$178' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$511' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$595' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$284_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$627' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [9] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$379_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$179' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$637' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [10] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$409_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$525' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$325_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$180' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$512' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$596' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$287_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$609' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$326_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$623' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [11] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$367_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$181' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$638' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [12] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$412_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$182' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$513' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$597' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$290_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$628' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [13] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$382_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$183' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$639' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [14] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$415_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$532' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$346_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$526' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$328_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$184' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$514' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$598' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$293_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$610' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$329_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$616' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$347_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$619' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [15] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$355_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$185' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$640' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [16] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$418_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$186' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$515' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$599' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$296_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$629' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [17] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$385_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$187' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$641' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [18] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$421_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$527' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$331_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$188' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$516' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$600' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$611' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$332_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$624' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [19] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$370_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$189' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$642' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [20] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$424_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$190' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$517' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$601' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$302_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$630' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [21] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$388_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$191' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$643' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [22] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$427_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$533' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$349_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$528' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$334_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$192' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$518' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$602' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$305_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$612' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$335_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$617' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$350_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$622' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [23] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$364_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$193' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$644' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [24] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$430_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$194' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$519' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$307_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$603' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$308_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$631' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [25] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$391_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$195' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$645' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [26] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$433_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$529' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$337_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$196' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$520' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$604' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$311_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$613' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$338_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$625' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [27] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$373_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$197' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$646' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [28] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$436_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$198' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$521' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$605' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$314_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$632' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [29] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$394_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$199' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$647' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [30] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:229$439_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$536' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$358_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$534' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$352_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$530' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$340_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$200' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$and$/usr/local/bin/../share/yosys/techmap.v:260$65_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$522' (const_and) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$606' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$317_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$614' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$341_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$618' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$353_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$620' (00) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$359_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$621' (and_or_buffer) in module `\blinky' with constant driver `$auto$alumacc.cc:491:replace_alu$11 [31] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$361_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$168' (0?) in module `\blinky' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$9.$xor$/usr/local/bin/../share/yosys/techmap.v:263$67_Y [32] = $techmap$auto$alumacc.cc:474:replace_alu$9.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$361_Y'.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blinky'.
Removed a total of 0 cells.

13.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blinky..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$474'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$475'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$476'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$477'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$478'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$479'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$480'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$481'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$482'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$483'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$484'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$485'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$486'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$487'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$488'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$489'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$490'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$491'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$492'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$493'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$494'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$495'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$496'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$497'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$498'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$499'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$500'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$501'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$502'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$503'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$504'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$505'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$537'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$552'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$559'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$562'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$563'.
  removed 112 unused temporary wires.
Removed 68 unused cells and 187 unused wires.

13.5. Finished fast OPT passes.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\blinky' to `<abc-temp-dir>/input.blif'..
Extracted 87 gates and 124 wires to a netlist network with 36 inputs and 35 outputs.

14.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       96
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       35
Removing temp directory.
Removed 0 unused cells and 94 unused wires.

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/diko/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

15.3. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$696 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$68 using \$_DFF_P_.

15.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

15.5. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$649 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$69 using \$_DFF_P_.

15.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

15.7. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$651 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$650 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$70 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$653 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$652 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$71 using \$_DFF_P_.

15.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01111000'.

15.9. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$654 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$72 using \$_DFF_P_.

15.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111111110000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111111110000000'.

15.11. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$655 using $paramod\$lut\WIDTH=4\LUT=16'0111111110000000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$73 using \$_DFF_P_.

15.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 6
Parameter \LUT = 64'1000000000000000000000000000000000000000000000000000000000000000
Generating RTLIL representation for module `$paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut'.

15.13. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$656 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$657 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$74 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$659 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$658 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$75 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$661 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$660 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$76 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$663 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$662 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$77 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$665 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$664 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$78 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$667 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$666 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$79 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$668 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$80 using \$_DFF_P_.

15.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

15.15. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$670 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$669 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$81 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$671 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$82 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$672 using $paramod\$lut\WIDTH=4\LUT=16'0111111110000000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$83 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$673 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$674 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$84 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$675 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$85 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$676 using $paramod\$lut\WIDTH=4\LUT=16'0111111110000000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$86 using \$_DFF_P_.

15.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 5
Parameter \LUT = 2147450880
Generating RTLIL representation for module `$paramod\$lut\WIDTH=5\LUT=2147450880'.

15.17. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$677 using $paramod\$lut\WIDTH=5\LUT=2147450880.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$87 using \$_DFF_P_.

15.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 6
Parameter \LUT = 64'0111111111111111111111111111111110000000000000000000000000000000
Generating RTLIL representation for module `$paramod$2ed6d8d5089403e682cf34788d82f6ba911466f3\$lut'.

15.19. Continuing TECHMAP pass.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$678 using $paramod$2ed6d8d5089403e682cf34788d82f6ba911466f3\$lut.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$88 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$680 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$679 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$89 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$681 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$90 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$682 using $paramod\$lut\WIDTH=4\LUT=16'0111111110000000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$91 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$683 using $paramod\$lut\WIDTH=5\LUT=2147450880.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$92 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$684 using $paramod$2ed6d8d5089403e682cf34788d82f6ba911466f3\$lut.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$93 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$686 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$685 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$94 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$687 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$95 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$688 using $paramod\$lut\WIDTH=4\LUT=16'0111111110000000.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$96 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$689 using $paramod\$lut\WIDTH=5\LUT=2147450880.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$97 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$690 using $paramod$2ed6d8d5089403e682cf34788d82f6ba911466f3\$lut.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$98 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$692 using $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$691 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$99 using \$_DFF_P_.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$100 using \$_DFF_P_.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$101 using \$_DFF_P_.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$102 using \$_DFF_P_.
Mapping blinky.$auto$simplemap.cc:420:simplemap_dff$103 using \$_DFF_P_.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$693 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$694 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping blinky.$abc$648$auto$blifparse.cc:492:parse_blif$695 using $paramod\$lut\WIDTH=2\LUT=4'0110.
No more expansions possible.

16. Executing DFFINIT pass (set INIT param on FF cells).
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$98.INIT (port=Q, net=\counter [30]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$97.INIT (port=Q, net=\counter [29]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$96.INIT (port=Q, net=\counter [28]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$93.INIT (port=Q, net=\counter [25]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$92.INIT (port=Q, net=\counter [24]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$91.INIT (port=Q, net=\counter [23]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$88.INIT (port=Q, net=\counter [20]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$87.INIT (port=Q, net=\counter [19]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$86.INIT (port=Q, net=\counter [18]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$83.INIT (port=Q, net=\counter [15]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$78.INIT (port=Q, net=\counter [10]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$73.INIT (port=Q, net=\counter [5]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$69.INIT (port=Q, net=\counter [1]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$70.INIT (port=Q, net=\counter [2]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$71.INIT (port=Q, net=\counter [3]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$72.INIT (port=Q, net=\counter [4]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$74.INIT (port=Q, net=\counter [6]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$75.INIT (port=Q, net=\counter [7]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$76.INIT (port=Q, net=\counter [8]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$77.INIT (port=Q, net=\counter [9]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$79.INIT (port=Q, net=\counter [11]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$80.INIT (port=Q, net=\counter [12]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$81.INIT (port=Q, net=\counter [13]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$82.INIT (port=Q, net=\counter [14]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$84.INIT (port=Q, net=\counter [16]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$85.INIT (port=Q, net=\counter [17]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$89.INIT (port=Q, net=\counter [21]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$90.INIT (port=Q, net=\counter [22]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$94.INIT (port=Q, net=\counter [26]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$95.INIT (port=Q, net=\counter [27]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$103.INIT (port=Q, net=\outcnt [3]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$68.INIT (port=Q, net=\counter [0]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$99.INIT (port=Q, net=\counter [31]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$100.INIT (port=Q, net=\outcnt [0]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$101.INIT (port=Q, net=\outcnt [1]) to 1'0.
Setting blinky.$auto$simplemap.cc:420:simplemap_dff$102.INIT (port=Q, net=\outcnt [2]) to 1'0.
Removing init attribute from wire blinky.counter.
Removed 0 unused cells and 204 unused wires.

17. Executing HIERARCHY pass (managing design hierarchy).

17.1. Analyzing design hierarchy..
Top module:  \blinky

17.2. Analyzing design hierarchy..
Top module:  \blinky
Removed 0 unused modules.

17.3. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.4. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.5. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.6. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.7. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.8. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.9. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111110000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0111111110000000'.

17.10. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.12. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.13. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.14. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.15. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.16. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.17. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.18. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.19. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.20. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.21. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.22. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

17.23. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.24. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.25. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.26. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.27. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.28. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.29. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.30. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10000000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10000000'.

17.31. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.32. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111110000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111110000000'.

17.33. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.34. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.35. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.36. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.37. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.38. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.39. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111110000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111110000000'.

17.40. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.41. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.42. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.43. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.44. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111111'.

17.45. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.46. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.47. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.48. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.49. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.50. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.51. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.52. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111110000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111110000000'.

17.53. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.54. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.55. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.56. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.57. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111111'.

17.58. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.59. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.60. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.61. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.62. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.63. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.64. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01111000'.

17.65. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111110000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111110000000'.

17.66. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.67. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.68. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.69. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.70. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111111'.

17.71. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

17.72. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.73. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.74. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.75. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000000'.

17.76. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1000000000000000'.

17.77. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.78. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.79. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

17.80. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Generating RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

17.81. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Generating RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.82. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.83. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.84. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.85. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.86. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.87. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.88. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.89. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.90. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.91. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.92. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.93. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.94. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.95. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.96. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.97. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.98. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.99. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.100. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.101. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.102. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.103. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.104. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.105. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.106. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.107. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.108. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.109. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.110. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.111. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.112. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.113. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.114. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.115. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

17.116. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Parameter \IS_C_INVERTED = 1'0
Parameter \IS_D_INVERTED = 1'0
Parameter \IS_R_INVERTED = 1'0
Found cached RTLIL representation for module `$paramod$3490ae32006b1b86db6491486e35591071940964\FDRE'.

18. Printing statistics.

=== blinky ===

   Number of wires:                 81
   Number of wire bits:            146
   Number of public wires:           7
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                149
     FDRE                           36
     LUT1                            6
     LUT2                           23
     LUT3                            7
     LUT4                           47
     MUXF7                          21
     MUXF8                           9

19. Executing CHECK pass (checking for obvious problems).
checking module blinky..
found and reported 0 problems.

20. Executing JSON backend.

End of script. Logfile hash: 78387211e2
CPU: user 0.33s system 0.02s, MEM: 24.32 MB total, 18.72 MB resident
Yosys 0.8 (git sha1 5706e908, gcc 10.1.0 -fPIC -Os)
Time spent: 30% 1x share (0 sec), 21% 8x read_verilog (0 sec), ...
