INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krivo/VGA+KEY/VGA+KEY.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_trig
INFO: [VRFC 10-311] analyzing module D_trig_1
INFO: [VRFC 10-311] analyzing module D_trig_3
INFO: [VRFC 10-311] analyzing module D_trig_4
INFO: [VRFC 10-311] analyzing module bounce
INFO: [VRFC 10-311] analyzing module bounce_0
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized0_2
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module mainfsm
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
