

================================================================
== Vitis HLS Report for 'edgedetect'
================================================================
* Date:           Fri Sep 20 21:58:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  18005295|  18005295|  0.120 sec|  0.120 sec|  18005296|  18005296|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 297
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 298 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 298 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 299 [1/1] (1.00ns)   --->   "%filter_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filter"   --->   Operation 299 'read' 'filter_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 300 [1/1] (1.00ns)   --->   "%temp_buf_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %temp_buf"   --->   Operation 300 'read' 'temp_buf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 301 [1/1] (1.00ns)   --->   "%image_gray_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_gray"   --->   Operation 301 'read' 'image_gray_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 302 [1/1] (1.00ns)   --->   "%image_rgb_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_rgb"   --->   Operation 302 'read' 'image_rgb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%normal_factor_8_loc = alloca i64 1"   --->   Operation 303 'alloca' 'normal_factor_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%normal_factor_5_loc = alloca i64 1"   --->   Operation 304 'alloca' 'normal_factor_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%normal_factor_2_loc = alloca i64 1"   --->   Operation 305 'alloca' 'normal_factor_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %image_gray_read, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 306 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %filter_read, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 307 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%empty_51 = trunc i64 %filter_read"   --->   Operation 308 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %temp_buf_read, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 309 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %output_r_read, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 310 'partselect' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i58 %trunc_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 311 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln10" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 312 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (4.86ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i64 4800" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 313 'writereq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln10 = call void @edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, i512 %gmem, i58 %trunc_ln, i64 %image_rgb_read, i52 %mask_table" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 314 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 315 [1/2] (0.00ns)   --->   "%call_ln10 = call void @edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, i512 %gmem, i58 %trunc_ln, i64 %image_rgb_read, i52 %mask_table" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224]   --->   Operation 315 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 316 [68/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 316 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i58 %trunc_ln1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 317 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln26" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 318 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (4.86ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 319 'writereq' 'empty_49' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 320 [67/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 320 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 321 [1/1] (4.86ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_1, i512 18591142952998863361, i64 511" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 321 'write' 'write_ln26' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 322 [66/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 322 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 323 [68/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 323 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 324 [65/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 324 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 325 [67/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 325 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 326 [64/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 326 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 327 [66/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 327 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 328 [63/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 328 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 329 [65/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 329 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 330 [62/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 330 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 331 [64/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 331 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 332 [61/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 332 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 333 [63/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 333 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 334 [60/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 334 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 335 [62/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 335 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 336 [59/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 336 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 337 [61/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 337 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 338 [58/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 338 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 339 [60/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 339 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 340 [57/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 340 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 341 [59/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 341 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 342 [56/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 342 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 343 [58/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 343 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 344 [55/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 344 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 345 [57/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 345 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 346 [54/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 346 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 347 [56/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 347 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 348 [53/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 348 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 349 [55/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 349 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 350 [52/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 350 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 351 [54/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 351 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 352 [51/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 352 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 353 [53/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 353 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 354 [50/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 354 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 355 [52/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 355 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 356 [49/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 356 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 357 [51/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 357 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 358 [48/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 358 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 359 [50/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 359 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 360 [47/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 360 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 361 [49/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 361 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 362 [46/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 362 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 363 [48/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 363 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 364 [45/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 364 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 365 [47/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 365 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 366 [44/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 366 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 367 [46/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 367 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 368 [43/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 368 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 369 [45/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 369 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 370 [42/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 370 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 371 [44/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 371 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 372 [41/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 372 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 373 [43/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 373 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 374 [40/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 374 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 375 [42/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 375 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 376 [39/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 376 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 377 [41/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 377 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 378 [38/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 378 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 379 [40/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 379 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 380 [37/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 380 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 381 [39/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 381 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 382 [36/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 382 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 383 [38/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 383 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 384 [35/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 384 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 385 [37/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 385 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 386 [34/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 386 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 387 [36/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 387 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 388 [33/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 388 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 389 [35/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 389 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 390 [32/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 390 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 391 [34/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 391 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 392 [31/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 392 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 393 [33/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 393 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 394 [30/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 394 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 395 [32/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 395 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 396 [29/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 396 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 397 [31/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 397 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 398 [28/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 398 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 399 [30/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 399 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 400 [27/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 400 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 401 [29/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 401 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 402 [26/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 402 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 403 [28/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 403 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 404 [25/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 404 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 405 [27/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 405 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 406 [24/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 406 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 407 [26/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 407 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 408 [23/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 408 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 409 [25/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 409 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 410 [22/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 410 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 411 [24/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 411 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 412 [21/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 412 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 413 [23/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 413 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 414 [20/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 414 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 415 [22/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 415 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 416 [19/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 416 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 417 [21/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 417 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 418 [18/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 418 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 419 [20/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 419 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 420 [17/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 420 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 421 [19/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 421 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 422 [16/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 422 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 423 [18/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 423 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 424 [15/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 424 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 425 [17/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 425 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 426 [14/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 426 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 427 [16/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 427 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 428 [13/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 428 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 429 [15/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 429 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 430 [12/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 430 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 431 [14/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 431 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 432 [11/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 432 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 433 [13/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 433 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 434 [10/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 434 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 435 [12/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 435 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 436 [9/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 436 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 437 [11/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 437 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 438 [8/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 438 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 439 [10/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 439 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 440 [7/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 440 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 441 [9/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 441 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 442 [6/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 442 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 443 [8/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 443 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 444 [5/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 444 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 445 [7/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 445 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 446 [4/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 446 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 447 [6/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 447 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 448 [3/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 448 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 449 [5/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 449 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 450 [2/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 450 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 451 [4/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 451 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 452 [1/68] (4.86ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 452 'writeresp' 'empty_48' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 453 [3/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 453 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 454 [2/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 454 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 455 [1/68] (4.86ns)   --->   "%empty_50 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 455 'writeresp' 'empty_50' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 0.81>
ST_75 : Operation 456 [2/2] (0.81ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_2_loc"   --->   Operation 456 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 457 [1/2] (0.00ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_2_loc"   --->   Operation 457 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 1.08>
ST_77 : Operation 458 [1/1] (0.00ns)   --->   "%normal_factor_2_loc_load = load i12 %normal_factor_2_loc"   --->   Operation 458 'load' 'normal_factor_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 459 [1/1] (0.80ns)   --->   "%icmp_ln49 = icmp_eq  i12 %normal_factor_2_loc_load, i12 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:49->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 459 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_51, i3 0"   --->   Operation 460 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 461 [1/1] (1.08ns)   --->   "%empty_52 = add i64 %filter_read, i64 1"   --->   Operation 461 'add' 'empty_52' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_52, i32 6, i32 63"   --->   Operation 462 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (0.00ns)   --->   "%empty_53 = trunc i64 %empty_52"   --->   Operation 463 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_53, i3 0"   --->   Operation 464 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 465 [1/1] (1.08ns)   --->   "%empty_54 = add i64 %filter_read, i64 2"   --->   Operation 465 'add' 'empty_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 466 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_54, i32 6, i32 63"   --->   Operation 466 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 467 [1/1] (0.00ns)   --->   "%empty_55 = trunc i64 %empty_54"   --->   Operation 467 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_55, i3 0"   --->   Operation 468 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 469 [1/1] (1.08ns)   --->   "%empty_56 = add i64 %filter_read, i64 3"   --->   Operation 469 'add' 'empty_56' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_56, i32 6, i32 63"   --->   Operation 470 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 471 [1/1] (0.00ns)   --->   "%empty_57 = trunc i64 %empty_56"   --->   Operation 471 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_57, i3 0"   --->   Operation 472 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 473 [1/1] (1.08ns)   --->   "%empty_58 = add i64 %filter_read, i64 4"   --->   Operation 473 'add' 'empty_58' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 474 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_58, i32 6, i32 63"   --->   Operation 474 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 475 [1/1] (0.00ns)   --->   "%empty_59 = trunc i64 %empty_58"   --->   Operation 475 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_59, i3 0"   --->   Operation 476 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 477 [1/1] (1.08ns)   --->   "%empty_60 = add i64 %filter_read, i64 5"   --->   Operation 477 'add' 'empty_60' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 478 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_60, i32 6, i32 63"   --->   Operation 478 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 479 [1/1] (0.00ns)   --->   "%empty_61 = trunc i64 %empty_60"   --->   Operation 479 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_61, i3 0"   --->   Operation 480 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 481 [1/1] (1.08ns)   --->   "%empty_62 = add i64 %filter_read, i64 6"   --->   Operation 481 'add' 'empty_62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 482 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_62, i32 6, i32 63"   --->   Operation 482 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 483 [1/1] (0.00ns)   --->   "%empty_63 = trunc i64 %empty_62"   --->   Operation 483 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_63, i3 0"   --->   Operation 484 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 485 [1/1] (1.08ns)   --->   "%empty_64 = add i64 %filter_read, i64 7"   --->   Operation 485 'add' 'empty_64' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 486 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_64, i32 6, i32 63"   --->   Operation 486 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 487 [1/1] (0.00ns)   --->   "%empty_65 = trunc i64 %empty_64"   --->   Operation 487 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_65, i3 0"   --->   Operation 488 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 489 [1/1] (1.08ns)   --->   "%empty_66 = add i64 %filter_read, i64 8"   --->   Operation 489 'add' 'empty_66' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 490 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_66, i32 6, i32 63"   --->   Operation 490 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 491 [1/1] (0.00ns)   --->   "%empty_67 = trunc i64 %empty_66"   --->   Operation 491 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_67, i3 0"   --->   Operation 492 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 493 [2/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %image_gray_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_2_loc_load, i1 %icmp_ln49, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 493 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 494 [1/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %image_gray_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_2_loc_load, i1 %icmp_ln49, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 494 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 4.86>
ST_79 : Operation 495 [1/1] (4.86ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 495 'writereq' 'empty_68' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 4.86>
ST_80 : Operation 496 [1/1] (4.86ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_1, i512 18518522396055503103, i64 511" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 496 'write' 'write_ln70' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 4.86>
ST_81 : Operation 497 [68/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 497 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 4.86>
ST_82 : Operation 498 [67/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 498 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 4.86>
ST_83 : Operation 499 [66/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 499 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 4.86>
ST_84 : Operation 500 [65/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 500 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 4.86>
ST_85 : Operation 501 [64/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 501 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 4.86>
ST_86 : Operation 502 [63/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 502 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 4.86>
ST_87 : Operation 503 [62/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 503 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 4.86>
ST_88 : Operation 504 [61/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 504 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 4.86>
ST_89 : Operation 505 [60/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 505 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 4.86>
ST_90 : Operation 506 [59/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 506 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 4.86>
ST_91 : Operation 507 [58/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 507 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 4.86>
ST_92 : Operation 508 [57/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 508 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 4.86>
ST_93 : Operation 509 [56/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 509 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 4.86>
ST_94 : Operation 510 [55/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 510 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 4.86>
ST_95 : Operation 511 [54/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 511 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 4.86>
ST_96 : Operation 512 [53/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 512 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 4.86>
ST_97 : Operation 513 [52/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 513 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 4.86>
ST_98 : Operation 514 [51/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 514 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 4.86>
ST_99 : Operation 515 [50/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 515 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 4.86>
ST_100 : Operation 516 [49/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 516 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 4.86>
ST_101 : Operation 517 [48/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 517 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 4.86>
ST_102 : Operation 518 [47/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 518 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 4.86>
ST_103 : Operation 519 [46/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 519 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 4.86>
ST_104 : Operation 520 [45/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 520 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 4.86>
ST_105 : Operation 521 [44/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 521 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 4.86>
ST_106 : Operation 522 [43/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 522 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 4.86>
ST_107 : Operation 523 [42/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 523 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 4.86>
ST_108 : Operation 524 [41/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 524 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 4.86>
ST_109 : Operation 525 [40/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 525 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 4.86>
ST_110 : Operation 526 [39/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 526 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 4.86>
ST_111 : Operation 527 [38/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 527 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 4.86>
ST_112 : Operation 528 [37/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 528 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 4.86>
ST_113 : Operation 529 [36/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 529 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 4.86>
ST_114 : Operation 530 [35/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 530 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 4.86>
ST_115 : Operation 531 [34/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 531 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 4.86>
ST_116 : Operation 532 [33/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 532 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 4.86>
ST_117 : Operation 533 [32/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 533 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 4.86>
ST_118 : Operation 534 [31/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 534 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 4.86>
ST_119 : Operation 535 [30/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 535 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 4.86>
ST_120 : Operation 536 [29/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 536 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 4.86>
ST_121 : Operation 537 [28/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 537 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 4.86>
ST_122 : Operation 538 [27/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 538 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 4.86>
ST_123 : Operation 539 [26/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 539 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 4.86>
ST_124 : Operation 540 [25/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 540 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 4.86>
ST_125 : Operation 541 [24/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 541 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 4.86>
ST_126 : Operation 542 [23/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 542 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 4.86>
ST_127 : Operation 543 [22/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 543 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 4.86>
ST_128 : Operation 544 [21/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 544 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 4.86>
ST_129 : Operation 545 [20/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 545 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 4.86>
ST_130 : Operation 546 [19/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 546 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 4.86>
ST_131 : Operation 547 [18/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 547 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 4.86>
ST_132 : Operation 548 [17/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 548 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 4.86>
ST_133 : Operation 549 [16/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 549 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 4.86>
ST_134 : Operation 550 [15/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 550 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 4.86>
ST_135 : Operation 551 [14/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 551 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 4.86>
ST_136 : Operation 552 [13/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 552 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 4.86>
ST_137 : Operation 553 [12/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 553 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 4.86>
ST_138 : Operation 554 [11/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 554 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 4.86>
ST_139 : Operation 555 [10/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 555 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 4.86>
ST_140 : Operation 556 [9/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 556 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 4.86>
ST_141 : Operation 557 [8/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 557 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 4.86>
ST_142 : Operation 558 [7/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 558 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 4.86>
ST_143 : Operation 559 [6/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 559 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 4.86>
ST_144 : Operation 560 [5/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 560 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 4.86>
ST_145 : Operation 561 [4/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 561 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 4.86>
ST_146 : Operation 562 [3/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 562 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 4.86>
ST_147 : Operation 563 [2/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 563 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 4.86>
ST_148 : Operation 564 [1/68] (4.86ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 564 'writeresp' 'empty_69' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 0.81>
ST_149 : Operation 565 [2/2] (0.81ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_5_loc"   --->   Operation 565 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 0.00>
ST_150 : Operation 566 [1/2] (0.00ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_5_loc"   --->   Operation 566 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 0.80>
ST_151 : Operation 567 [1/1] (0.00ns)   --->   "%normal_factor_5_loc_load = load i12 %normal_factor_5_loc"   --->   Operation 567 'load' 'normal_factor_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 568 [1/1] (0.80ns)   --->   "%icmp_ln93 = icmp_eq  i12 %normal_factor_5_loc_load, i12 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:93->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 568 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 569 [2/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %output_r_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_5_loc_load, i1 %icmp_ln93, i64 %image_gray_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 569 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 0.00>
ST_152 : Operation 570 [1/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %output_r_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_5_loc_load, i1 %icmp_ln93, i64 %image_gray_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 570 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 4.86>
ST_153 : Operation 571 [1/1] (4.86ns)   --->   "%empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 571 'writereq' 'empty_70' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 4.86>
ST_154 : Operation 572 [1/1] (4.86ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_1, i512 4722294143800630641153, i64 511" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 572 'write' 'write_ln114' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 4.86>
ST_155 : Operation 573 [68/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 573 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 4.86>
ST_156 : Operation 574 [67/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 574 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 4.86>
ST_157 : Operation 575 [66/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 575 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 4.86>
ST_158 : Operation 576 [65/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 576 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 4.86>
ST_159 : Operation 577 [64/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 577 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 4.86>
ST_160 : Operation 578 [63/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 578 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 4.86>
ST_161 : Operation 579 [62/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 579 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 4.86>
ST_162 : Operation 580 [61/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 580 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 4.86>
ST_163 : Operation 581 [60/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 581 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 4.86>
ST_164 : Operation 582 [59/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 582 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 4.86>
ST_165 : Operation 583 [58/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 583 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 4.86>
ST_166 : Operation 584 [57/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 584 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 4.86>
ST_167 : Operation 585 [56/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 585 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 4.86>
ST_168 : Operation 586 [55/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 586 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 4.86>
ST_169 : Operation 587 [54/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 587 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 4.86>
ST_170 : Operation 588 [53/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 588 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 4.86>
ST_171 : Operation 589 [52/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 589 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 4.86>
ST_172 : Operation 590 [51/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 590 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 4.86>
ST_173 : Operation 591 [50/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 591 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 4.86>
ST_174 : Operation 592 [49/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 592 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 4.86>
ST_175 : Operation 593 [48/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 593 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 4.86>
ST_176 : Operation 594 [47/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 594 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 4.86>
ST_177 : Operation 595 [46/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 595 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 4.86>
ST_178 : Operation 596 [45/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 596 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 4.86>
ST_179 : Operation 597 [44/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 597 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 4.86>
ST_180 : Operation 598 [43/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 598 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 4.86>
ST_181 : Operation 599 [42/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 599 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 4.86>
ST_182 : Operation 600 [41/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 600 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 4.86>
ST_183 : Operation 601 [40/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 601 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 4.86>
ST_184 : Operation 602 [39/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 602 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 4.86>
ST_185 : Operation 603 [38/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 603 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 4.86>
ST_186 : Operation 604 [37/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 604 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 4.86>
ST_187 : Operation 605 [36/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 605 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 4.86>
ST_188 : Operation 606 [35/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 606 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 188> <Delay = 4.86>
ST_189 : Operation 607 [34/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 607 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 4.86>
ST_190 : Operation 608 [33/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 608 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 4.86>
ST_191 : Operation 609 [32/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 609 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 4.86>
ST_192 : Operation 610 [31/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 610 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 4.86>
ST_193 : Operation 611 [30/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 611 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 4.86>
ST_194 : Operation 612 [29/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 612 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 4.86>
ST_195 : Operation 613 [28/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 613 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 4.86>
ST_196 : Operation 614 [27/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 614 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 4.86>
ST_197 : Operation 615 [26/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 615 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 4.86>
ST_198 : Operation 616 [25/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 616 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 4.86>
ST_199 : Operation 617 [24/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 617 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 4.86>
ST_200 : Operation 618 [23/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 618 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 4.86>
ST_201 : Operation 619 [22/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 619 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 4.86>
ST_202 : Operation 620 [21/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 620 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 4.86>
ST_203 : Operation 621 [20/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 621 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 4.86>
ST_204 : Operation 622 [19/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 622 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 4.86>
ST_205 : Operation 623 [18/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 623 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 4.86>
ST_206 : Operation 624 [17/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 624 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 4.86>
ST_207 : Operation 625 [16/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 625 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 4.86>
ST_208 : Operation 626 [15/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 626 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 4.86>
ST_209 : Operation 627 [14/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 627 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 4.86>
ST_210 : Operation 628 [13/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 628 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 4.86>
ST_211 : Operation 629 [12/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 629 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 4.86>
ST_212 : Operation 630 [11/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 630 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 4.86>
ST_213 : Operation 631 [10/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 631 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 213> <Delay = 4.86>
ST_214 : Operation 632 [9/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 632 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 4.86>
ST_215 : Operation 633 [8/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 633 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 4.86>
ST_216 : Operation 634 [7/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 634 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 4.86>
ST_217 : Operation 635 [6/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 635 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 4.86>
ST_218 : Operation 636 [5/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 636 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 4.86>
ST_219 : Operation 637 [4/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 637 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 219> <Delay = 4.86>
ST_220 : Operation 638 [3/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 638 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 4.86>
ST_221 : Operation 639 [2/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 639 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 4.86>
ST_222 : Operation 640 [1/68] (4.86ns)   --->   "%empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 640 'writeresp' 'empty_71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 222> <Delay = 0.81>
ST_223 : Operation 641 [2/2] (0.81ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_8_loc"   --->   Operation 641 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 223> <Delay = 0.00>
ST_224 : Operation 642 [1/2] (0.00ns)   --->   "%call_ln0 = call void @edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2, i512 %gmem, i64 %filter_read, i12 %normal_factor_8_loc"   --->   Operation 642 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 224> <Delay = 0.80>
ST_225 : Operation 643 [1/1] (0.00ns)   --->   "%normal_factor_8_loc_load = load i12 %normal_factor_8_loc"   --->   Operation 643 'load' 'normal_factor_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 644 [1/1] (0.80ns)   --->   "%icmp_ln137 = icmp_eq  i12 %normal_factor_8_loc_load, i12 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:137->../EdgedetectBaseline_host/src/edgedetect.cpp:236]   --->   Operation 644 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 645 [2/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %output_r_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_8_loc_load, i1 %icmp_ln137, i64 %temp_buf_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 645 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 225> <Delay = 0.00>
ST_226 : Operation 646 [1/2] (0.00ns)   --->   "%call_ln26 = call void @edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4, i512 %gmem, i58 %trunc_ln1, i58 %p_cast, i58 %p_cast1, i58 %p_cast2, i58 %p_cast3, i58 %p_cast4, i58 %p_cast5, i58 %p_cast6, i58 %p_cast7, i64 %output_r_read, i9 %tmp_s, i9 %tmp_7, i9 %tmp_8, i9 %tmp_9, i9 %tmp_10, i9 %tmp_11, i9 %tmp_12, i9 %tmp_13, i9 %tmp_14, i12 %normal_factor_8_loc_load, i1 %icmp_ln137, i64 %temp_buf_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228]   --->   Operation 646 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 226> <Delay = 4.86>
ST_227 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i58 %trunc_ln165_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 647 'sext' 'sext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 648 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i512 %gmem, i64 %sext_ln165_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 648 'getelementptr' 'gmem_addr_35' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 649 [1/1] (4.86ns)   --->   "%empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_35, i64 4800" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 649 'writereq' 'empty_72' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 0.00>
ST_228 : Operation 650 [2/2] (0.00ns)   --->   "%call_ln165 = call void @edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2, i512 %gmem, i58 %trunc_ln165_1, i58 %trunc_ln, i58 %trunc_ln7" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 650 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 228> <Delay = 0.00>
ST_229 : Operation 651 [1/2] (0.00ns)   --->   "%call_ln165 = call void @edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2, i512 %gmem, i58 %trunc_ln165_1, i58 %trunc_ln, i58 %trunc_ln7" [../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238]   --->   Operation 651 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 229> <Delay = 4.86>
ST_230 : Operation 652 [68/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 652 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 230> <Delay = 4.86>
ST_231 : Operation 653 [67/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 653 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 231> <Delay = 4.86>
ST_232 : Operation 654 [66/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 654 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 232> <Delay = 4.86>
ST_233 : Operation 655 [65/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 655 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 4.86>
ST_234 : Operation 656 [64/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 656 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 4.86>
ST_235 : Operation 657 [63/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 657 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 4.86>
ST_236 : Operation 658 [62/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 658 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 4.86>
ST_237 : Operation 659 [61/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 659 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 237> <Delay = 4.86>
ST_238 : Operation 660 [60/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 660 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 4.86>
ST_239 : Operation 661 [59/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 661 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 239> <Delay = 4.86>
ST_240 : Operation 662 [58/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 662 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 4.86>
ST_241 : Operation 663 [57/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 663 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 4.86>
ST_242 : Operation 664 [56/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 664 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 4.86>
ST_243 : Operation 665 [55/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 665 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 243> <Delay = 4.86>
ST_244 : Operation 666 [54/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 666 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 4.86>
ST_245 : Operation 667 [53/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 667 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 4.86>
ST_246 : Operation 668 [52/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 668 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 4.86>
ST_247 : Operation 669 [51/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 669 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 247> <Delay = 4.86>
ST_248 : Operation 670 [50/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 670 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 248> <Delay = 4.86>
ST_249 : Operation 671 [49/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 671 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 249> <Delay = 4.86>
ST_250 : Operation 672 [48/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 672 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 4.86>
ST_251 : Operation 673 [47/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 673 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 4.86>
ST_252 : Operation 674 [46/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 674 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 4.86>
ST_253 : Operation 675 [45/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 675 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 4.86>
ST_254 : Operation 676 [44/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 676 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 4.86>
ST_255 : Operation 677 [43/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 677 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 255> <Delay = 4.86>
ST_256 : Operation 678 [42/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 678 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 256> <Delay = 4.86>
ST_257 : Operation 679 [41/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 679 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 4.86>
ST_258 : Operation 680 [40/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 680 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 4.86>
ST_259 : Operation 681 [39/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 681 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 4.86>
ST_260 : Operation 682 [38/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 682 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 4.86>
ST_261 : Operation 683 [37/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 683 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 261> <Delay = 4.86>
ST_262 : Operation 684 [36/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 684 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 4.86>
ST_263 : Operation 685 [35/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 685 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 263> <Delay = 4.86>
ST_264 : Operation 686 [34/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 686 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 264> <Delay = 4.86>
ST_265 : Operation 687 [33/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 687 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 265> <Delay = 4.86>
ST_266 : Operation 688 [32/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 688 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 266> <Delay = 4.86>
ST_267 : Operation 689 [31/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 689 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 267> <Delay = 4.86>
ST_268 : Operation 690 [30/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 690 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 268> <Delay = 4.86>
ST_269 : Operation 691 [29/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 691 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 269> <Delay = 4.86>
ST_270 : Operation 692 [28/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 692 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 270> <Delay = 4.86>
ST_271 : Operation 693 [27/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 693 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 271> <Delay = 4.86>
ST_272 : Operation 694 [26/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 694 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 272> <Delay = 4.86>
ST_273 : Operation 695 [25/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 695 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 273> <Delay = 4.86>
ST_274 : Operation 696 [24/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 696 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 274> <Delay = 4.86>
ST_275 : Operation 697 [23/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 697 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 275> <Delay = 4.86>
ST_276 : Operation 698 [22/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 698 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 276> <Delay = 4.86>
ST_277 : Operation 699 [21/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 699 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 277> <Delay = 4.86>
ST_278 : Operation 700 [20/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 700 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 278> <Delay = 4.86>
ST_279 : Operation 701 [19/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 701 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 279> <Delay = 4.86>
ST_280 : Operation 702 [18/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 702 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 280> <Delay = 4.86>
ST_281 : Operation 703 [17/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 703 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 281> <Delay = 4.86>
ST_282 : Operation 704 [16/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 704 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 282> <Delay = 4.86>
ST_283 : Operation 705 [15/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 705 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 283> <Delay = 4.86>
ST_284 : Operation 706 [14/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 706 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 284> <Delay = 4.86>
ST_285 : Operation 707 [13/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 707 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 285> <Delay = 4.86>
ST_286 : Operation 708 [12/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 708 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 286> <Delay = 4.86>
ST_287 : Operation 709 [11/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 709 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 287> <Delay = 4.86>
ST_288 : Operation 710 [10/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 710 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 288> <Delay = 4.86>
ST_289 : Operation 711 [9/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 711 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 289> <Delay = 4.86>
ST_290 : Operation 712 [8/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 712 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 290> <Delay = 4.86>
ST_291 : Operation 713 [7/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 713 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 291> <Delay = 4.86>
ST_292 : Operation 714 [6/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 714 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 292> <Delay = 4.86>
ST_293 : Operation 715 [5/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 715 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 293> <Delay = 4.86>
ST_294 : Operation 716 [4/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 716 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 294> <Delay = 4.86>
ST_295 : Operation 717 [3/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 717 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 295> <Delay = 4.86>
ST_296 : Operation 718 [2/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 718 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 296> <Delay = 4.86>
ST_297 : Operation 719 [1/1] (0.00ns)   --->   "%spectopmodule_ln217 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 719 'spectopmodule' 'spectopmodule_ln217' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 720 [1/1] (0.00ns)   --->   "%specinterface_ln217 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:217]   --->   Operation 720 'specinterface' 'specinterface_ln217' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_10, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 722 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 722 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_rgb, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_rgb, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_gray, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_gray, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp_buf, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp_buf, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filter, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filter, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 732 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 732 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 734 [1/68] (4.86ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 734 'writeresp' 'empty_73' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 735 [1/1] (0.00ns)   --->   "%ret_ln239 = ret" [../EdgedetectBaseline_host/src/edgedetect.cpp:239]   --->   Operation 735 'ret' 'ret_ln239' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_r_read') on port 'output_r' [8]  (1.000 ns)

 <State 2>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224) [33]  (0.000 ns)
	bus request operation ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:224) [34]  (4.867 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_48', ../EdgedetectBaseline_host/src/edgedetect.cpp:217) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:217) [36]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_50', ../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228) [42]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_50', ../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:26->../EdgedetectBaseline_host/src/edgedetect.cpp:228) [42]  (4.867 ns)

 <State 75>: 0.819ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' [43]  (0.819 ns)

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 1.085ns
The critical path consists of the following:
	'add' operation 64 bit ('empty_52') [48]  (1.085 ns)

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 4.867ns
The critical path consists of the following:
	bus request operation ('empty_68', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [81]  (4.867 ns)

 <State 80>: 4.867ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [82]  (4.867 ns)

 <State 81>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 82>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 83>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 84>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 85>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 86>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 87>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 88>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 89>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 90>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 91>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 92>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 93>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 94>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 95>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 96>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 97>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 98>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 99>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 100>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 101>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 102>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 103>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 104>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 105>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 106>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 107>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 108>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 109>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 110>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 111>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 112>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 113>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 114>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 115>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 116>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 117>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 118>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 119>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 120>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 121>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 122>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 123>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 124>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 125>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 126>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 127>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 128>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 129>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 130>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 131>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 132>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 133>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 134>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 135>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 136>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 137>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 138>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 139>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 140>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 141>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 142>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 143>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 144>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 145>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 146>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 147>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 148>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_69', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [83]  (4.867 ns)

 <State 149>: 0.819ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2' [84]  (0.819 ns)

 <State 150>: 0.000ns
The critical path consists of the following:

 <State 151>: 0.809ns
The critical path consists of the following:
	'load' operation 12 bit ('normal_factor_5_loc_load') on local variable 'normal_factor_5_loc' [85]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', ../EdgedetectBaseline_host/src/edgedetect.cpp:93->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [86]  (0.809 ns)

 <State 152>: 0.000ns
The critical path consists of the following:

 <State 153>: 4.867ns
The critical path consists of the following:
	bus request operation ('empty_70', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [88]  (4.867 ns)

 <State 154>: 4.867ns
The critical path consists of the following:
	bus write operation ('write_ln114', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [89]  (4.867 ns)

 <State 155>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 156>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 157>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 158>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 159>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 160>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 161>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 162>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 163>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 164>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 165>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 166>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 167>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 168>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 169>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 170>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 171>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 172>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 173>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 174>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 175>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 176>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 177>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 178>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 179>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 180>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 181>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 182>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 183>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 184>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 185>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 186>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 187>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 188>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 189>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 190>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 191>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 192>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 193>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 194>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 195>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 196>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 197>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 198>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 199>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 200>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 201>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 202>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 203>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 204>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 205>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 206>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 207>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 208>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 209>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 210>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 211>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 212>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 213>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 214>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 215>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 216>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 217>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 218>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 219>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 220>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 221>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 222>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_71', ../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:114->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [90]  (4.867 ns)

 <State 223>: 0.819ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2' [91]  (0.819 ns)

 <State 224>: 0.000ns
The critical path consists of the following:

 <State 225>: 0.809ns
The critical path consists of the following:
	'load' operation 12 bit ('normal_factor_8_loc_load') on local variable 'normal_factor_8_loc' [92]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln137', ../EdgedetectBaseline_host/src/edgedetect.cpp:137->../EdgedetectBaseline_host/src/edgedetect.cpp:236) [93]  (0.809 ns)

 <State 226>: 0.000ns
The critical path consists of the following:

 <State 227>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr_35', ../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [98]  (0.000 ns)
	bus request operation ('empty_72', ../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:165->../EdgedetectBaseline_host/src/edgedetect.cpp:238) [99]  (4.867 ns)

 <State 228>: 0.000ns
The critical path consists of the following:

 <State 229>: 0.000ns
The critical path consists of the following:

 <State 230>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 231>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 232>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 233>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 234>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 235>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 236>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 237>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 238>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 239>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 240>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 241>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 242>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 243>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 244>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 245>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 246>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 247>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 248>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 249>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 250>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 251>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 252>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 253>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 254>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 255>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 256>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 257>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 258>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 259>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 260>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 261>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 262>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 263>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 264>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 265>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 266>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 267>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 268>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 269>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 270>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 271>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 272>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 273>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 274>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 275>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 276>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 277>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 278>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 279>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 280>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 281>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 282>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 283>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 284>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 285>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 286>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 287>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 288>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 289>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 290>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 291>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 292>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 293>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 294>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 295>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 296>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)

 <State 297>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_73', ../EdgedetectBaseline_host/src/edgedetect.cpp:239) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:239) [101]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
