{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607958718988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958718994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:11:58 2020 " "Processing started: Mon Dec 14 18:11:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958718994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607958718994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr " "Command: quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607958718994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607958719377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb-usb " "Found design unit 1: usb-usb" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731088 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958731088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pzs_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/pzs_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pzs_test-pzs_test " "Found design unit 1: pzs_test-pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731090 ""} { "Info" "ISGN_ENTITY_NAME" "1 pzs_test " "Found entity 1: pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958731090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/monochr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/monochr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monochr-monochr " "Found design unit 1: monochr-monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731092 ""} { "Info" "ISGN_ENTITY_NAME" "1 monochr " "Found entity 1: monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958731092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/true_dpram_sclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/true_dpram_sclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dpram_sclk-rtl " "Found design unit 1: true_dpram_sclk-rtl" {  } { { "source/true_dpram_sclk.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731094 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dpram_sclk " "Found entity 1: true_dpram_sclk" {  } { { "source/true_dpram_sclk.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958731094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958731094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monochr " "Elaborating entity \"monochr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607958731216 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ccd_shsw monochr.vhd(27) " "VHDL Signal Declaration warning at monochr.vhd(27): used explicit default value for signal \"ccd_shsw\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958731217 "|monochr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "usb_siwua monochr.vhd(38) " "VHDL Signal Declaration warning at monochr.vhd(38): used explicit default value for signal \"usb_siwua\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958731217 "|monochr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_scl monochr.vhd(42) " "VHDL Signal Declaration warning at monochr.vhd(42): used explicit default value for signal \"r_scl\" because signal was never assigned a value" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958731217 "|monochr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccd_ready_reg monochr.vhd(133) " "Verilog HDL or VHDL warning at monochr.vhd(133): object \"ccd_ready_reg\" assigned a value but never read" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958731217 "|monochr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_trig_reg monochr.vhd(138) " "Verilog HDL or VHDL warning at monochr.vhd(138): object \"pc_trig_reg\" assigned a value but never read" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958731217 "|monochr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pzs_test pzs_test:COMP_CCD " "Elaborating entity \"pzs_test\" for hierarchy \"pzs_test:COMP_CCD\"" {  } { { "source/monochr.vhd" "COMP_CCD" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731218 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ccd_lines_number pzs_test.vhd(76) " "VHDL Signal Declaration warning at pzs_test.vhd(76): used explicit default value for signal \"ccd_lines_number\" because signal was never assigned a value" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1607958731220 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccd_lines_number pzs_test.vhd(120) " "VHDL Process Statement warning at pzs_test.vhd(120): signal \"ccd_lines_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958731220 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger_start pzs_test.vhd(128) " "VHDL Process Statement warning at pzs_test.vhd(128): signal \"trigger_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958731220 "|monochr|pzs_test:COMP_CCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_ready_reg pzs_test.vhd(129) " "VHDL Process Statement warning at pzs_test.vhd(129): signal \"line_ready_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607958731220 "|monochr|pzs_test:COMP_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb usb:COMP_USB " "Elaborating entity \"usb\" for hierarchy \"usb:COMP_USB\"" {  } { { "source/monochr.vhd" "COMP_USB" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731303 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "command_reg usb.vhd(35) " "VHDL Signal Declaration warning at usb.vhd(35): used implicit default value for signal \"command_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607958731304 "|monochr|usb:COMP_USB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_delay_reg usb.vhd(43) " "Verilog HDL or VHDL warning at usb.vhd(43): object \"read_delay_reg\" assigned a value but never read" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607958731304 "|monochr|usb:COMP_USB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dpram_sclk true_dpram_sclk:COMP_RAM " "Elaborating entity \"true_dpram_sclk\" for hierarchy \"true_dpram_sclk:COMP_RAM\"" {  } { { "source/monochr.vhd" "COMP_RAM" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731305 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "true_dpram_sclk:COMP_RAM\|ram " "RAM logic \"true_dpram_sclk:COMP_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "source/true_dpram_sclk.vhd" "ram" { Text "C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1607958731643 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1607958731643 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "true_dpram_sclk:COMP_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"true_dpram_sclk:COMP_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6162 " "Parameter NUMWORDS_A set to 6162" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 6162 " "Parameter NUMWORDS_B set to 6162" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1607958731914 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1607958731914 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607958731914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958731966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"true_dpram_sclk:COMP_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6162 " "Parameter \"NUMWORDS_A\" = \"6162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 6162 " "Parameter \"NUMWORDS_B\" = \"6162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607958731967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607958731967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmc1 " "Found entity 1: altsyncram_cmc1" {  } { { "db/altsyncram_cmc1.tdf" "" { Text "C:/TIM/Project/monochr/altera/db/altsyncram_cmc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607958732008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607958732008 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[0\] " "Inserted always-enabled tri-state buffer between \"usb_data\[0\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[1\] " "Inserted always-enabled tri-state buffer between \"usb_data\[1\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[2\] " "Inserted always-enabled tri-state buffer between \"usb_data\[2\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[3\] " "Inserted always-enabled tri-state buffer between \"usb_data\[3\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[4\] " "Inserted always-enabled tri-state buffer between \"usb_data\[4\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[5\] " "Inserted always-enabled tri-state buffer between \"usb_data\[5\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[6\] " "Inserted always-enabled tri-state buffer between \"usb_data\[6\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "usb_data\[7\] " "Inserted always-enabled tri-state buffer between \"usb_data\[7\]\" and its non-tri-state driver." {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607958732224 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1607958732224 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "r_sda " "Bidir \"r_sda\" has no driver" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607958732224 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1607958732224 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[0\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[1\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[2\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[3\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[4\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[5\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[6\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "usb_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"usb_data\[7\]\" is moved to its source" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607958732226 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1607958732226 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pzs_test:COMP_CCD\|line_ready_reg pzs_test:COMP_CCD\|line_ready_reg~_emulated pzs_test:COMP_CCD\|line_ready_reg~1 " "Register \"pzs_test:COMP_CCD\|line_ready_reg\" is converted into an equivalent circuit using register \"pzs_test:COMP_CCD\|line_ready_reg~_emulated\" and latch \"pzs_test:COMP_CCD\|line_ready_reg~1\"" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607958732228 "|monochr|pzs_test:COMP_CCD|line_ready_reg"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607958732228 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[0\]~synth " "Node \"usb_data\[0\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[1\]~synth " "Node \"usb_data\[1\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[2\]~synth " "Node \"usb_data\[2\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[3\]~synth " "Node \"usb_data\[3\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[4\]~synth " "Node \"usb_data\[4\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[5\]~synth " "Node \"usb_data\[5\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[6\]~synth " "Node \"usb_data\[6\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb_data\[7\]~synth " "Node \"usb_data\[7\]~synth\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958732365 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1607958732365 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_shut GND " "Pin \"ccd_shut\" is stuck at GND" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|ccd_shut"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_shsw GND " "Pin \"ccd_shsw\" is stuck at GND" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|ccd_shsw"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_oe VCC " "Pin \"usb_oe\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|usb_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_rd VCC " "Pin \"usb_rd\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|usb_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_siwua VCC " "Pin \"usb_siwua\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|usb_siwua"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_scl VCC " "Pin \"r_scl\" is stuck at VCC" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607958732366 "|monochr|r_scl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607958732366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607958732430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1607958733069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607958733194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[0\] " "No output dependent on input pin \"adc_data_in\[0\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[1\] " "No output dependent on input pin \"adc_data_in\[1\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[2\] " "No output dependent on input pin \"adc_data_in\[2\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[3\] " "No output dependent on input pin \"adc_data_in\[3\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[4\] " "No output dependent on input pin \"adc_data_in\[4\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[5\] " "No output dependent on input pin \"adc_data_in\[5\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[6\] " "No output dependent on input pin \"adc_data_in\[6\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[7\] " "No output dependent on input pin \"adc_data_in\[7\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[8\] " "No output dependent on input pin \"adc_data_in\[8\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[9\] " "No output dependent on input pin \"adc_data_in\[9\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[10\] " "No output dependent on input pin \"adc_data_in\[10\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data_in\[11\] " "No output dependent on input pin \"adc_data_in\[11\]\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_otr " "No output dependent on input pin \"adc_otr\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|adc_otr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "trigger_start " "No output dependent on input pin \"trigger_start\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|trigger_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_rxf " "No output dependent on input pin \"usb_rxf\"" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958733253 "|monochr|usb_rxf"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607958733253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607958733255 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607958733255 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1607958733255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607958733255 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1607958733255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607958733255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958733274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:12:13 2020 " "Processing ended: Mon Dec 14 18:12:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958733274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958733274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958733274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607958733274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607958735254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958735260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:12:14 2020 " "Processing started: Mon Dec 14 18:12:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958735260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607958735260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monochr -c monochr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607958735260 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607958735390 ""}
{ "Info" "0" "" "Project  = monochr" {  } {  } 0 0 "Project  = monochr" 0 0 "Fitter" 0 0 1607958735391 ""}
{ "Info" "0" "" "Revision = monochr" {  } {  } 0 0 "Revision = monochr" 0 0 "Fitter" 0 0 1607958735391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607958735449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monochr EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"monochr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607958735457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607958735497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607958735497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607958735600 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607958735606 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607958735736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607958735736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607958735736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607958735736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1393 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607958735739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1395 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607958735739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1397 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607958735739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1399 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607958735739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607958735739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607958735741 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607958735748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607958736129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monochr.sdc " "Synopsys Design Constraints File file not found: 'monochr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607958736129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607958736129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|combout " "Node \"COMP_CCD\|line_ready_reg~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958736133 ""} { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|datad " "Node \"COMP_CCD\|line_ready_reg~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958736133 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1607958736133 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607958736138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607958736138 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607958736138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50Mhz~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk50Mhz~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607958736172 ""}  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1388 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607958736172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607958736450 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607958736450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607958736451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607958736452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607958736453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607958736454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607958736454 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607958736455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607958736456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607958736457 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607958736457 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607958736490 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607958736493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607958737322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607958737443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607958737456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607958739091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607958739091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607958739382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607958740194 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607958740194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607958741242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607958741242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607958741242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607958741262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607958741319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607958741545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607958741599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607958741846 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607958742430 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[0\] 3.3-V LVTTL L10 " "Pin adc_data_in\[0\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 8 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[1\] 3.3-V LVTTL M11 " "Pin adc_data_in\[1\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 9 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[2\] 3.3-V LVTTL P14 " "Pin adc_data_in\[2\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 10 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[3\] 3.3-V LVTTL L13 " "Pin adc_data_in\[3\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 11 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[4\] 3.3-V LVTTL L12 " "Pin adc_data_in\[4\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 12 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[5\] 3.3-V LVTTL J13 " "Pin adc_data_in\[5\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 13 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[6\] 3.3-V LVTTL K12 " "Pin adc_data_in\[6\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 14 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[7\] 3.3-V LVTTL K11 " "Pin adc_data_in\[7\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 15 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[8\] 3.3-V LVTTL K10 " "Pin adc_data_in\[8\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[8] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[8\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 16 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[9\] 3.3-V LVTTL J14 " "Pin adc_data_in\[9\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[9] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[9\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 17 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[10\] 3.3-V LVTTL F14 " "Pin adc_data_in\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[10] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[10\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 18 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[11\] 3.3-V LVTTL D15 " "Pin adc_data_in\[11\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[11] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[11\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_otr 3.3-V LVCMOS C15 " "Pin adc_otr uses I/O standard 3.3-V LVCMOS at C15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_otr } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_otr" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 29 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "trigger_start 3.3-V LVCMOS R16 " "Pin trigger_start uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { trigger_start } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trigger_start" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 30 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rxf 3.3-V LVCMOS L14 " "Pin usb_rxf uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_rxf } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_rxf" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 42 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_sda 3.3-V LVCMOS K16 " "Pin r_sda uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { r_sda } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_sda" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[0\] 3.3-V LVCMOS C14 " "Pin usb_data\[0\] uses I/O standard 3.3-V LVCMOS at C14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[1\] 3.3-V LVCMOS M10 " "Pin usb_data\[1\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[2\] 3.3-V LVCMOS A15 " "Pin usb_data\[2\] uses I/O standard 3.3-V LVCMOS at A15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[3\] 3.3-V LVCMOS N13 " "Pin usb_data\[3\] uses I/O standard 3.3-V LVCMOS at N13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[4\] 3.3-V LVCMOS N14 " "Pin usb_data\[4\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[5\] 3.3-V LVCMOS D14 " "Pin usb_data\[5\] uses I/O standard 3.3-V LVCMOS at D14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 25 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[6\] 3.3-V LVCMOS M12 " "Pin usb_data\[6\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[7\] 3.3-V LVCMOS C16 " "Pin usb_data\[7\] uses I/O standard 3.3-V LVCMOS at C16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 27 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button 3.3-V LVCMOS J16 " "Pin button uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { button } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 31 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50Mhz 3.3-V LVCMOS E16 " "Pin clk50Mhz uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clk50Mhz } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50Mhz" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 32 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_txe 3.3-V LVCMOS D16 " "Pin usb_txe uses I/O standard 3.3-V LVCMOS at D16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_txe } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_txe" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 38 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_clk 3.3-V LVCMOS J11 " "Pin usb_clk uses I/O standard 3.3-V LVCMOS at J11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_clk } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_clk" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 37 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607958742613 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1607958742613 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r_sda a permanently disabled " "Pin r_sda has a permanently disabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { r_sda } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_sda" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[0\] a permanently enabled " "Pin usb_data\[0\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[1\] a permanently enabled " "Pin usb_data\[1\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[2\] a permanently enabled " "Pin usb_data\[2\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[3\] a permanently enabled " "Pin usb_data\[3\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[4\] a permanently enabled " "Pin usb_data\[4\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[5\] a permanently enabled " "Pin usb_data\[5\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 25 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[6\] a permanently enabled " "Pin usb_data\[6\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[7\] a permanently enabled " "Pin usb_data\[7\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 27 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607958742615 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1607958742615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg " "Generated suppressed messages file C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607958742674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958743021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:12:23 2020 " "Processing ended: Mon Dec 14 18:12:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958743021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958743021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958743021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607958743021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607958744869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958744876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:12:24 2020 " "Processing started: Mon Dec 14 18:12:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958744876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607958744876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off monochr -c monochr " "Command: quartus_asm --read_settings_files=off --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607958744876 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607958745415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607958745430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958745615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:12:25 2020 " "Processing ended: Mon Dec 14 18:12:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958745615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958745615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958745615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607958745615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607958746317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607958747738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958747744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:12:27 2020 " "Processing started: Mon Dec 14 18:12:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958747744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607958747744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monochr -c monochr " "Command: quartus_sta monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607958747744 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1607958747878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607958748049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607958748096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607958748096 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1607958748254 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monochr.sdc " "Synopsys Design Constraints File file not found: 'monochr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607958748311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607958748311 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50Mhz clk50Mhz " "create_clock -period 1.000 -name clk50Mhz clk50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748313 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name usb_clk usb_clk " "create_clock -period 1.000 -name usb_clk usb_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748313 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button button " "create_clock -period 1.000 -name button button" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748313 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|combout " "Node \"COMP_CCD\|line_ready_reg~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958748314 ""} { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|datab " "Node \"COMP_CCD\|line_ready_reg~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607958748314 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1607958748314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1607958748362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748363 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607958748364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1607958748372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1607958748463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607958748463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.386 " "Worst-case setup slack is -8.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.386            -967.601 clk50Mhz  " "   -8.386            -967.601 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.462            -394.375 usb_clk  " "   -5.462            -394.375 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144              -2.144 button  " "   -2.144              -2.144 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958748465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 usb_clk  " "    0.227               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk50Mhz  " "    0.431               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 button  " "    0.879               0.000 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958748474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.885 " "Worst-case recovery slack is -0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885              -0.885 clk50Mhz  " "   -0.885              -0.885 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958748477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 clk50Mhz  " "    1.019               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958748479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -292.623 usb_clk  " "   -3.201            -292.623 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -224.563 clk50Mhz  " "   -3.000            -224.563 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 button  " "   -3.000              -3.000 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958748481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1607958748591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1607958748611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1607958748916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1607958749038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607958749038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.685 " "Worst-case setup slack is -7.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.685            -876.623 clk50Mhz  " "   -7.685            -876.623 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.090            -360.298 usb_clk  " "   -5.090            -360.298 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817              -1.817 button  " "   -1.817              -1.817 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 usb_clk  " "    0.158               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk50Mhz  " "    0.380               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 button  " "    0.781               0.000 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.720 " "Worst-case recovery slack is -0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -0.720 clk50Mhz  " "   -0.720              -0.720 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.100 " "Worst-case removal slack is 1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 clk50Mhz  " "    1.100               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -292.623 usb_clk  " "   -3.201            -292.623 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -224.563 clk50Mhz  " "   -3.000            -224.563 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 button  " "   -3.000              -3.000 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749060 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1607958749174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1607958749357 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607958749357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.085 " "Worst-case setup slack is -3.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085            -356.651 clk50Mhz  " "   -3.085            -356.651 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665            -117.852 usb_clk  " "   -1.665            -117.852 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -1.033 button  " "   -1.033              -1.033 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 usb_clk  " "    0.129               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk50Mhz  " "    0.177               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 button  " "    0.350               0.000 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.700 " "Worst-case recovery slack is -0.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -0.700 clk50Mhz  " "   -0.700              -0.700 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.277 " "Worst-case removal slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clk50Mhz  " "    0.277               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -199.470 clk50Mhz  " "   -3.000            -199.470 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -175.243 usb_clk  " "   -3.000            -175.243 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.324 button  " "   -3.000              -3.324 button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607958749388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607958749811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607958749811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958749886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:12:29 2020 " "Processing ended: Mon Dec 14 18:12:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958749886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958749886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958749886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607958749886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607958751766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607958751772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:12:31 2020 " "Processing started: Mon Dec 14 18:12:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607958751772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607958751772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off monochr -c monochr " "Command: quartus_eda --read_settings_files=off --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607958751772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_8_1200mv_85c_slow.vho C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_8_1200mv_85c_slow.vho in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752386 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_8_1200mv_0c_slow.vho C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_8_1200mv_0c_slow.vho in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_min_1200mv_0c_fast.vho C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_min_1200mv_0c_fast.vho in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr.vho C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr.vho in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_8_1200mv_85c_vhd_slow.sdo C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_8_1200mv_85c_vhd_slow.sdo in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_8_1200mv_0c_vhd_slow.sdo C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_8_1200mv_0c_vhd_slow.sdo in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_min_1200mv_0c_vhd_fast.sdo C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_min_1200mv_0c_vhd_fast.sdo in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monochr_vhd.sdo C:/TIM/Project/monochr/altera/simulation/modelsim/ simulation " "Generated file monochr_vhd.sdo in folder \"C:/TIM/Project/monochr/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607958752871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607958752906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:12:32 2020 " "Processing ended: Mon Dec 14 18:12:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607958752906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607958752906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607958752906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607958752906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus II Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607958753491 ""}
