// Seed: 1232713805
module module_0 (
    input wire id_0,
    input supply1 id_1
    , id_5,
    input supply1 id_2,
    output supply0 id_3
);
  genvar id_6;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  wire id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri0  id_3
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  always @(id_1) id_0 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  assign (strong1, highz0) id_4[-1] = -1'b0;
endmodule
