--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sevensegdisplay.twx sevensegdisplay.ncd -o
sevensegdisplay.twr sevensegdisplay.pcf -ucf Project2.ucf

Design file:              sevensegdisplay.ncd
Physical constraint file: sevensegdisplay.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.357(R)|      FAST  |    1.926(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |         9.318(R)|      SLOW  |         3.471(R)|      FAST  |clk_BUFGP         |   0.000|
anode<1>    |         9.256(R)|      SLOW  |         3.443(R)|      FAST  |clk_BUFGP         |   0.000|
anode<2>    |         9.957(R)|      SLOW  |         3.815(R)|      FAST  |clk_BUFGP         |   0.000|
anode<3>    |         9.573(R)|      SLOW  |         3.614(R)|      FAST  |clk_BUFGP         |   0.000|
anode<4>    |         9.490(R)|      SLOW  |         3.568(R)|      FAST  |clk_BUFGP         |   0.000|
anode<5>    |         9.803(R)|      SLOW  |         3.750(R)|      FAST  |clk_BUFGP         |   0.000|
anode<6>    |        10.616(R)|      SLOW  |         4.261(R)|      FAST  |clk_BUFGP         |   0.000|
anode<7>    |         9.964(R)|      SLOW  |         3.803(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<0>  |        12.630(R)|      SLOW  |         4.608(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<1>  |        12.480(R)|      SLOW  |         4.413(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<2>  |        11.902(R)|      SLOW  |         4.202(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<3>  |        12.438(R)|      SLOW  |         4.456(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<4>  |        11.851(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<5>  |        12.194(R)|      SLOW  |         4.313(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<6>  |        11.966(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.688|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 07 12:12:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



