{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 11:15:22 2013 " "Info: Processing started: Thu Apr 18 11:15:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_jin " "Info: Detected ripple clock \"clock:inst\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clock:inst1\|clk_jin " "Info: Detected ripple clock \"clock:inst1\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst1\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:inst\|count\[1\] register clock:inst\|clk_jin 202.06 MHz 4.949 ns Internal " "Info: Clock \"clk\" has Internal fmax of 202.06 MHz between source register \"clock:inst\|count\[1\]\" and destination register \"clock:inst\|clk_jin\" (period= 4.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.688 ns + Longest register register " "Info: + Longest register to register delay is 4.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|count\[1\] 1 REG LC_X26_Y13_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y13_N7; Fanout = 11; REG Node = 'clock:inst\|count\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clock:inst|count[1] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.564 ns) 1.099 ns clock:inst\|add~463 2 COMB LC_X26_Y13_N2 2 " "Info: 2: + IC(0.535 ns) + CELL(0.564 ns) = 1.099 ns; Loc. = LC_X26_Y13_N2; Fanout = 2; COMB Node = 'clock:inst\|add~463'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.099 ns" { clock:inst|count[1] clock:inst|add~463 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.177 ns clock:inst\|add~473 3 COMB LC_X26_Y13_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.177 ns; Loc. = LC_X26_Y13_N3; Fanout = 2; COMB Node = 'clock:inst\|add~473'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.078 ns" { clock:inst|add~463 clock:inst|add~473 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.355 ns clock:inst\|add~478 4 COMB LC_X26_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.355 ns; Loc. = LC_X26_Y13_N4; Fanout = 2; COMB Node = 'clock:inst\|add~478'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.178 ns" { clock:inst|add~473 clock:inst|add~478 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 1.976 ns clock:inst\|add~481 5 COMB LC_X26_Y13_N5 5 " "Info: 5: + IC(0.000 ns) + CELL(0.621 ns) = 1.976 ns; Loc. = LC_X26_Y13_N5; Fanout = 5; COMB Node = 'clock:inst\|add~481'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.621 ns" { clock:inst|add~478 clock:inst|add~481 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.590 ns) 3.297 ns clock:inst\|LessThan~540 6 COMB LC_X26_Y13_N0 3 " "Info: 6: + IC(0.731 ns) + CELL(0.590 ns) = 3.297 ns; Loc. = LC_X26_Y13_N0; Fanout = 3; COMB Node = 'clock:inst\|LessThan~540'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.321 ns" { clock:inst|add~481 clock:inst|LessThan~540 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.309 ns) 4.688 ns clock:inst\|clk_jin 7 REG LC_X23_Y13_N2 7 " "Info: 7: + IC(1.082 ns) + CELL(0.309 ns) = 4.688 ns; Loc. = LC_X23_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.391 ns" { clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.340 ns ( 49.91 % ) " "Info: Total cell delay = 2.340 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 50.09 % ) " "Info: Total interconnect delay = 2.348 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.688 ns" { clock:inst|count[1] clock:inst|add~463 clock:inst|add~473 clock:inst|add~478 clock:inst|add~481 clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.688 ns" { clock:inst|count[1] clock:inst|add~463 clock:inst|add~473 clock:inst|add~478 clock:inst|add~481 clock:inst|LessThan~540 clock:inst|clk_jin } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.731ns 1.082ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.590ns 0.309ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns clock:inst\|clk_jin 2 REG LC_X23_Y13_N2 7 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X23_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.493 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns clock:inst\|count\[1\] 2 REG LC_X26_Y13_N7 11 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X26_Y13_N7; Fanout = 11; REG Node = 'clock:inst\|count\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.493 ns" { clk clock:inst|count[1] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|count[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|count[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|count[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|count[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.688 ns" { clock:inst|count[1] clock:inst|add~463 clock:inst|add~473 clock:inst|add~478 clock:inst|add~481 clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.688 ns" { clock:inst|count[1] clock:inst|add~463 clock:inst|add~473 clock:inst|add~478 clock:inst|add~481 clock:inst|LessThan~540 clock:inst|clk_jin } { 0.000ns 0.535ns 0.000ns 0.000ns 0.000ns 0.731ns 1.082ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.590ns 0.309ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.962 ns" { clk clock:inst|count[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { clk clk~out0 clock:inst|count[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register selector:inst4\|n\[1\] register selector:inst4\|num\[0\] 240.1 MHz 4.165 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 240.1 MHz between source register \"selector:inst4\|n\[1\]\" and destination register \"selector:inst4\|num\[0\]\" (period= 4.165 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.904 ns + Longest register register " "Info: + Longest register to register delay is 3.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selector:inst4\|n\[1\] 1 REG LC_X14_Y14_N6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y14_N6; Fanout = 18; REG Node = 'selector:inst4\|n\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { selector:inst4|n[1] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.442 ns) 1.713 ns selector:inst4\|Mux~2444 2 COMB LC_X15_Y14_N7 1 " "Info: 2: + IC(1.271 ns) + CELL(0.442 ns) = 1.713 ns; Loc. = LC_X15_Y14_N7; Fanout = 1; COMB Node = 'selector:inst4\|Mux~2444'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.713 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.590 ns) 2.730 ns selector:inst4\|Mux~2445 3 COMB LC_X15_Y14_N6 1 " "Info: 3: + IC(0.427 ns) + CELL(0.590 ns) = 2.730 ns; Loc. = LC_X15_Y14_N6; Fanout = 1; COMB Node = 'selector:inst4\|Mux~2445'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.017 ns" { selector:inst4|Mux~2444 selector:inst4|Mux~2445 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.738 ns) 3.904 ns selector:inst4\|num\[0\] 4 REG LC_X15_Y14_N4 7 " "Info: 4: + IC(0.436 ns) + CELL(0.738 ns) = 3.904 ns; Loc. = LC_X15_Y14_N4; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.174 ns" { selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 45.34 % ) " "Info: Total cell delay = 1.770 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 54.66 % ) " "Info: Total interconnect delay = 2.134 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "3.904 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.904 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } { 0.000ns 1.271ns 0.427ns 0.436ns } { 0.000ns 0.442ns 0.590ns 0.738ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 13 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns selector:inst4\|num\[0\] 2 REG LC_X15_Y14_N4 7 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X15_Y14_N4; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.485 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 13 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns selector:inst4\|n\[1\] 2 REG LC_X14_Y14_N6 18 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X14_Y14_N6; Fanout = 18; REG Node = 'selector:inst4\|n\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.485 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "3.904 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.904 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } { 0.000ns 1.271ns 0.427ns 0.436ns } { 0.000ns 0.442ns 0.590ns 0.738ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.954 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.954 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk finalout Hour:inst2\|clk_jin 18.862 ns register " "Info: tco from clock \"clk\" to destination pin \"finalout\" through register \"Hour:inst2\|clk_jin\" is 18.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.020 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.935 ns) 3.186 ns clock:inst\|clk_jin 2 REG LC_X23_Y13_N2 7 " "Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X23_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.717 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.391 ns) + CELL(0.935 ns) 8.512 ns clock:inst1\|clk_jin 3 REG LC_X24_Y16_N2 6 " "Info: 3: + IC(4.391 ns) + CELL(0.935 ns) = 8.512 ns; Loc. = LC_X24_Y16_N2; Fanout = 6; REG Node = 'clock:inst1\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "5.326 ns" { clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.797 ns) + CELL(0.711 ns) 14.020 ns Hour:inst2\|clk_jin 4 REG LC_X10_Y15_N2 1 " "Info: 4: + IC(4.797 ns) + CELL(0.711 ns) = 14.020 ns; Loc. = LC_X10_Y15_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "5.508 ns" { clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 28.89 % ) " "Info: Total cell delay = 4.050 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.970 ns ( 71.11 % ) " "Info: Total interconnect delay = 9.970 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "14.020 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.020 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.782ns 4.391ns 4.797ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.618 ns + Longest register pin " "Info: + Longest register to pin delay is 4.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Hour:inst2\|clk_jin 1 REG LC_X10_Y15_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y15_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.124 ns) 4.618 ns finalout 2 PIN PIN_20 0 " "Info: 2: + IC(2.494 ns) + CELL(2.124 ns) = 4.618 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'finalout'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.618 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 128 760 936 144 "finalout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 45.99 % ) " "Info: Total cell delay = 2.124 ns ( 45.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 54.01 % ) " "Info: Total interconnect delay = 2.494 ns ( 54.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.618 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.618 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 2.494ns } { 0.000ns 2.124ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "14.020 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.020 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.782ns 4.391ns 4.797ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.618 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.618 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 2.494ns } { 0.000ns 2.124ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 11:15:22 2013 " "Info: Processing ended: Thu Apr 18 11:15:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
