--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/working central FSM files/centralFSM/centralFSM.ise
-intstyle ise -v 3 -s 4 -xml modifiedlab5 modifiedlab5.ncd -o modifiedlab5.twr
modifiedlab5.pcf

Design file:              modifiedlab5.ncd
Physical constraint file: modifiedlab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|    0.338(F)|   -0.066(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button1      |    1.822(R)|    0.152(R)|clock_27mhz_IBUF  |   0.000|
button2      |    1.199(R)|    0.258(R)|clock_27mhz_IBUF  |   0.000|
button_down  |    1.444(R)|    0.143(R)|clock_27mhz_IBUF  |   0.000|
button_enter |    1.820(R)|   -0.285(R)|clock_27mhz_IBUF  |   0.000|
button_left  |    1.796(R)|   -0.271(R)|clock_27mhz_IBUF  |   0.000|
button_right |    1.968(R)|   -0.367(R)|clock_27mhz_IBUF  |   0.000|
button_up    |    1.412(R)|    0.631(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<0> |    1.052(R)|   -0.780(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<1> |    0.377(R)|   -0.105(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<2> |    0.509(R)|   -0.237(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<3> |    0.931(R)|   -0.659(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<4> |    0.232(R)|    0.040(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<5> |    0.399(R)|   -0.127(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<6> |   -0.300(R)|    0.572(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<7> |   -0.456(R)|    0.728(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<8> |   -0.416(R)|    0.688(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<9> |    0.531(R)|   -0.259(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<10>|   -0.067(R)|    0.339(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<11>|   -1.219(R)|    1.491(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<12>|    0.383(R)|   -0.111(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<13>|    0.056(R)|    0.216(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<14>|   -0.074(R)|    0.346(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<15>|    0.345(R)|   -0.073(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<16>|   -0.571(R)|    0.843(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<17>|   -1.327(R)|    1.599(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<18>|    1.496(R)|   -1.224(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<19>|   -0.809(R)|    1.081(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<20>|   -1.369(R)|    1.641(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<21>|   -0.132(R)|    0.404(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<22>|   -0.323(R)|    0.595(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<23>|    1.118(R)|   -0.846(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<24>|   -0.581(R)|    0.853(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<25>|   -0.755(R)|    1.027(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<26>|   -0.941(R)|    1.213(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<27>|   -1.370(R)|    1.642(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<28>|   -1.310(R)|    1.582(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<29>|   -1.411(R)|    1.683(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<30>|   -1.099(R)|    1.371(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<31>|   -1.355(R)|    1.627(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<32>|   -1.494(R)|    1.766(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<33>|   -1.456(R)|    1.728(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<34>|   -1.679(R)|    1.951(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<35>|   -1.740(R)|    2.012(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<0> |    0.866(R)|   -0.594(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<1> |    0.458(R)|   -0.186(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<2> |    0.622(R)|   -0.350(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<3> |    0.342(R)|   -0.070(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<4> |    0.472(R)|   -0.200(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<5> |    0.318(R)|   -0.046(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<6> |   -0.502(R)|    0.774(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<7> |    0.175(R)|    0.097(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<8> |    0.080(R)|    0.192(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<9> |    0.722(R)|   -0.450(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<10>|    0.093(R)|    0.179(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<11>|   -1.284(R)|    1.556(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<12>|    0.495(R)|   -0.223(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<13>|    0.051(R)|    0.221(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<14>|    0.081(R)|    0.191(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<15>|    0.919(R)|   -0.647(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<16>|   -0.586(R)|    0.858(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<17>|   -1.362(R)|    1.634(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<18>|    1.256(R)|   -0.984(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<19>|   -1.003(R)|    1.275(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<20>|   -1.108(R)|    1.380(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<21>|    0.145(R)|    0.127(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<22>|   -0.915(R)|    1.187(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<23>|    0.742(R)|   -0.470(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<24>|   -0.030(R)|    0.302(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<25>|   -0.769(R)|    1.041(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<26>|   -1.204(R)|    1.476(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<27>|   -1.035(R)|    1.307(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<28>|   -0.735(R)|    1.007(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<29>|   -1.228(R)|    1.500(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<30>|   -0.704(R)|    0.976(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<31>|   -1.090(R)|    1.362(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<32>|   -1.414(R)|    1.686(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<33>|   -1.404(R)|    1.676(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<34>|   -1.660(R)|    1.932(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<35>|   -1.960(R)|    2.232(R)|clock_27mhz_IBUF  |   0.000|
switch<7>    |    1.970(R)|   -0.205(R)|clock_27mhz_IBUF  |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   11.825(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   11.552(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   11.514(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   11.844(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   11.310(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   10.918(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   11.365(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   10.832(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   11.316(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   10.676(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   10.794(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   10.254(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   10.433(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|    9.975(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|    9.974(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   10.913(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer1_data<0> |   11.153(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_clock   |   16.557(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_clock   |   16.298(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<4> |   10.562(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<5> |    9.938(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<6> |   11.774(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<7> |   10.273(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<8> |   10.054(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<9> |   10.274(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<10>|   11.282(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<11>|   11.520(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<12>|   10.906(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<13>|   10.496(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<14>|   10.870(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<15>|   10.435(R)|clock_27mhz_IBUF  |   0.000|
audio_reset_b     |   10.852(R)|clock_27mhz_IBUF  |   0.000|
disp_clock        |   12.277(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<0>   |   13.157(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<1>   |   11.730(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<2>   |   14.918(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<3>   |   11.656(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<4>   |   12.855(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<5>   |   14.147(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<6>   |   12.564(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<7>   |   12.410(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<8>   |   14.470(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<9>   |   12.299(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<10>  |   13.405(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<11>  |   17.778(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<12>  |   12.884(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<13>  |   12.645(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<14>  |   11.924(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<15>  |   18.918(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<16>  |   17.583(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<17>  |   15.920(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<18>  |   18.015(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<0>      |   12.421(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<1>      |   11.942(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<2>      |   11.909(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<3>      |   12.920(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<4>      |   12.286(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<5>      |   12.850(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<6>      |   11.070(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<7>      |   11.082(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<8>      |   11.089(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<9>      |   12.265(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<10>     |   11.070(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<11>     |   12.214(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<12>     |   12.259(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<13>     |   12.250(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<14>     |   12.845(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<15>     |   12.385(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<16>     |   11.133(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<17>     |   12.448(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<18>     |   12.418(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<19>     |   12.467(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<20>     |   12.130(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<21>     |   11.928(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<22>     |   12.440(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<23>     |   11.974(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<24>     |   11.915(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<25>     |   11.421(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<26>     |   13.607(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<27>     |   12.961(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<28>     |   12.186(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<29>     |   12.636(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<30>     |   12.775(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<31>     |   12.965(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<32>     |   12.748(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<33>     |   12.595(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<34>     |   12.739(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<35>     |   12.621(R)|clock_27mhz_IBUF  |   0.000|
ram0_we_b         |   12.787(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<0>   |   13.449(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<1>   |   12.035(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<2>   |   14.559(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<3>   |   11.947(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<4>   |   13.153(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<5>   |   14.436(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<6>   |   12.261(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<7>   |   12.105(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<8>   |   14.135(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<9>   |   12.601(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<10>  |   13.072(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<11>  |   18.077(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<12>  |   13.194(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<13>  |   12.945(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<14>  |   12.214(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<15>  |   19.206(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<16>  |   17.882(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<17>  |   16.449(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<18>  |   17.700(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<0>      |   13.701(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<1>      |   13.197(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<2>      |   13.264(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<3>      |   14.058(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<4>      |   14.022(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<5>      |   14.020(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<6>      |   12.332(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<7>      |   12.693(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<8>      |   12.647(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<9>      |   14.055(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<10>     |   12.666(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<11>     |   12.331(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<12>     |   14.635(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<13>     |   13.688(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<14>     |   13.701(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<15>     |   14.084(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<16>     |   12.652(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<17>     |   11.738(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<18>     |   14.655(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<19>     |   12.376(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<20>     |   11.798(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<21>     |   13.222(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<22>     |   11.730(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<23>     |   13.164(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<24>     |   13.264(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<25>     |   12.850(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<26>     |   10.727(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<27>     |   10.686(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<28>     |   11.873(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<29>     |   11.833(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<30>     |   11.235(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<31>     |   10.676(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<32>     |   11.245(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<33>     |   11.889(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<34>     |   11.244(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<35>     |   11.231(R)|clock_27mhz_IBUF  |   0.000|
ram1_we_b         |   12.813(R)|clock_27mhz_IBUF  |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.638|         |    5.336|    3.694|
clock_27mhz    |    2.934|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.236|    6.336|         |         |
clock_27mhz    |   10.469|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |    6.038|
ac97_sdata_in  |analyzer1_data<2>|    6.152|
clock_27mhz    |ram0_clk         |   10.434|
clock_27mhz    |ram1_clk         |   10.766|
---------------+-----------------+---------+


Analysis completed Sat Dec  5 20:22:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



