
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358988000                       # Number of ticks simulated
final_tick                               2259635178500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              312198949                       # Simulator instruction rate (inst/s)
host_op_rate                                312187941                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1056751931                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743592                       # Number of bytes of host memory used
host_seconds                                     0.34                       # Real time elapsed on the host
sim_insts                                   106049457                       # Number of instructions simulated
sim_ops                                     106049457                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       556224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          556224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671755045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379667287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051422332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671755045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671755045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549422265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549422265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549422265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671755045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379667287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4600844596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358793000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358966500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.251891                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536361                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.715531                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003351                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727054                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336473000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           359088500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257600000     71.74%     71.74% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.26%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18817                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990972                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240809                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18817                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.797417                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    23.982423                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   488.008549                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.046841                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.953142                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537971                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537971                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122325                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122325                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114083                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236408                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9322                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9322                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9323                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18645                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18645                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18645                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255053                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255053                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255053                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255053                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070811                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070811                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075547                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075547                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073102                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12131                       # number of writebacks
system.cpu1.dcache.writebacks::total            12131                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966672                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             711038                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.112192                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.922169                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.044503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048676                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951259                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442691                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442691                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710244                       # number of overall hits
system.cpu1.icache.overall_hits::total         710244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010313                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010313                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010313                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010313                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010313                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17929                       # number of replacements
system.l2.tags.tagsinuse                  3993.577290                       # Cycle average of tags in use
system.l2.tags.total_refs                       22415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1796.196669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.221783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.262791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.516893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.455613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.111908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.299832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428177                       # Number of tag accesses
system.l2.tags.data_accesses                   428177                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12131                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1109                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3633                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4141                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5249                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8883                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3633                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5249                       # number of overall hits
system.l2.overall_hits::total                    8883                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8141                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3768                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5207                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3768                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13348                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17116                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3768                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13348                       # number of overall misses
system.l2.overall_misses::total                 17116                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25999                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25999                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.880108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.880108                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509120                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557018                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658333                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658333                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8691                       # number of writebacks
system.l2.writebacks::total                      8691                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8975                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8691                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7820                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8166                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33717                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518860087                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516424352.589940                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2435734.410060                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132874                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43401                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125501                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20634                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258375                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64035                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716734                       # Number of instructions committed
system.switch_cpus1.committedOps               716734                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       690022                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76417                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              690022                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971664                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481572                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260660                       # number of memory refs
system.switch_cpus1.num_load_insts             134659                       # Number of load instructions
system.switch_cpus1.num_store_insts            126001                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717976                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95657                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418426     58.31%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138709     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126347     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717645                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1444                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16953                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6053                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1981064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2835344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17929                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086445                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64663     91.80%     91.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5461      7.75%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70438                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001627                       # Number of seconds simulated
sim_ticks                                  1627423500                       # Number of ticks simulated
final_tick                               2261635996000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               78636315                       # Simulator instruction rate (inst/s)
host_op_rate                                 78635654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1164516445                       # Simulator tick rate (ticks/s)
host_mem_usage                                 748712                       # Number of bytes of host memory used
host_seconds                                     1.40                       # Real time elapsed on the host
sim_insts                                   109893267                       # Number of instructions simulated
sim_ops                                     109893267                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       555008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        85504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       232832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1856896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       555008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        85504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        640512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2572864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        15368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         40201                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40201                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    341034771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    604361434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     52539490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    143067862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1141003556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    341034771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     52539490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        393574260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1580943129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1580943129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1580943129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    341034771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    604361434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     52539490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    143067862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2721946684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     123                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      7438                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1968     38.81%     38.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    156      3.08%     41.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     41.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     41.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2945     58.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5071                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1965     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     156      3.82%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.02%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1964     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4087                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1266046500     77.78%     77.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11588000      0.71%     78.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     78.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     78.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              349846500     21.49%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1627642000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998476                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.666893                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.805955                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         3      7.89%      7.89% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     10.53%     18.42% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.63%     21.05% # number of syscalls executed
system.cpu0.kern.syscall::17                        9     23.68%     44.74% # number of syscalls executed
system.cpu0.kern.syscall::19                        3      7.89%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::45                        2      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.63%     60.53% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.63%     63.16% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.63%     65.79% # number of syscalls executed
system.cpu0.kern.syscall::71                       10     26.32%     92.11% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.63%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.63%     97.37% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.63%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    38                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  194      3.48%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       7      0.13%      3.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4497     80.77%     84.41% # number of callpals executed
system.cpu0.kern.callpal::rdps                    179      3.21%     87.63% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     87.64% # number of callpals executed
system.cpu0.kern.callpal::rti                     416      7.47%     95.11% # number of callpals executed
system.cpu0.kern.callpal::callsys                  57      1.02%     96.14% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.04%     96.17% # number of callpals executed
system.cpu0.kern.callpal::rdunique                212      3.81%     99.98% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5568                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              610                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                256                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                256                      
system.cpu0.kern.mode_good::user                  256                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.419672                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.591224                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1164820000     71.56%     71.56% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           462822000     28.44%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     194                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            31472                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.831560                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             720234                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31472                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.884914                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   508.831560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1546495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1546495                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       417171                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         417171                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       294070                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        294070                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6959                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7472                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7472                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       711241                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          711241                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       711241                       # number of overall hits
system.cpu0.dcache.overall_hits::total         711241                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17962                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13075                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13075                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          683                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          683                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           27                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        31037                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         31037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        31037                       # number of overall misses
system.cpu0.dcache.overall_misses::total        31037                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       435133                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       435133                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       307145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       307145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7499                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7499                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       742278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       742278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       742278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       742278                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.041279                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.041279                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.042569                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042569                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.089375                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089375                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.003600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.041813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.041813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.041813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041813                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19746                       # number of writebacks
system.cpu0.dcache.writebacks::total            19746                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            44393                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2681354                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            60.400378                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.013350                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.986650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000026                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5272585                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5272585                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2569703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2569703                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2569703                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2569703                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2569703                       # number of overall hits
system.cpu0.icache.overall_hits::total        2569703                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        44393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44393                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        44393                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44393                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        44393                       # number of overall misses
system.cpu0.icache.overall_misses::total        44393                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2614096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2614096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2614096                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2614096                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2614096                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2614096                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.016982                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016982                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.016982                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016982                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.016982                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016982                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        44393                       # number of writebacks
system.cpu0.icache.writebacks::total            44393                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       481                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      99     45.62%     45.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.46%     46.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.92%     47.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    115     53.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 217                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       99     49.75%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.50%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      1.01%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  199                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               935069500     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.03%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7603000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           943007000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.843478                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917051                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.41%      0.41% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      4.98%      5.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.83%      6.22% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  191     79.25%     85.48% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.83%     86.31% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.41%     86.72% # number of callpals executed
system.cpu1.kern.callpal::rti                      23      9.54%     96.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      3.32%     99.59% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.41%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   241                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.677419                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.763636                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          49181500     10.46%     10.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           179490000     38.19%     48.65% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     51.35%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5066                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          455.951077                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             169417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5066                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            33.441966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   455.951077                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.890529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           346145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          346145                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        97015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          97015                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        67431                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         67431                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       164446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          164446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       164446                       # number of overall hits
system.cpu1.dcache.overall_hits::total         164446                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2826                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2826                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2469                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           33                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5295                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5295                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        99841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        99841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        69900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       169741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       169741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       169741                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       169741                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028305                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035322                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.211429                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.211429                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.094286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.094286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.031195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.031195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031195                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3158                       # number of writebacks
system.cpu1.dcache.writebacks::total             3158                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2394                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.960647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             408617                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2394                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           170.683793                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.960647                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999923                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           924515                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          924515                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       458665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         458665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       458665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          458665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       458665                       # number of overall hits
system.cpu1.icache.overall_hits::total         458665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2395                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2395                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2395                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2395                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2395                       # number of overall misses
system.cpu1.icache.overall_misses::total         2395                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       461060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       461060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       461060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       461060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       461060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       461060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005195                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005195                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005195                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005195                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2394                       # number of writebacks
system.cpu1.icache.writebacks::total             2394                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1146                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1146                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26232                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26232                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1615200                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     30857                       # number of replacements
system.l2.tags.tagsinuse                  3997.958009                       # Cycle average of tags in use
system.l2.tags.total_refs                      101424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.286904                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1570.050785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.470388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.186344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.984454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1498.273678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   676.888939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   126.267478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   120.835942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.383313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.365789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.165256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.030827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.029501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1302028                       # Number of tag accesses
system.l2.tags.data_accesses                  1302028                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        22904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22904                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        39107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            39107                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   85                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2842                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        35716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36775                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        13486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14762                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        35716                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        16102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1059                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1502                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        35716                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        16102                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1059                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1502                       # number of overall hits
system.l2.overall_hits::total                   54379                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        10393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12513                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         8677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10013                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         5004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6522                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         8677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15397                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1336                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3638                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29048                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8677                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15397                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1336                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3638                       # number of overall misses
system.l2.overall_misses::total                 29048                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        22904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        39107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        39107                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              108                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        13009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        44393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          46788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        18490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        44393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        31499                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83427                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        44393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        31499                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83427                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.228571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.205479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.212963                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.798908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.903666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.814914                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.195459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.557829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.214008                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.270633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.543307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.306427                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.195459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.488809                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.557829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.707782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348185                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.195459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.488809                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.557829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.707782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348185                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15049                       # number of writebacks
system.l2.writebacks::total                     15049                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1080                       # Transaction distribution
system.membus.trans_dist::ReadResp              17681                       # Transaction distribution
system.membus.trans_dist::WriteReq               1080                       # Transaction distribution
system.membus.trans_dist::WriteResp              1080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40201                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12787                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              113                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              58                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12504                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        90443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 166031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2820352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2825296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4439248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            109643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  109643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              109643                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              441804                       # DTB read hits
system.switch_cpus0.dtb.read_misses               872                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          126101                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             315549                       # DTB write hits
system.switch_cpus0.dtb.write_misses              267                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          75091                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              757353                       # DTB hits
system.switch_cpus0.dtb.data_misses              1139                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          201192                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1000082                       # ITB hits
system.switch_cpus0.itb.fetch_misses              549                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1000631                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3254970                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2612933                       # Number of instructions committed
system.switch_cpus0.committedOps              2612933                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2395175                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        174835                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              93142                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       222893                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2395175                       # number of integer instructions
system.switch_cpus0.num_fp_insts               174835                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3493422                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1765716                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       117541                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       116035                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               761154                       # number of memory refs
system.switch_cpus0.num_load_insts             444739                       # Number of load instructions
system.switch_cpus0.num_store_insts            316415                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      640329.072596                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2614640.927404                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.803277                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.196723                       # Percentage of idle cycles
system.switch_cpus0.Branches                   334633                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       108454      4.15%      4.15% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1580680     60.47%     64.62% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4680      0.18%     64.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd          57902      2.21%     67.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            169      0.01%     67.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          33644      1.29%     68.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult           460      0.02%     68.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          11161      0.43%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          459391     17.57%     86.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         317024     12.13%     98.45% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         40531      1.55%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2614096                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              100079                       # DTB read hits
system.switch_cpus1.dtb.read_misses               106                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           78667                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              70237                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          46846                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              170316                       # DTB hits
system.switch_cpus1.dtb.data_misses               124                       # DTB misses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          125513                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             362114                       # ITB hits
system.switch_cpus1.itb.fetch_misses              102                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         362216                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1886017                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             460925                       # Number of instructions committed
system.switch_cpus1.committedOps               460925                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       447223                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           474                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              12280                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        49603                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              447223                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  474                       # number of float instructions
system.switch_cpus1.num_int_register_reads       611111                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       321015                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               170603                       # number of memory refs
system.switch_cpus1.num_load_insts             100297                       # Number of load instructions
system.switch_cpus1.num_store_insts             70306                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1618798.997689                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      267218.002311                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.141684                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.858316                       # Percentage of idle cycles
system.switch_cpus1.Branches                    65372                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9336      2.02%      2.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           277124     60.11%     62.13% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             151      0.03%     62.16% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.01%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          100803     21.86%     84.04% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          70588     15.31%     99.35% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3010      0.65%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            461060                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       167262                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        83620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3641                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          275                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1080                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             69413                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1080                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        39107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11383                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             169                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15375                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         46788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       125967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        97455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                245588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5220736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3294704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       276544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       538976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9330960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           81293                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           250715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 226675     90.41%     90.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23755      9.47%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    285      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             250715                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.759245                       # Number of seconds simulated
sim_ticks                                2759244526000                       # Number of ticks simulated
final_tick                               5020880522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2839212                       # Simulator instruction rate (inst/s)
host_op_rate                                  2839212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              863572874                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755880                       # Number of bytes of host memory used
host_seconds                                  3195.15                       # Real time elapsed on the host
sim_insts                                  9071706962                       # Number of instructions simulated
sim_ops                                    9071706962                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst    117783232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    152001664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst    125496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    146467776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          541753664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst    117783232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst    125496960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     243280192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     69749248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69749248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst      1840363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2375026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst      1960890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2288559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8464901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1089832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1089832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     42686768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     55088146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     45482363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     53082565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             196341302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     42686768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     45482363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88169131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25278386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25278386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25278386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     42686768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     55088146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     45482363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     53082565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            221619688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1000                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    538968                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   15469     25.88%     25.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     32      0.05%     25.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2826      4.73%     30.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     86      0.14%     30.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  41348     69.19%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               59761                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    15430     45.76%     45.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      32      0.09%     45.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2826      8.38%     54.23% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      86      0.26%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   15348     45.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                33722                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2755566911000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2288000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              138474000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12097500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3193393500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2758913164000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997479                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.371191                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.564281                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8     11.43%     11.43% # number of syscalls executed
system.cpu0.kern.syscall::3                        30     42.86%     54.29% # number of syscalls executed
system.cpu0.kern.syscall::4                         5      7.14%     61.43% # number of syscalls executed
system.cpu0.kern.syscall::17                        9     12.86%     74.29% # number of syscalls executed
system.cpu0.kern.syscall::71                       15     21.43%     95.71% # number of syscalls executed
system.cpu0.kern.syscall::74                        3      4.29%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    70                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   37      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  184      0.29%      0.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.35% # number of callpals executed
system.cpu0.kern.callpal::swpipl                52626     81.98%     82.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5840      9.10%     91.42% # number of callpals executed
system.cpu0.kern.callpal::rti                    4191      6.53%     97.95% # number of callpals executed
system.cpu0.kern.callpal::callsys                 181      0.28%     98.23% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     98.23% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1136      1.77%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 64197                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4376                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3468                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3469                      
system.cpu0.kern.mode_good::user                 3468                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.792733                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.884370                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      574061633000     20.81%     20.81% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2184848662500     79.19%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     184                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          4571641                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.842446                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          933539930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4571641                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           204.202371                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.842446                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1880776561                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1880776561                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    797123562                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      797123562                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    136337358                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     136337358                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        26337                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        26337                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        34972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        34972                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    933460920                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       933460920                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    933460920                       # number of overall hits
system.cpu0.dcache.overall_hits::total      933460920                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3792270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3792270                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       776294                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       776294                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         9548                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9548                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          889                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          889                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4568564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4568564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4568564                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4568564                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    800915832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    800915832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    137113652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    137113652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        35885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        35861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        35861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    938029484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    938029484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    938029484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    938029484                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004735                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004735                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005662                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.266072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.266072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.024790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004870                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1446901                       # number of writebacks
system.cpu0.dcache.writebacks::total          1446901                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         11415979                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         4370189843                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         11415979                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           382.813409                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8774867967                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8774867967                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   4370310015                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     4370310015                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   4370310015                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      4370310015                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   4370310015                       # number of overall hits
system.cpu0.icache.overall_hits::total     4370310015                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     11415979                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     11415979                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     11415979                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      11415979                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     11415979                       # number of overall misses
system.cpu0.icache.overall_misses::total     11415979                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   4381725994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   4381725994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   4381725994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   4381725994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   4381725994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   4381725994                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002605                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002605                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002605                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002605                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002605                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002605                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     11415979                       # number of writebacks
system.cpu0.icache.writebacks::total         11415979                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     509                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    495892                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   14273     27.90%     27.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2826      5.52%     33.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     37      0.07%     33.50% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  34023     66.50%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               51159                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    14234     45.46%     45.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2826      9.02%     54.48% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      37      0.12%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   14217     45.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                31314                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2758126308500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              138474000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6124000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1860336500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2760131243000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997268                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.417864                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.612092                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         7     17.07%     17.07% # number of syscalls executed
system.cpu1.kern.syscall::3                        18     43.90%     60.98% # number of syscalls executed
system.cpu1.kern.syscall::4                         9     21.95%     82.93% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      7.32%     90.24% # number of syscalls executed
system.cpu1.kern.syscall::71                        4      9.76%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    41                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   86      0.16%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  100      0.18%      0.34% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.34% # number of callpals executed
system.cpu1.kern.callpal::swpipl                44446     80.77%     81.11% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5808     10.55%     91.66% # number of callpals executed
system.cpu1.kern.callpal::rti                    3850      7.00%     98.66% # number of callpals executed
system.cpu1.kern.callpal::callsys                 104      0.19%     98.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     98.85% # number of callpals executed
system.cpu1.kern.callpal::rdunique                634      1.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 55030                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3444                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3311                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                505                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               3322                      
system.cpu1.kern.mode_good::user                 3311                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.964576                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.021782                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.915152                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3858022000      0.14%      0.14% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2286237656500     82.82%     82.96% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        470519654500     17.04%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     100                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          4039875                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.705656                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          979973628                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4039875                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           242.575235                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.705656                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.993566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          509                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1972075511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1972075511                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    821085250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      821085250                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    158846399                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     158846399                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16044                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16044                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20175                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20175                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    979931649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       979931649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    979931649                       # number of overall hits
system.cpu1.dcache.overall_hits::total      979931649                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3433147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3433147                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       608297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       608297                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5045                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5045                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          893                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          893                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      4041444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4041444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      4041444                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4041444                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    824518397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    824518397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    159454696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    159454696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        21068                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        21068                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    983973093                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    983973093                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    983973093                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    983973093                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004164                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003815                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003815                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.239224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042387                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042387                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004107                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1113270                       # number of writebacks
system.cpu1.dcache.writebacks::total          1113270                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         13709696                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         4567114220                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         13709696                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           333.130233                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9175270214                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9175270214                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   4567070563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     4567070563                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   4567070563                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      4567070563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   4567070563                       # number of overall hits
system.cpu1.icache.overall_hits::total     4567070563                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     13709696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     13709696                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     13709696                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      13709696                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     13709696                       # number of overall misses
system.cpu1.icache.overall_misses::total     13709696                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   4580780259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   4580780259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   4580780259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   4580780259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   4580780259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   4580780259                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002993                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002993                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002993                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002993                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002993                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002993                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     13709696                       # number of writebacks
system.cpu1.icache.writebacks::total         13709696                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2965504                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        363                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  777                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 777                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53074                       # Transaction distribution
system.iobus.trans_dist::WriteResp              53074                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        11988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  107702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        47952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        49506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2970376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2970376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3019882                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                46497                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46497                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               418473                       # Number of tag accesses
system.iocache.tags.data_accesses              418473                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        46336                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        46336                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46352                       # number of writebacks
system.iocache.writebacks::total                46352                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9012648                       # number of replacements
system.l2.tags.tagsinuse                  4046.933762                       # Cycle average of tags in use
system.l2.tags.total_refs                    51707027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9012648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.737163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      518.463423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.005286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.024638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.000726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   971.241047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   791.129236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   985.561908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   780.507498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.126578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.237119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.193147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.240616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.190554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988021                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1862                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.961426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 513705455                       # Number of tag accesses
system.l2.tags.data_accesses                513705455                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2560171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2560171                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20955749                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20955749                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1615                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1722                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 96                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       425472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       320095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                745567                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      9575354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst     11748806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21324160                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1770554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1431619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3202173                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      9575354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2196026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst     11748806                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1751714                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25271900                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      9575354                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2196026                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst     11748806                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1751714                       # number of overall hits
system.l2.overall_hits::total                25271900                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1209                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1396                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       346545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       286537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              633082                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst      1840625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst      1960890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3801515                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      2028570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      2002064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4030634                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst      1840625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2375115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst      1960890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2288601                       # number of demand (read+write) misses
system.l2.demand_misses::total                8465231                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst      1840625                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2375115                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst      1960890                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2288601                       # number of overall misses
system.l2.overall_misses::total               8465231                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2560171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2560171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20955749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20955749                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2824                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          294                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3118                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            209                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       772017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       606632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1378649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst     11415979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst     13709696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25125675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3799124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3433683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7232807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst     11415979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4571141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst     13709696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      4040315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33737131                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst     11415979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4571141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst     13709696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      4040315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33737131                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.428116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.636054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.447723                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.603175                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.445783                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.540670                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.448883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.472341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459205                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.161232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.143029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151300                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.533957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.583066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557271                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.161232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.519589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.143029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.566441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250917                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.161232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.519589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.143029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.566441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250917                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1043480                       # number of writebacks
system.l2.writebacks::total                   1043480                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp            7832926                       # Transaction distribution
system.membus.trans_dist::WriteReq               6738                       # Transaction distribution
system.membus.trans_dist::WriteResp              6738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1089832                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7047489                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3814                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1686                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1556                       # Transaction distribution
system.membus.trans_dist::ReadExReq            633488                       # Transaction distribution
system.membus.trans_dist::ReadExResp           633035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7832310                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         46336                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        46336                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       139393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       139393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        14708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25028799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25043507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25182900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2976832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2976832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        49506                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    608554496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    608604002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               611580834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16662678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                16662678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16662678                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           800908649                       # DTB read hits
system.switch_cpus0.dtb.read_misses            333373                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       799156522                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          137153914                       # DTB write hits
system.switch_cpus0.dtb.write_misses            20506                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      135030790                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           938062563                       # DTB hits
system.switch_cpus0.dtb.data_misses            353879                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       934187312                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         4370355564                       # ITB hits
system.switch_cpus0.itb.fetch_misses           117937                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     4370473501                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              5517827377                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         4381372104                       # Number of instructions committed
system.switch_cpus0.committedOps           4381372104                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   4170439923                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1281845                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            6358446                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     51663067                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          4170439923                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1281845                       # number of float instructions
system.switch_cpus0.num_int_register_reads   6809314738                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   3960406068                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        62549                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        62430                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            938463614                       # number of memory refs
system.switch_cpus0.num_load_insts          801285682                       # Number of load instructions
system.switch_cpus0.num_store_insts         137177932                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1136509831.962830                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4381317545.037170                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.794029                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.205971                       # Percentage of idle cycles
system.switch_cpus0.Branches                 62278218                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    206473380      4.71%      4.71% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       3211285189     73.29%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        19798219      0.45%     78.45% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        1207739      0.03%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              6      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           4914      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            20      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           1646      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       801351809     18.29%     96.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      137185536      3.13%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       4417536      0.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        4381725994                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           824498382                       # DTB read hits
system.switch_cpus1.dtb.read_misses            319669                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       823411399                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          159479392                       # DTB write hits
system.switch_cpus1.dtb.write_misses            18994                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      157871764                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           983977774                       # DTB hits
system.switch_cpus1.dtb.data_misses            338663                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       981283163                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         4573068574                       # ITB hits
system.switch_cpus1.itb.fetch_misses            99331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     4573167905                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              5520274571                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         4580441591                       # Number of instructions committed
system.switch_cpus1.committedOps           4580441591                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   4354383244                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       1274556                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            8501513                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     58356830                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          4354383244                       # number of integer instructions
system.switch_cpus1.num_fp_insts              1274556                       # number of float instructions
system.switch_cpus1.num_int_register_reads   7078839771                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   4114357815                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        54081                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        53990                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            984360819                       # number of memory refs
system.switch_cpus1.num_load_insts          824859179                       # Number of load instructions
system.switch_cpus1.num_store_insts         159501640                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      937913337.722383                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      4582361233.277617                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.830097                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.169903                       # Percentage of idle cycles
system.switch_cpus1.Branches                 71948677                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    220885508      4.82%      4.82% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       3346935371     73.06%     77.89% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        23209472      0.51%     78.39% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        1212554      0.03%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              4      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           3402      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            24      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           1150      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.42% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       824896078     18.01%     96.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      159502959      3.48%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4133737      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        4580780259                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     67489249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     33744686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      4571661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1740664                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1642258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        98406                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          32366301                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6738                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2560171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20955749                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5657460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5489                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1379102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1379102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25125675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7240010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     32164096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13541786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     39043003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11943319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              96692204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1327879488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    385369922                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1621331648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    330153696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3664734754                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9105643                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         76602245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65718215     85.79%     85.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10785264     14.08%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98760      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76602245                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001200                       # Number of seconds simulated
sim_ticks                                  1200436500                       # Number of ticks simulated
final_tick                               5022080958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             8427613161                       # Simulator instruction rate (inst/s)
host_op_rate                               8427520953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1114857858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756904                       # Number of bytes of host memory used
host_seconds                                     1.08                       # Real time elapsed on the host
sim_insts                                  9074337686                       # Number of instructions simulated
sim_ops                                    9074337686                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       147392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       689024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       241408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       527680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1605504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       147392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        388800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       684928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          684928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         8245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    122782005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    573977882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    201100183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    439573438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1337433509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    122782005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    201100183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        323882188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       570565790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570565790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       570565790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    122782005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    573977882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    201100183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    439573438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1907999299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2979                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     764     45.23%     45.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    136      8.05%     53.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.06%     53.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     53.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    787     46.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1689                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      762     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     136      8.19%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.06%     54.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     54.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     761     45.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1661                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1443832500     94.27%     94.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10200000      0.67%     94.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     94.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     94.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               77414000      5.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1531607500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997382                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.966963                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983422                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  107      6.30%      6.36% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.24%      6.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1247     73.40%     79.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.47%     80.46% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     80.52% # number of callpals executed
system.cpu0.kern.callpal::rti                     304     17.89%     98.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                  24      1.41%     99.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1699                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              410                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                163                      
system.cpu0.kern.mode_good::user                  164                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.397561                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.569686                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1450788000     94.55%     94.55% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            83688000      5.45%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            15102                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          493.720510                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             257100                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15614                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.465992                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   493.720510                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.964298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.964298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           547220                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          547220                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       132689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         132689                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       112708                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        112708                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2574                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2574                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       245397                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          245397                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       245397                       # number of overall hits
system.cpu0.dcache.overall_hits::total         245397                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7553                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7672                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7672                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           27                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15225                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15225                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15225                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15225                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       140242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       140242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       120380                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       120380                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       260622                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       260622                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       260622                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       260622                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.053857                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.053857                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.063732                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.063732                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.058178                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058178                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.010425                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.010425                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.058418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.058418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058418                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9804                       # number of writebacks
system.cpu0.dcache.writebacks::total             9804                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5701                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.960889                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             944994                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6212                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           152.123954                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.960889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999924                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1550344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1550344                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       766619                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         766619                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       766619                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          766619                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       766619                       # number of overall hits
system.cpu0.icache.overall_hits::total         766619                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         5702                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5702                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         5702                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5702                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         5702                       # number of overall misses
system.cpu0.icache.overall_misses::total         5702                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       772321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       772321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       772321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       772321                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       772321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       772321                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007383                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007383                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007383                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007383                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007383                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007383                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         5701                       # number of writebacks
system.cpu0.icache.writebacks::total             5701                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6185                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2392     49.35%     49.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.02%     49.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     49.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2453     50.61%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4847                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2392     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2391     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4785                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               533320500     53.39%     53.39% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     53.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 173500      0.02%     53.41% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              465332000     46.59%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           998875000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.974725                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.987209                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.56%      2.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      2.56%      5.13% # number of syscalls executed
system.cpu1.kern.syscall::4                         7     17.95%     23.08% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      5.13%     28.21% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.56%     30.77% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      2.56%     35.90% # number of syscalls executed
system.cpu1.kern.syscall::73                       25     64.10%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    39                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   42      0.83%      0.85% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.04%      0.89% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4779     94.37%     95.26% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.08%     95.34% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     95.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      66      1.30%     96.66% # number of callpals executed
system.cpu1.kern.callpal::callsys                  49      0.97%     97.63% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.10%     97.73% # number of callpals executed
system.cpu1.kern.callpal::rdunique                115      2.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5064                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              107                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 64                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 65                      
system.cpu1.kern.mode_good::user                   64                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.607477                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751445                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         812862500     86.87%     86.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           122841500     13.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      42                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            16212                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          494.007917                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             480616                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16576                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.994691                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   494.007917                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.964859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1005237                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1005237                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       302897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         302897                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       162432                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        162432                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6080                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6080                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       465329                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          465329                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       465329                       # number of overall hits
system.cpu1.dcache.overall_hits::total         465329                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4729                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4729                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          593                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          593                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15809                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15809                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       313977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       313977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       167161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       167161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         6673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         6668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       481138                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       481138                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       481138                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       481138                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035289                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035289                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.028290                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028290                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.088866                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.088866                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.005999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032858                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11001                       # number of writebacks
system.cpu1.dcache.writebacks::total            11001                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8078                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.972864                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1901814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8590                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           221.398603                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.972864                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999947                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3727995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3727995                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1851873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1851873                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1851873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1851873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1851873                       # number of overall hits
system.cpu1.icache.overall_hits::total        1851873                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8083                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8083                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8083                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8083                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8083                       # number of overall misses
system.cpu1.icache.overall_misses::total         8083                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1859956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1859956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1859956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1859956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1859956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1859956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004346                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004346                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004346                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004346                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004346                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8078                       # number of writebacks
system.cpu1.icache.writebacks::total             8078                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  816                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 816                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 558                       # Transaction distribution
system.iobus.trans_dist::WriteResp                558                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3320                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26731                       # number of replacements
system.l2.tags.tagsinuse                  4011.758090                       # Cycle average of tags in use
system.l2.tags.total_refs                       54638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.777481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1239.281783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   224.584005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   309.381017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   823.446002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1415.065283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.302559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.054830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.075532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.201037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.345475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    737915                       # Number of tag accesses
system.l2.tags.data_accesses                   737915                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20805                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20805                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11917                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11917                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3057                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         4311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7709                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         3519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         5765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9284                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         4311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         7896                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20050                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3398                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4445                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         4311                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         7896                       # number of overall hits
system.l2.overall_hits::total                   20050                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9149                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6075                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         4084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9868                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10771                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3772                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8246                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25092                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2303                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10771                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3772                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8246                       # number of overall misses
system.l2.overall_misses::total                 25092                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        20805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11917                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              117                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         4593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         5701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         8083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         7603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        11549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         5701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         8083                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        16142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45142                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         5701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         8083                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        16142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45142                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.418803                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.878366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.536033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.749549                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.403964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.466658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.440728                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.537156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.500823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.515246                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.403964                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.707873                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.466658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.510841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.555846                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.403964                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.707873                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.466658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.510841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.555846                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10702                       # number of writebacks
system.l2.writebacks::total                     10702                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 816                       # Transaction distribution
system.membus.trans_dist::ReadResp              16759                       # Transaction distribution
system.membus.trans_dist::WriteReq                558                       # Transaction distribution
system.membus.trans_dist::WriteResp               558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10702                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12995                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              115                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             65                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              64                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9161                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        74131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2293752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2293752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             50355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50355                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              142527                       # DTB read hits
system.switch_cpus0.dtb.read_misses               695                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           35870                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             123501                       # DTB write hits
system.switch_cpus0.dtb.write_misses              144                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              266028                       # DTB hits
system.switch_cpus0.dtb.data_misses               839                       # DTB misses
system.switch_cpus0.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           52261                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             204532                       # ITB hits
system.switch_cpus0.itb.fetch_misses              277                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         204809                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3063553                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             771456                       # Number of instructions committed
system.switch_cpus0.committedOps               771456                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       742091                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3712                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              28174                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        74570                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              742091                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3712                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1023874                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       532155                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               268481                       # number of memory refs
system.switch_cpus0.num_load_insts             144498                       # Number of load instructions
system.switch_cpus0.num_store_insts            123983                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      2077713.039481                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      985839.960519                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.321796                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.678204                       # Percentage of idle cycles
system.switch_cpus0.Branches                   108992                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        13303      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           461461     59.75%     61.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             784      0.10%     61.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1189      0.15%     61.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            230      0.03%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          150813     19.53%     81.28% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         124055     16.06%     97.35% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         20486      2.65%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            772321                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              320101                       # DTB read hits
system.switch_cpus1.dtb.read_misses               634                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43064                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             173773                       # DTB write hits
system.switch_cpus1.dtb.write_misses               42                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          24123                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              493874                       # DTB hits
system.switch_cpus1.dtb.data_misses               676                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           67187                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             280675                       # ITB hits
system.switch_cpus1.itb.fetch_misses              431                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         281106                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1986176                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1859268                       # Number of instructions committed
system.switch_cpus1.committedOps              1859268                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1806199                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1149                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              51410                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       174302                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1806199                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1149                       # number of float instructions
system.switch_cpus1.num_int_register_reads      2524829                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1441954                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               495240                       # number of memory refs
system.switch_cpus1.num_load_insts             321284                       # Number of load instructions
system.switch_cpus1.num_store_insts            173956                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      447129.985963                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1539046.014037                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.774879                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.225121                       # Percentage of idle cycles
system.switch_cpus1.Branches                   239170                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        23031      1.24%      1.24% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1294593     69.60%     70.84% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6146      0.33%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            217      0.01%     71.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             14      0.00%     71.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             31      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            33      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             28      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          332022     17.85%     89.04% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         174244      9.37%     98.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         29597      1.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1859956                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        90731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3229                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2956                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          273                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                816                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             33986                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               558                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11917                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9354                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             177                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        48261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        23411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        48352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                136100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       663936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1611868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       980992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1745948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5002744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26731                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           118836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087187                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.290487                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108759     91.52%     91.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9794      8.24%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    282      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             118836                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
