// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Sun Sep 24 18:29:14 2017
// Host        : egk-pc running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_jtag_axi_0_0/DemoInterconnect_jtag_axi_0_0_sim_netlist.v
// Design      : DemoInterconnect_jtag_axi_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tfgg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "DemoInterconnect_jtag_axi_0_0,jtag_axi_v1_2_1_jtag_axi,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "jtag_axi_v1_2_1_jtag_axi,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module DemoInterconnect_jtag_axi_0_0
   (aclk,
    aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 signal_clock CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 signal_reset RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [16:0]NLW_U0_sl_oport0_UNCONNECTED;

  (* AXI_64BIT_ADDR = "0" *) 
  (* FAMILY = "artix7" *) 
  (* GC_XSDB_S_IPORT_WIDTH = "37" *) 
  (* GC_XSDB_S_OPORT_WIDTH = "17" *) 
  (* M_AXI_ADDR_WIDTH = "32" *) 
  (* M_AXI_DATA_WIDTH = "32" *) 
  (* M_AXI_ID_WIDTH = "1" *) 
  (* M_HAS_BURST = "1" *) 
  (* PROTOCOL = "0" *) 
  (* RD_CMDFIFO_DATA_WIDTH = "64" *) 
  (* RD_TXN_QUEUE_LENGTH = "1" *) 
  (* WR_CMDFIFO_DATA_WIDTH = "64" *) 
  (* WR_TXN_QUEUE_LENGTH = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_jtag_axi U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .sl_iport0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sl_oport0(NLW_U0_sl_oport0_UNCONNECTED[16:0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr__parameterized1
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width__parameterized0
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_width__parameterized1
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,\gc0.count_d1_reg[7] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(s_dclk_o),
        .CLKBWRCLK(aclk),
        .DIADI(\rx_fifo_data_o_reg[31] [15:0]),
        .DIBDI(\rx_fifo_data_o_reg[31] [31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_rd_en_i),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [14:4]doutb;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_dclk_o),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI(\tx_fifo_dataout_reg[63] [31:0]),
        .DIBDI(\tx_fifo_dataout_reg[63] [63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({D[21:5],doutb[14:12],D[4],doutb[10:4],D[3:0]}),
        .DOBDO(D[53:22]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(fifo_rst_ff3_reg),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_dclk_o),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI(\tx_fifo_dataout_reg[63] [31:0]),
        .DIBDI(\tx_fifo_dataout_reg[63] [63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D[31:0]),
        .DOBDO(D[63:32]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
  LUT3 #(
    .INIT(8'h2F)) 
    \Q_reg[7]_i_1 
       (.I0(fifo_rst_ff3),
        .I1(fifo_rst_ff4),
        .I2(aresetn),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top__parameterized0
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top__parameterized1
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5__parameterized1
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5__parameterized3
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth
   (D,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] );
  output [31:0]D;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth__parameterized0
   (D,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] );
  output [53:0]D;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;

  wire [53:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5_synth__parameterized1
   (D,
    SR,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn);
  output [63:0]D;
  output [0:0]SR;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;

  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module DemoInterconnect_jtag_axi_0_0_clk_x_pntrs
   (ram_empty_fb_i_reg,
    Q,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    ram_full_i_reg,
    \gc0.count_d1_reg[7] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gc0.count_reg[4] ,
    \gic0.gc0.count_d2_reg[7] ,
    s_dclk_o,
    AR,
    aclk,
    fifo_rst_ff3_reg);
  output ram_empty_fb_i_reg;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  output [7:0]ram_full_i_reg;
  input [7:0]\gc0.count_d1_reg[7] ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [3:0]\gc0.count_reg[4] ;
  input [7:0]\gic0.gc0.count_d2_reg[7] ;
  input s_dclk_o;
  input [0:0]AR;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [0:0]AR;
  wire [3:0]Q;
  wire aclk;
  wire [6:0]bin2gray;
  wire fifo_rst_ff3_reg;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [3:0]\gc0.count_reg[4] ;
  wire [7:0]\gic0.gc0.count_d2_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [5:0]gray2bin;
  wire p_0_out;
  wire [4:1]p_22_out;
  wire [7:0]p_3_out;
  wire [7:0]p_4_out;
  wire [7:7]p_5_out;
  wire [7:7]p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_4__0_n_0;
  wire ram_empty_i_i_5__0_n_0;
  wire [7:0]ram_full_i_reg;
  wire [7:0]rd_pntr_gc;
  wire s_dclk_o;
  wire [7:0]wr_pntr_gc;

  DemoInterconnect_jtag_axi_0_0_synchronizer_ff \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_2 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_3 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] ({p_0_out,gray2bin}),
        .out(p_5_out));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_4 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[6] ({\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 }),
        .out(p_6_out),
        .s_dclk_o(s_dclk_o));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(ram_full_i_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[7] [0]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[7] [1]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[7] [2]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[7] [3]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[7] [4]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[7] [5]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[7] [6]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gc0.count_d1_reg[7] [7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[3]),
        .Q(p_22_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[4]),
        .Q(p_22_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin[5]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(p_0_out),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(p_5_out),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [0]),
        .I1(\gic0.gc0.count_d2_reg[7] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [1]),
        .I1(\gic0.gc0.count_d2_reg[7] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [2]),
        .I1(\gic0.gc0.count_d2_reg[7] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [3]),
        .I1(\gic0.gc0.count_d2_reg[7] [4]),
        .O(bin2gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [4]),
        .I1(\gic0.gc0.count_d2_reg[7] [5]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [5]),
        .I1(\gic0.gc0.count_d2_reg[7] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [6]),
        .I1(\gic0.gc0.count_d2_reg[7] [7]),
        .O(bin2gray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7] [7]),
        .Q(wr_pntr_gc[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_10__0
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[4] [0]),
        .O(ram_empty_fb_i_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[7] [6]),
        .I3(Q[3]),
        .I4(\gc0.count_d1_reg[7] [7]),
        .I5(\gpregsm1.curr_fwft_state_reg[1] ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_2__0
       (.I0(ram_empty_i_i_4__0_n_0),
        .I1(Q[1]),
        .I2(\gc0.count_d1_reg[7] [5]),
        .I3(p_22_out[4]),
        .I4(\gc0.count_d1_reg[7] [4]),
        .I5(ram_empty_i_i_5__0_n_0),
        .O(ram_empty_i_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4__0
       (.I0(p_22_out[3]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_d1_reg[7] [2]),
        .O(ram_empty_i_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_5__0
       (.I0(p_22_out[1]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[7] [0]),
        .O(ram_empty_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_9__0
       (.I0(p_22_out[4]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[4] [2]),
        .O(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module DemoInterconnect_jtag_axi_0_0_clk_x_pntrs_5
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    RD_PNTR_WR,
    Q,
    \gc0.count_reg[7] ,
    \gic0.gc0.count_d2_reg[7] ,
    aclk,
    fifo_rst_ff3_reg,
    s_dclk_o,
    AR);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [7:0]RD_PNTR_WR;
  input [7:0]Q;
  input [7:0]\gc0.count_reg[7] ;
  input [7:0]\gic0.gc0.count_d2_reg[7] ;
  input aclk;
  input fifo_rst_ff3_reg;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire aclk;
  wire [6:0]bin2gray;
  wire fifo_rst_ff3_reg;
  wire [7:0]\gc0.count_reg[7] ;
  wire [7:0]\gic0.gc0.count_d2_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire [5:0]gray2bin;
  wire p_0_out;
  wire [7:0]p_22_out;
  wire [7:0]p_3_out;
  wire [7:0]p_4_out;
  wire [7:7]p_5_out;
  wire [7:7]p_6_out;
  wire ram_empty_i_i_10_n_0;
  wire ram_empty_i_i_11_n_0;
  wire ram_empty_i_i_4_n_0;
  wire ram_empty_i_i_5_n_0;
  wire ram_empty_i_i_6_n_0;
  wire ram_empty_i_i_7_n_0;
  wire ram_empty_i_i_8_n_0;
  wire ram_empty_i_i_9_n_0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [7:0]rd_pntr_gc;
  wire s_dclk_o;
  wire [7:0]wr_pntr_gc;

  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_13 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.AR(AR),
        .D(p_3_out),
        .Q(wr_pntr_gc),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_14 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q(rd_pntr_gc),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_15 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.AR(AR),
        .D(p_3_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] ({p_0_out,gray2bin}),
        .out(p_5_out),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff_16 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(p_4_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_bin_reg[6] ({\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 }),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(p_6_out),
        .Q(RD_PNTR_WR[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[0]),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[3]),
        .Q(p_22_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[4]),
        .Q(p_22_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(gray2bin[5]),
        .Q(p_22_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_out),
        .Q(p_22_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(p_5_out),
        .Q(p_22_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [0]),
        .I1(\gic0.gc0.count_d2_reg[7] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [1]),
        .I1(\gic0.gc0.count_d2_reg[7] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [2]),
        .I1(\gic0.gc0.count_d2_reg[7] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [3]),
        .I1(\gic0.gc0.count_d2_reg[7] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [4]),
        .I1(\gic0.gc0.count_d2_reg[7] [5]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [5]),
        .I1(\gic0.gc0.count_d2_reg[7] [6]),
        .O(bin2gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [6]),
        .I1(\gic0.gc0.count_d2_reg[7] [7]),
        .O(bin2gray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gic0.gc0.count_d2_reg[7] [7]),
        .Q(wr_pntr_gc[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_10
       (.I0(p_22_out[2]),
        .I1(Q[2]),
        .I2(p_22_out[3]),
        .I3(Q[3]),
        .O(ram_empty_i_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_11
       (.I0(p_22_out[0]),
        .I1(Q[0]),
        .I2(p_22_out[1]),
        .I3(Q[1]),
        .O(ram_empty_i_i_11_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_empty_i_i_2
       (.I0(ram_empty_i_i_4_n_0),
        .I1(ram_empty_i_i_5_n_0),
        .I2(ram_empty_i_i_6_n_0),
        .I3(ram_empty_i_i_7_n_0),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_empty_i_i_3
       (.I0(ram_empty_i_i_8_n_0),
        .I1(ram_empty_i_i_9_n_0),
        .I2(ram_empty_i_i_10_n_0),
        .I3(ram_empty_i_i_11_n_0),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(p_22_out[7]),
        .I1(\gc0.count_reg[7] [7]),
        .I2(p_22_out[6]),
        .I3(\gc0.count_reg[7] [6]),
        .O(ram_empty_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_5
       (.I0(p_22_out[4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(p_22_out[5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_6
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_7
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_i_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_8
       (.I0(p_22_out[7]),
        .I1(Q[7]),
        .I2(p_22_out[6]),
        .I3(Q[6]),
        .O(ram_empty_i_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_9
       (.I0(p_22_out[4]),
        .I1(Q[4]),
        .I2(p_22_out[5]),
        .I3(Q[5]),
        .O(ram_empty_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module DemoInterconnect_jtag_axi_0_0_clk_x_pntrs__parameterized0
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    D,
    \gc0.count_d1_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ,
    \gic0.gc0.count_d2_reg[3] ,
    s_dclk_o,
    AR,
    aclk,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[2] );
  output [3:0]out;
  output ram_empty_fb_i_reg;
  output [3:0]Q;
  output [3:0]ram_full_i_reg;
  input [0:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input s_dclk_o;
  input [0:0]AR;
  input aclk;
  input fifo_rst_ff3_reg;
  input [2:0]\gc0.count_d1_reg[2] ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [3:0]Q;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire aclk;
  wire [2:0]bin2gray;
  wire fifo_rst_ff3_reg;
  wire [2:0]\gc0.count_d1_reg[2] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  wire [1:1]gray2bin;
  wire [3:0]out;
  wire p_0_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__1_n_0;
  wire [3:0]ram_full_i_reg;
  wire [3:0]rd_pntr_gc;
  wire s_dclk_o;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[3]_0 (p_3_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .out(out));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .out(p_6_out),
        .s_dclk_o(s_dclk_o));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out[3]),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gc0.count_d1_reg[2] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gc0.count_d1_reg[2] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gc0.count_d1_reg[2] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gc0.count_d1_reg[3] [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(gray2bin),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(p_0_out),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(out[3]),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__1
       (.I0(ram_empty_i_i_2__1_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc0.count_d1_reg[3] [3]),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[0]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2__1
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_2__1_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module DemoInterconnect_jtag_axi_0_0_clk_x_pntrs__parameterized1
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ,
    \gic0.gc0.count_d2_reg[3] ,
    s_dclk_o,
    xsdb_rst_reg,
    aclk,
    AR,
    D,
    \Q_reg_reg[1] );
  output [3:0]out;
  output ram_empty_fb_i_reg;
  output [3:0]Q;
  output [3:0]ram_full_i_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;
  input aclk;
  input [0:0]AR;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [0:0]AR;
  wire [2:0]D;
  wire [3:0]Q;
  wire [0:0]\Q_reg_reg[1] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire aclk;
  wire [2:0]bin2gray;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire [3:0]out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__2_n_0;
  wire [3:0]ram_full_i_reg;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized4 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.AR(AR),
        .D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .aclk(aclk));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized5 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized6 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .aclk(aclk),
        .out(out));
  DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized7 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .out(p_6_out),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(p_6_out[3]),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gc0.count_d1_reg[3] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__0/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(out[3]),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__2
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc0.count_d1_reg[3] [3]),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[0]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2__2
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_2__2_n_0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module DemoInterconnect_jtag_axi_0_0_dmem
   (D,
    \gpregsm1.curr_fwft_state_reg[1] ,
    aclk,
    s_dclk_o,
    \tx_fifo_dataout_reg[31] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[5] ,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_fb_i_reg_0,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [31:0]D;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input aclk;
  input s_dclk_o;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input ram_full_fb_i_reg;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]Q;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_fb_i_reg_0;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [31:0]D;
  wire [5:0]Q;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_30_n_0;
  wire RAM_reg_0_63_31_31_n_0;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_30_n_0;
  wire RAM_reg_128_191_31_31_n_0;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_30_n_0;
  wire RAM_reg_192_255_31_31_n_0;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_30_n_0;
  wire RAM_reg_64_127_31_31_n_0;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire aclk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire \gpr1.dout_i_reg_pipe_100_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_101_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_102_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_103_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_104_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_105_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_106_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_107_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_108_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_109_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_10_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_110_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_111_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_112_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_113_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_114_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_115_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_116_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_117_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_118_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_119_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_11_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_120_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_121_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_122_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_123_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_124_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_125_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_126_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_127_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_128_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_129_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_12_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_130_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_13_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_14_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_15_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_16_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_17_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_18_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_19_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_1_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_20_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_21_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_22_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_23_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_24_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_25_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_26_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_27_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_28_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_29_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_2_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_30_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_31_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_32_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_33_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_34_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_35_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_36_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_37_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_38_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_39_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_3_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_40_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_41_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_42_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_43_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_44_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_45_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_46_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_47_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_48_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_49_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_4_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_50_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_51_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_52_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_53_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_54_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_55_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_56_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_57_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_58_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_59_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_60_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_61_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_62_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_63_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_64_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_65_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_66_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_67_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_68_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_69_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_70_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_71_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_72_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_73_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_74_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_75_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_76_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_77_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_78_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_79_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_7_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_80_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_81_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_82_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_83_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_84_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_85_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_86_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_87_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_88_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_89_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_8_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_90_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_91_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_92_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_93_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_94_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_95_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_96_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_97_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_98_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_99_reg_n_0 ;
  wire \gpr1.dout_i_reg_pipe_9_reg_n_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [0]),
        .DIB(\tx_fifo_dataout_reg[31] [1]),
        .DIC(\tx_fifo_dataout_reg[31] [2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [12]),
        .DIB(\tx_fifo_dataout_reg[31] [13]),
        .DIC(\tx_fifo_dataout_reg[31] [14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [15]),
        .DIB(\tx_fifo_dataout_reg[31] [16]),
        .DIC(\tx_fifo_dataout_reg[31] [17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [18]),
        .DIB(\tx_fifo_dataout_reg[31] [19]),
        .DIC(\tx_fifo_dataout_reg[31] [20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [21]),
        .DIB(\tx_fifo_dataout_reg[31] [22]),
        .DIC(\tx_fifo_dataout_reg[31] [23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [24]),
        .DIB(\tx_fifo_dataout_reg[31] [25]),
        .DIC(\tx_fifo_dataout_reg[31] [26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [27]),
        .DIB(\tx_fifo_dataout_reg[31] [28]),
        .DIC(\tx_fifo_dataout_reg[31] [29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  RAM64X1D RAM_reg_0_63_30_30
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [30]),
        .DPO(RAM_reg_0_63_30_30_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  RAM64X1D RAM_reg_0_63_31_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [31]),
        .DPO(RAM_reg_0_63_31_31_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [3]),
        .DIB(\tx_fifo_dataout_reg[31] [4]),
        .DIC(\tx_fifo_dataout_reg[31] [5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [6]),
        .DIB(\tx_fifo_dataout_reg[31] [7]),
        .DIC(\tx_fifo_dataout_reg[31] [8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [9]),
        .DIB(\tx_fifo_dataout_reg[31] [10]),
        .DIC(\tx_fifo_dataout_reg[31] [11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [0]),
        .DIB(\tx_fifo_dataout_reg[31] [1]),
        .DIC(\tx_fifo_dataout_reg[31] [2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [12]),
        .DIB(\tx_fifo_dataout_reg[31] [13]),
        .DIC(\tx_fifo_dataout_reg[31] [14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [15]),
        .DIB(\tx_fifo_dataout_reg[31] [16]),
        .DIC(\tx_fifo_dataout_reg[31] [17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [18]),
        .DIB(\tx_fifo_dataout_reg[31] [19]),
        .DIC(\tx_fifo_dataout_reg[31] [20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [21]),
        .DIB(\tx_fifo_dataout_reg[31] [22]),
        .DIC(\tx_fifo_dataout_reg[31] [23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [24]),
        .DIB(\tx_fifo_dataout_reg[31] [25]),
        .DIC(\tx_fifo_dataout_reg[31] [26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [27]),
        .DIB(\tx_fifo_dataout_reg[31] [28]),
        .DIC(\tx_fifo_dataout_reg[31] [29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  RAM64X1D RAM_reg_128_191_30_30
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [30]),
        .DPO(RAM_reg_128_191_30_30_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  RAM64X1D RAM_reg_128_191_31_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [31]),
        .DPO(RAM_reg_128_191_31_31_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [3]),
        .DIB(\tx_fifo_dataout_reg[31] [4]),
        .DIC(\tx_fifo_dataout_reg[31] [5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [6]),
        .DIB(\tx_fifo_dataout_reg[31] [7]),
        .DIC(\tx_fifo_dataout_reg[31] [8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [9]),
        .DIB(\tx_fifo_dataout_reg[31] [10]),
        .DIC(\tx_fifo_dataout_reg[31] [11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [0]),
        .DIB(\tx_fifo_dataout_reg[31] [1]),
        .DIC(\tx_fifo_dataout_reg[31] [2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [12]),
        .DIB(\tx_fifo_dataout_reg[31] [13]),
        .DIC(\tx_fifo_dataout_reg[31] [14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [15]),
        .DIB(\tx_fifo_dataout_reg[31] [16]),
        .DIC(\tx_fifo_dataout_reg[31] [17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [18]),
        .DIB(\tx_fifo_dataout_reg[31] [19]),
        .DIC(\tx_fifo_dataout_reg[31] [20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [21]),
        .DIB(\tx_fifo_dataout_reg[31] [22]),
        .DIC(\tx_fifo_dataout_reg[31] [23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [24]),
        .DIB(\tx_fifo_dataout_reg[31] [25]),
        .DIC(\tx_fifo_dataout_reg[31] [26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [27]),
        .DIB(\tx_fifo_dataout_reg[31] [28]),
        .DIC(\tx_fifo_dataout_reg[31] [29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  RAM64X1D RAM_reg_192_255_30_30
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [30]),
        .DPO(RAM_reg_192_255_30_30_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  RAM64X1D RAM_reg_192_255_31_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [31]),
        .DPO(RAM_reg_192_255_31_31_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [3]),
        .DIB(\tx_fifo_dataout_reg[31] [4]),
        .DIC(\tx_fifo_dataout_reg[31] [5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [6]),
        .DIB(\tx_fifo_dataout_reg[31] [7]),
        .DIC(\tx_fifo_dataout_reg[31] [8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [9]),
        .DIB(\tx_fifo_dataout_reg[31] [10]),
        .DIC(\tx_fifo_dataout_reg[31] [11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(ram_full_fb_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [0]),
        .DIB(\tx_fifo_dataout_reg[31] [1]),
        .DIC(\tx_fifo_dataout_reg[31] [2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [12]),
        .DIB(\tx_fifo_dataout_reg[31] [13]),
        .DIC(\tx_fifo_dataout_reg[31] [14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [15]),
        .DIB(\tx_fifo_dataout_reg[31] [16]),
        .DIC(\tx_fifo_dataout_reg[31] [17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [18]),
        .DIB(\tx_fifo_dataout_reg[31] [19]),
        .DIC(\tx_fifo_dataout_reg[31] [20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [21]),
        .DIB(\tx_fifo_dataout_reg[31] [22]),
        .DIC(\tx_fifo_dataout_reg[31] [23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [24]),
        .DIB(\tx_fifo_dataout_reg[31] [25]),
        .DIC(\tx_fifo_dataout_reg[31] [26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [27]),
        .DIB(\tx_fifo_dataout_reg[31] [28]),
        .DIC(\tx_fifo_dataout_reg[31] [29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  RAM64X1D RAM_reg_64_127_30_30
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [30]),
        .DPO(RAM_reg_64_127_30_30_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  RAM64X1D RAM_reg_64_127_31_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(\tx_fifo_dataout_reg[31] [31]),
        .DPO(RAM_reg_64_127_31_31_n_0),
        .DPRA0(\gc0.count_d1_reg[5] [0]),
        .DPRA1(\gc0.count_d1_reg[5] [1]),
        .DPRA2(\gc0.count_d1_reg[5] [2]),
        .DPRA3(\gc0.count_d1_reg[5] [3]),
        .DPRA4(\gc0.count_d1_reg[5] [4]),
        .DPRA5(\gc0.count_d1_reg[5] [5]),
        .SPO(NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [3]),
        .DIB(\tx_fifo_dataout_reg[31] [4]),
        .DIC(\tx_fifo_dataout_reg[31] [5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [6]),
        .DIB(\tx_fifo_dataout_reg[31] [7]),
        .DIC(\tx_fifo_dataout_reg[31] [8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(Q),
        .DIA(\tx_fifo_dataout_reg[31] [9]),
        .DIB(\tx_fifo_dataout_reg[31] [10]),
        .DIC(\tx_fifo_dataout_reg[31] [11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_130_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_129_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_128_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_127_reg_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[10]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_90_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_89_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_88_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_87_reg_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[11]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_86_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_85_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_84_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_83_reg_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[12]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_82_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_81_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_80_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_79_reg_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[13]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_78_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_77_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_76_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_75_reg_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[14]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_74_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_73_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_72_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_71_reg_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[15]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_70_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_69_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_68_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_67_reg_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[16]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_66_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_65_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_64_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_63_reg_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[17]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_62_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_61_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_60_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_59_reg_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[18]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_58_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_57_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_56_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_55_reg_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[19]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_54_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_53_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_52_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_51_reg_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[1]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_126_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_125_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_124_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_123_reg_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[20]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_50_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_49_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_48_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_47_reg_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[21]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_46_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_45_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_44_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_43_reg_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[22]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_42_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_41_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_40_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_39_reg_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[23]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_38_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_37_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_36_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_35_reg_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[24]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_34_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_33_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_32_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_31_reg_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[25]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_30_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_29_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_28_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_27_reg_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[26]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_26_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_25_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_24_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_23_reg_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[27]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_22_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_21_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_20_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_19_reg_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[28]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_18_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_17_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_16_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_15_reg_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[29]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_14_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_13_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_12_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_11_reg_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[2]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_122_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_121_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_120_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_119_reg_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[30]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_10_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_9_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_8_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_7_reg_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[31]_i_2 
       (.I0(\gpr1.dout_i_reg_pipe_4_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_3_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_2_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_1_reg_n_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[3]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_118_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_117_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_116_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_115_reg_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[4]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_114_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_113_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_112_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_111_reg_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[5]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_110_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_109_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_108_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_107_reg_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_106_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_105_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_104_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_103_reg_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[7]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_102_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_101_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_100_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_99_reg_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[8]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_98_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_97_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_96_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_95_reg_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_dm.dout_i[9]_i_1 
       (.I0(\gpr1.dout_i_reg_pipe_94_reg_n_0 ),
        .I1(\gpr1.dout_i_reg_pipe_93_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg),
        .I3(\gpr1.dout_i_reg_pipe_92_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg),
        .I5(\gpr1.dout_i_reg_pipe_91_reg_n_0 ),
        .O(D[9]));
  FDRE \gpr1.dout_i_reg_pipe_100_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_6_8_n_1),
        .Q(\gpr1.dout_i_reg_pipe_100_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_101_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_6_8_n_1),
        .Q(\gpr1.dout_i_reg_pipe_101_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_102_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_6_8_n_1),
        .Q(\gpr1.dout_i_reg_pipe_102_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_103_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_6_8_n_0),
        .Q(\gpr1.dout_i_reg_pipe_103_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_104_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_6_8_n_0),
        .Q(\gpr1.dout_i_reg_pipe_104_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_105_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_6_8_n_0),
        .Q(\gpr1.dout_i_reg_pipe_105_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_106_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_6_8_n_0),
        .Q(\gpr1.dout_i_reg_pipe_106_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_107_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_3_5_n_2),
        .Q(\gpr1.dout_i_reg_pipe_107_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_108_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_3_5_n_2),
        .Q(\gpr1.dout_i_reg_pipe_108_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_109_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_3_5_n_2),
        .Q(\gpr1.dout_i_reg_pipe_109_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_10_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_30_30_n_0),
        .Q(\gpr1.dout_i_reg_pipe_10_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_110_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_3_5_n_2),
        .Q(\gpr1.dout_i_reg_pipe_110_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_111_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_3_5_n_1),
        .Q(\gpr1.dout_i_reg_pipe_111_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_112_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_3_5_n_1),
        .Q(\gpr1.dout_i_reg_pipe_112_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_113_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_3_5_n_1),
        .Q(\gpr1.dout_i_reg_pipe_113_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_114_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_3_5_n_1),
        .Q(\gpr1.dout_i_reg_pipe_114_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_115_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_3_5_n_0),
        .Q(\gpr1.dout_i_reg_pipe_115_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_116_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_3_5_n_0),
        .Q(\gpr1.dout_i_reg_pipe_116_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_117_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_3_5_n_0),
        .Q(\gpr1.dout_i_reg_pipe_117_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_118_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_3_5_n_0),
        .Q(\gpr1.dout_i_reg_pipe_118_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_119_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_0_2_n_2),
        .Q(\gpr1.dout_i_reg_pipe_119_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_11_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_27_29_n_2),
        .Q(\gpr1.dout_i_reg_pipe_11_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_120_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_0_2_n_2),
        .Q(\gpr1.dout_i_reg_pipe_120_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_121_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_0_2_n_2),
        .Q(\gpr1.dout_i_reg_pipe_121_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_122_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_0_2_n_2),
        .Q(\gpr1.dout_i_reg_pipe_122_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_123_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_0_2_n_1),
        .Q(\gpr1.dout_i_reg_pipe_123_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_124_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_0_2_n_1),
        .Q(\gpr1.dout_i_reg_pipe_124_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_125_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_0_2_n_1),
        .Q(\gpr1.dout_i_reg_pipe_125_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_126_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_0_2_n_1),
        .Q(\gpr1.dout_i_reg_pipe_126_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_127_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_0_2_n_0),
        .Q(\gpr1.dout_i_reg_pipe_127_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_128_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_0_2_n_0),
        .Q(\gpr1.dout_i_reg_pipe_128_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_129_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_0_2_n_0),
        .Q(\gpr1.dout_i_reg_pipe_129_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_12_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_27_29_n_2),
        .Q(\gpr1.dout_i_reg_pipe_12_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_130_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_0_2_n_0),
        .Q(\gpr1.dout_i_reg_pipe_130_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_13_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_27_29_n_2),
        .Q(\gpr1.dout_i_reg_pipe_13_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_14_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_27_29_n_2),
        .Q(\gpr1.dout_i_reg_pipe_14_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_15_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_27_29_n_1),
        .Q(\gpr1.dout_i_reg_pipe_15_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_16_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_27_29_n_1),
        .Q(\gpr1.dout_i_reg_pipe_16_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_17_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_27_29_n_1),
        .Q(\gpr1.dout_i_reg_pipe_17_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_18_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_27_29_n_1),
        .Q(\gpr1.dout_i_reg_pipe_18_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_19_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_27_29_n_0),
        .Q(\gpr1.dout_i_reg_pipe_19_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_1_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_31_31_n_0),
        .Q(\gpr1.dout_i_reg_pipe_1_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_20_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_27_29_n_0),
        .Q(\gpr1.dout_i_reg_pipe_20_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_21_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_27_29_n_0),
        .Q(\gpr1.dout_i_reg_pipe_21_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_22_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_27_29_n_0),
        .Q(\gpr1.dout_i_reg_pipe_22_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_23_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_24_26_n_2),
        .Q(\gpr1.dout_i_reg_pipe_23_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_24_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_24_26_n_2),
        .Q(\gpr1.dout_i_reg_pipe_24_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_25_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_24_26_n_2),
        .Q(\gpr1.dout_i_reg_pipe_25_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_26_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_24_26_n_2),
        .Q(\gpr1.dout_i_reg_pipe_26_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_27_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_24_26_n_1),
        .Q(\gpr1.dout_i_reg_pipe_27_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_28_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_24_26_n_1),
        .Q(\gpr1.dout_i_reg_pipe_28_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_29_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_24_26_n_1),
        .Q(\gpr1.dout_i_reg_pipe_29_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_2_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_31_31_n_0),
        .Q(\gpr1.dout_i_reg_pipe_2_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_30_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_24_26_n_1),
        .Q(\gpr1.dout_i_reg_pipe_30_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_31_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_24_26_n_0),
        .Q(\gpr1.dout_i_reg_pipe_31_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_32_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_24_26_n_0),
        .Q(\gpr1.dout_i_reg_pipe_32_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_33_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_24_26_n_0),
        .Q(\gpr1.dout_i_reg_pipe_33_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_34_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_24_26_n_0),
        .Q(\gpr1.dout_i_reg_pipe_34_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_35_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_21_23_n_2),
        .Q(\gpr1.dout_i_reg_pipe_35_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_36_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_21_23_n_2),
        .Q(\gpr1.dout_i_reg_pipe_36_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_37_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_21_23_n_2),
        .Q(\gpr1.dout_i_reg_pipe_37_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_38_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_21_23_n_2),
        .Q(\gpr1.dout_i_reg_pipe_38_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_39_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_21_23_n_1),
        .Q(\gpr1.dout_i_reg_pipe_39_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_3_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_31_31_n_0),
        .Q(\gpr1.dout_i_reg_pipe_3_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_40_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_21_23_n_1),
        .Q(\gpr1.dout_i_reg_pipe_40_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_41_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_21_23_n_1),
        .Q(\gpr1.dout_i_reg_pipe_41_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_42_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_21_23_n_1),
        .Q(\gpr1.dout_i_reg_pipe_42_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_43_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_21_23_n_0),
        .Q(\gpr1.dout_i_reg_pipe_43_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_44_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_21_23_n_0),
        .Q(\gpr1.dout_i_reg_pipe_44_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_45_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_21_23_n_0),
        .Q(\gpr1.dout_i_reg_pipe_45_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_46_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_21_23_n_0),
        .Q(\gpr1.dout_i_reg_pipe_46_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_47_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_18_20_n_2),
        .Q(\gpr1.dout_i_reg_pipe_47_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_48_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_18_20_n_2),
        .Q(\gpr1.dout_i_reg_pipe_48_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_49_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_18_20_n_2),
        .Q(\gpr1.dout_i_reg_pipe_49_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_4_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_31_31_n_0),
        .Q(\gpr1.dout_i_reg_pipe_4_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_50_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_18_20_n_2),
        .Q(\gpr1.dout_i_reg_pipe_50_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_51_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_18_20_n_1),
        .Q(\gpr1.dout_i_reg_pipe_51_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_52_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_18_20_n_1),
        .Q(\gpr1.dout_i_reg_pipe_52_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_53_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_18_20_n_1),
        .Q(\gpr1.dout_i_reg_pipe_53_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_54_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_18_20_n_1),
        .Q(\gpr1.dout_i_reg_pipe_54_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_55_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_18_20_n_0),
        .Q(\gpr1.dout_i_reg_pipe_55_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_56_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_18_20_n_0),
        .Q(\gpr1.dout_i_reg_pipe_56_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_57_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_18_20_n_0),
        .Q(\gpr1.dout_i_reg_pipe_57_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_58_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_18_20_n_0),
        .Q(\gpr1.dout_i_reg_pipe_58_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_59_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_15_17_n_2),
        .Q(\gpr1.dout_i_reg_pipe_59_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_60_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_15_17_n_2),
        .Q(\gpr1.dout_i_reg_pipe_60_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_61_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_15_17_n_2),
        .Q(\gpr1.dout_i_reg_pipe_61_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_62_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_15_17_n_2),
        .Q(\gpr1.dout_i_reg_pipe_62_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_63_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_15_17_n_1),
        .Q(\gpr1.dout_i_reg_pipe_63_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_64_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_15_17_n_1),
        .Q(\gpr1.dout_i_reg_pipe_64_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_65_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_15_17_n_1),
        .Q(\gpr1.dout_i_reg_pipe_65_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_66_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_15_17_n_1),
        .Q(\gpr1.dout_i_reg_pipe_66_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_67_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_15_17_n_0),
        .Q(\gpr1.dout_i_reg_pipe_67_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_68_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_15_17_n_0),
        .Q(\gpr1.dout_i_reg_pipe_68_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_69_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_15_17_n_0),
        .Q(\gpr1.dout_i_reg_pipe_69_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_70_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_15_17_n_0),
        .Q(\gpr1.dout_i_reg_pipe_70_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_71_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_12_14_n_2),
        .Q(\gpr1.dout_i_reg_pipe_71_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_72_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_12_14_n_2),
        .Q(\gpr1.dout_i_reg_pipe_72_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_73_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_12_14_n_2),
        .Q(\gpr1.dout_i_reg_pipe_73_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_74_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_12_14_n_2),
        .Q(\gpr1.dout_i_reg_pipe_74_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_75_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_12_14_n_1),
        .Q(\gpr1.dout_i_reg_pipe_75_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_76_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_12_14_n_1),
        .Q(\gpr1.dout_i_reg_pipe_76_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_77_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_12_14_n_1),
        .Q(\gpr1.dout_i_reg_pipe_77_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_78_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_12_14_n_1),
        .Q(\gpr1.dout_i_reg_pipe_78_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_79_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_12_14_n_0),
        .Q(\gpr1.dout_i_reg_pipe_79_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_7_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_30_30_n_0),
        .Q(\gpr1.dout_i_reg_pipe_7_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_80_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_12_14_n_0),
        .Q(\gpr1.dout_i_reg_pipe_80_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_81_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_12_14_n_0),
        .Q(\gpr1.dout_i_reg_pipe_81_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_82_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_12_14_n_0),
        .Q(\gpr1.dout_i_reg_pipe_82_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_83_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_9_11_n_2),
        .Q(\gpr1.dout_i_reg_pipe_83_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_84_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_9_11_n_2),
        .Q(\gpr1.dout_i_reg_pipe_84_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_85_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_9_11_n_2),
        .Q(\gpr1.dout_i_reg_pipe_85_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_86_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_9_11_n_2),
        .Q(\gpr1.dout_i_reg_pipe_86_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_87_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_9_11_n_1),
        .Q(\gpr1.dout_i_reg_pipe_87_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_88_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_9_11_n_1),
        .Q(\gpr1.dout_i_reg_pipe_88_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_89_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_9_11_n_1),
        .Q(\gpr1.dout_i_reg_pipe_89_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_8_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_30_30_n_0),
        .Q(\gpr1.dout_i_reg_pipe_8_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_90_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_9_11_n_1),
        .Q(\gpr1.dout_i_reg_pipe_90_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_91_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_9_11_n_0),
        .Q(\gpr1.dout_i_reg_pipe_91_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_92_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_9_11_n_0),
        .Q(\gpr1.dout_i_reg_pipe_92_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_93_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_9_11_n_0),
        .Q(\gpr1.dout_i_reg_pipe_93_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_94_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_9_11_n_0),
        .Q(\gpr1.dout_i_reg_pipe_94_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_95_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_6_8_n_2),
        .Q(\gpr1.dout_i_reg_pipe_95_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_96_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_64_127_6_8_n_2),
        .Q(\gpr1.dout_i_reg_pipe_96_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_97_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_6_8_n_2),
        .Q(\gpr1.dout_i_reg_pipe_97_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_98_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_192_255_6_8_n_2),
        .Q(\gpr1.dout_i_reg_pipe_98_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_99_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_63_6_8_n_1),
        .Q(\gpr1.dout_i_reg_pipe_99_reg_n_0 ),
        .R(1'b0));
  FDRE \gpr1.dout_i_reg_pipe_9_reg 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_128_191_30_30_n_0),
        .Q(\gpr1.dout_i_reg_pipe_9_reg_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo
   (out,
    ram_full_i_reg,
    E,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    m_axi_wdata,
    aclk,
    fifo_rst_ff3_reg,
    s_dclk_o,
    AR,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    tx_fifo_wr,
    tx_fifowren_reg,
    \tx_fifo_dataout_reg[31] ,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [0:0]out;
  output ram_full_i_reg;
  output [0:0]E;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [31:0]m_axi_wdata;
  input aclk;
  input fifo_rst_ff3_reg;
  input s_dclk_o;
  input [0:0]AR;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input tx_fifo_wr;
  input [0:0]tx_fifowren_reg;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_10 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_12 ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [0:0]out;
  wire [5:0]p_0_out;
  wire [7:0]p_12_out;
  wire [7:0]p_22_out;
  wire [7:0]p_23_out;
  wire ram_full_i_reg;
  wire [4:1]rd_pntr_plus1;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;

  DemoInterconnect_jtag_axi_0_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AR),
        .Q({p_22_out[7:5],p_22_out[0]}),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[7] ({\gnxpm_cdc.rd_pntr_gc_reg[7] ,p_0_out}),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[7] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_i_reg(p_23_out),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(Q),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[0] (E),
        .\gc0.count_d1_reg[4] (rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] ({\gnxpm_cdc.rd_pntr_gc_reg[7] ,p_0_out}),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] ({p_22_out[7:5],p_22_out[0]}),
        .m_axi_wready(m_axi_wready),
        .out(out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ));
  DemoInterconnect_jtag_axi_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(AR),
        .Q(p_12_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] (p_23_out),
        .\gpr1.dout_i_reg_pipe_1_reg (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\gpr1.dout_i_reg_pipe_2_reg (\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .\gpr1.dout_i_reg_pipe_3_reg (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gpr1.dout_i_reg_pipe_4_reg (\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .out(ram_full_i_reg),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(tx_fifowren_reg));
  DemoInterconnect_jtag_axi_0_0_memory \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(p_12_out[5:0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (p_0_out),
        .\gic0.gc0.count_d2_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gic0.gc0.count_d2_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .\gpregsm1.curr_fwft_state_reg[1] (E),
        .m_axi_wdata(m_axi_wdata),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .s_dclk_o(s_dclk_o),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (\tx_fifo_dataout_reg[31] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \rx_fifo_datain_ff_reg[31] ,
    s_dclk_o,
    aclk,
    E,
    \rx_fifo_data_o_reg[31] ,
    AR,
    fifo_rst_ff3_reg,
    rx_fifo_wr_en,
    rx_fifo_rd,
    Q,
    s_den_i,
    s_dwe_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output [31:0]\rx_fifo_datain_ff_reg[31] ;
  input s_dclk_o;
  input aclk;
  input [0:0]E;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input [0:0]AR;
  input fifo_rst_ff3_reg;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire dout_i;
  wire fifo_rst_ff3_reg;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_1 ;
  wire \goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire [7:0]p_0_out;
  wire [7:0]p_12_out;
  wire [7:0]p_23_out;
  wire ram_rd_en_i;
  wire [7:0]rd_pntr_plus1;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire [31:0]\rx_fifo_datain_ff_reg[31] ;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;

  DemoInterconnect_jtag_axi_0_0_clk_x_pntrs_5 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AR),
        .Q(p_0_out),
        .RD_PNTR_WR(p_23_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[7] (p_12_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_1 ),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_rd_logic_6 \gntv_or_sync_fifo.gl0.rd 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(dout_i),
        .Q(Q),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (\gntv_or_sync_fifo.gcx.clkx_n_1 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7]_0 (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31]_0 ),
        .ram_rd_en_i(ram_rd_en_i),
        .rx_fifo_rd(rx_fifo_rd),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
  DemoInterconnect_jtag_axi_0_0_wr_logic_7 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(p_12_out),
        .RD_PNTR_WR(p_23_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en));
  DemoInterconnect_jtag_axi_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .Q(p_12_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .\rx_fifo_datain_ff_reg[31] (\rx_fifo_datain_ff_reg[31] ),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(dout_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized1
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    Q,
    aclk,
    s_dclk_o,
    E,
    fifo_rst_ff3_reg,
    \tx_fifo_dataout_reg[63] ,
    AR,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    wr_cmd_fifo_read_en,
    wr_cmd_fifowren_i);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  output [53:0]Q;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input [0:0]AR;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input wr_cmd_fifo_read_en;
  input wr_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [53:0]Q;
  wire aclk;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  wire fifo_rst_ff3_reg;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [0:0]gray2bin;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_22_out;
  wire [3:0]p_23_out;
  wire p_5_out;
  wire [3:0]p_5_out_0;
  wire \s_axi_wr_resp_reg[0] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  DemoInterconnect_jtag_axi_0_0_clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AR),
        .D(gray2bin),
        .Q(p_22_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 }),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0]_0 (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .out(p_5_out_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_full_i_reg(p_23_out),
        .s_dclk_o(s_dclk_o));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out_0[1]),
        .I1(p_5_out_0[0]),
        .I2(p_5_out_0[3]),
        .I3(p_5_out_0[2]),
        .O(gray2bin));
  DemoInterconnect_jtag_axi_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out_0),
        .E(p_5_out),
        .Q(p_22_out),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(cmd_valid_wr_ch_d_reg),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 }),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .out(out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\s_axi_wr_resp_reg[0] (\s_axi_wr_resp_reg[0] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ),
        .wr_sts_flag_reg(wr_sts_flag_reg),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_0));
  DemoInterconnect_jtag_axi_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(p_12_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .s_dclk_o(s_dclk_o),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  DemoInterconnect_jtag_axi_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(E),
        .Q(p_12_out),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (p_5_out),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ),
        .\wr_cmd_fifo_data_out_reg[63] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized2
   (AS,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    rd_sts_flag_reg,
    \rd_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    E,
    Q,
    xsdb_rst_reg,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    rd_cmd_fifo_read_en,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i);
  output [0:0]AS;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output rd_sts_flag_reg;
  output [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input [63:0]Q;
  input [0:0]xsdb_rst_reg;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input rd_cmd_fifo_read_en;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;

  wire [0:0]AS;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire aresetn;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_22_out;
  wire [3:0]p_23_out;
  wire p_5_out;
  wire [3:0]p_5_out_0;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [0:0]xsdb_rst_reg;

  DemoInterconnect_jtag_axi_0_0_clk_x_pntrs__parameterized1 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AS),
        .D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .Q(p_22_out),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0]_0 (\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .out(p_5_out_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_full_i_reg(p_23_out),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out_0[1]),
        .I1(p_5_out_0[0]),
        .I2(p_5_out_0[3]),
        .I3(p_5_out_0[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  DemoInterconnect_jtag_axi_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.AR(AS),
        .D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .E(p_5_out),
        .Q(p_22_out),
        .aclk(aclk),
        .axi_rd_resp(axi_rd_resp),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .out(out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (\rd_cmd_fifo_data_out_reg[0] ),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  DemoInterconnect_jtag_axi_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(p_12_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
  DemoInterconnect_jtag_axi_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(E),
        .Q(p_12_out),
        .SR(AS),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_5_out),
        .\rd_cmd_fifo_data_out_reg[63] (\rd_cmd_fifo_data_out_reg[63] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_top
   (out,
    ram_full_i_reg,
    E,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    m_axi_wdata,
    aclk,
    fifo_rst_ff3_reg,
    s_dclk_o,
    AR,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    tx_fifo_wr,
    tx_fifowren_reg,
    \tx_fifo_dataout_reg[31] ,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [0:0]out;
  output ram_full_i_reg;
  output [0:0]E;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [31:0]m_axi_wdata;
  input aclk;
  input fifo_rst_ff3_reg;
  input s_dclk_o;
  input [0:0]AR;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input tx_fifo_wr;
  input [0:0]tx_fifowren_reg;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo \grf.rf 
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_dclk_o(s_dclk_o),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (\tx_fifo_dataout_reg[31] ),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(tx_fifowren_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \rx_fifo_datain_ff_reg[31] ,
    s_dclk_o,
    aclk,
    E,
    \rx_fifo_data_o_reg[31] ,
    AR,
    fifo_rst_ff3_reg,
    rx_fifo_wr_en,
    rx_fifo_rd,
    Q,
    s_den_i,
    s_dwe_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output [31:0]\rx_fifo_datain_ff_reg[31] ;
  input s_dclk_o;
  input aclk;
  input [0:0]E;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input [0:0]AR;
  input fifo_rst_ff3_reg;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire [31:0]\rx_fifo_datain_ff_reg[31] ;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31]_0 ),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .\rx_fifo_datain_ff_reg[31] (\rx_fifo_datain_ff_reg[31] ),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized1
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    Q,
    aclk,
    s_dclk_o,
    E,
    fifo_rst_ff3_reg,
    \tx_fifo_dataout_reg[63] ,
    AR,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    wr_cmd_fifo_read_en,
    wr_cmd_fifowren_i);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  output [53:0]Q;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input [0:0]AR;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input wr_cmd_fifo_read_en;
  input wr_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [53:0]Q;
  wire aclk;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  wire fifo_rst_ff3_reg;
  wire out;
  wire \s_axi_wr_resp_reg[0] ;
  wire s_dclk_o;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(cmd_valid_wr_ch_d_reg),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .out(out),
        .\s_axi_wr_resp_reg[0] (\s_axi_wr_resp_reg[0] ),
        .s_dclk_o(s_dclk_o),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ),
        .wr_sts_flag_reg(wr_sts_flag_reg),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized2
   (AR,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    rd_sts_flag_reg,
    \rd_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    E,
    Q,
    xsdb_rst_reg,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    rd_cmd_fifo_read_en,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i);
  output [0:0]AR;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output rd_sts_flag_reg;
  output [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input [63:0]Q;
  input [0:0]xsdb_rst_reg;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input rd_cmd_fifo_read_en;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire aresetn;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire out;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.AS(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd_resp(axi_rd_resp),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .out(out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (\rd_cmd_fifo_data_out_reg[0] ),
        .\rd_cmd_fifo_data_out_reg[63] (\rd_cmd_fifo_data_out_reg[63] ),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3
   (out,
    ram_full_i_reg,
    E,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    m_axi_wdata,
    aclk,
    fifo_rst_ff3_reg,
    s_dclk_o,
    AR,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    tx_fifo_wr,
    tx_fifowren_reg,
    \tx_fifo_dataout_reg[31] ,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [0:0]out;
  output ram_full_i_reg;
  output [0:0]E;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [31:0]m_axi_wdata;
  input aclk;
  input fifo_rst_ff3_reg;
  input s_dclk_o;
  input [0:0]AR;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input tx_fifo_wr;
  input [0:0]tx_fifowren_reg;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_dclk_o(s_dclk_o),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (\tx_fifo_dataout_reg[31] ),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(tx_fifowren_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \rx_fifo_datain_ff_reg[31] ,
    s_dclk_o,
    aclk,
    E,
    \rx_fifo_data_o_reg[31] ,
    AR,
    fifo_rst_ff3_reg,
    rx_fifo_wr_en,
    rx_fifo_rd,
    Q,
    s_den_i,
    s_dwe_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output [31:0]\rx_fifo_datain_ff_reg[31] ;
  input s_dclk_o;
  input aclk;
  input [0:0]E;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input [0:0]AR;
  input fifo_rst_ff3_reg;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire [31:0]\rx_fifo_datain_ff_reg[31] ;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized0 inst_fifo_gen
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31]_0 ),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .\rx_fifo_datain_ff_reg[31] (\rx_fifo_datain_ff_reg[31] ),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized1
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    Q,
    aclk,
    s_dclk_o,
    E,
    fifo_rst_ff3_reg,
    \tx_fifo_dataout_reg[63] ,
    AR,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    wr_cmd_fifo_read_en,
    wr_cmd_fifowren_i);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  output [53:0]Q;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input [0:0]AR;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input wr_cmd_fifo_read_en;
  input wr_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [53:0]Q;
  wire aclk;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  wire fifo_rst_ff3_reg;
  wire out;
  wire \s_axi_wr_resp_reg[0] ;
  wire s_dclk_o;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized1 inst_fifo_gen
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(cmd_valid_wr_ch_d_reg),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .out(out),
        .\s_axi_wr_resp_reg[0] (\s_axi_wr_resp_reg[0] ),
        .s_dclk_o(s_dclk_o),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ),
        .wr_sts_flag_reg(wr_sts_flag_reg),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    rd_sts_flag_reg,
    \rd_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    E,
    Q,
    AR,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    rd_cmd_fifo_read_en,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output rd_sts_flag_reg;
  output [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input [63:0]Q;
  input [0:0]AR;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input rd_cmd_fifo_read_en;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire aresetn;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire out;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized2 inst_fifo_gen
       (.AR(AR),
        .AS(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd_resp(axi_rd_resp),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .out(out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (\rd_cmd_fifo_data_out_reg[0] ),
        .\rd_cmd_fifo_data_out_reg[63] (\rd_cmd_fifo_data_out_reg[63] ),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth
   (out,
    ram_full_i_reg,
    E,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    m_axi_wdata,
    aclk,
    fifo_rst_ff3_reg,
    s_dclk_o,
    AR,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    tx_fifo_wr,
    tx_fifowren_reg,
    \tx_fifo_dataout_reg[31] ,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [0:0]out;
  output ram_full_i_reg;
  output [0:0]E;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [31:0]m_axi_wdata;
  input aclk;
  input fifo_rst_ff3_reg;
  input s_dclk_o;
  input [0:0]AR;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input tx_fifo_wr;
  input [0:0]tx_fifowren_reg;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_top \gconvfifo.rf 
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_dclk_o(s_dclk_o),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (\tx_fifo_dataout_reg[31] ),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(tx_fifowren_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \rx_fifo_datain_ff_reg[31] ,
    s_dclk_o,
    aclk,
    E,
    \rx_fifo_data_o_reg[31] ,
    AR,
    fifo_rst_ff3_reg,
    rx_fifo_wr_en,
    rx_fifo_rd,
    Q,
    s_den_i,
    s_dwe_i);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output [31:0]\rx_fifo_datain_ff_reg[31] ;
  input s_dclk_o;
  input aclk;
  input [0:0]E;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input [0:0]AR;
  input fifo_rst_ff3_reg;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire [31:0]\rx_fifo_datain_ff_reg[31] ;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31]_0 ),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .\rx_fifo_datain_ff_reg[31] (\rx_fifo_datain_ff_reg[31] ),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized1
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    Q,
    aclk,
    s_dclk_o,
    E,
    fifo_rst_ff3_reg,
    \tx_fifo_dataout_reg[63] ,
    AR,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    wr_cmd_fifo_read_en,
    wr_cmd_fifowren_i);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  output [53:0]Q;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input [0:0]AR;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input wr_cmd_fifo_read_en;
  input wr_cmd_fifowren_i;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [53:0]Q;
  wire aclk;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  wire fifo_rst_ff3_reg;
  wire out;
  wire \s_axi_wr_resp_reg[0] ;
  wire s_dclk_o;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(cmd_valid_wr_ch_d_reg),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .out(out),
        .\s_axi_wr_resp_reg[0] (\s_axi_wr_resp_reg[0] ),
        .s_dclk_o(s_dclk_o),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ),
        .wr_sts_flag_reg(wr_sts_flag_reg),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3_synth__parameterized2
   (AS,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    rd_sts_flag_reg,
    \rd_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    E,
    Q,
    AR,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    rd_cmd_fifo_read_en,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i);
  output [0:0]AS;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output rd_sts_flag_reg;
  output [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input [0:0]E;
  input [63:0]Q;
  input [0:0]AR;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input rd_cmd_fifo_read_en;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;

  wire [0:0]AR;
  wire [0:0]AS;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire aresetn;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire out;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire s_dclk_o;

  DemoInterconnect_jtag_axi_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.AR(AS),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd_resp(axi_rd_resp),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .out(out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (\rd_cmd_fifo_data_out_reg[0] ),
        .\rd_cmd_fifo_data_out_reg[63] (\rd_cmd_fifo_data_out_reg[63] ),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(AR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_axi_bridge" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_axi_bridge
   (out,
    SR,
    rx_fifo_wr_en,
    axi_wr_done,
    axi_rd_done,
    axi_rd_busy,
    axi_wr_busy,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_rready,
    m_axi_arvalid,
    E,
    Q,
    ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \rd_cmd_fifo_data_out_qid_reg[3] ,
    D,
    axi_rd_resp,
    \m_axi_awlen[7] ,
    m_axi_wlast,
    axi_wr_resp,
    \m_axi_awaddr[31] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    m_axi_arlen,
    axi_wr,
    aclk,
    axi_wr_done_ff,
    aresetn,
    m_axi_wready,
    m_axi_awready,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_fb_i_reg,
    axi_rd_done_ff,
    rd_sts_flag_reg,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rvalid,
    axi_rd,
    m_axi_arready,
    \wr_cmd_fifo_data_out_reg[31] ,
    m_axi_rresp,
    m_axi_bresp,
    \wr_cmd_fifo_data_out_reg[63] ,
    m_axi_rdata,
    \rd_cmd_fifo_data_out_reg[63] ,
    \rd_cmd_fifo_data_out_reg[31] );
  output [41:0]out;
  output [0:0]SR;
  output rx_fifo_wr_en;
  output axi_wr_done;
  output axi_rd_done;
  output axi_rd_busy;
  output axi_wr_busy;
  output m_axi_bready;
  output m_axi_awvalid;
  output m_axi_rready;
  output m_axi_arvalid;
  output [0:0]E;
  output [0:0]Q;
  output ram_empty_fb_i_reg;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\rd_cmd_fifo_data_out_qid_reg[3] ;
  output [0:0]D;
  output [1:0]axi_rd_resp;
  output [7:0]\m_axi_awlen[7] ;
  output m_axi_wlast;
  output [1:0]axi_wr_resp;
  output [41:0]\m_axi_awaddr[31] ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [7:0]m_axi_arlen;
  input axi_wr;
  input aclk;
  input axi_wr_done_ff;
  input aresetn;
  input m_axi_wready;
  input m_axi_awready;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_fb_i_reg;
  input axi_rd_done_ff;
  input rd_sts_flag_reg;
  input m_axi_bvalid;
  input m_axi_rlast;
  input m_axi_rvalid;
  input axi_rd;
  input m_axi_arready;
  input [7:0]\wr_cmd_fifo_data_out_reg[31] ;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input [41:0]\wr_cmd_fifo_data_out_reg[63] ;
  input [31:0]m_axi_rdata;
  input [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input [7:0]\rd_cmd_fifo_data_out_reg[31] ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire [1:0]axi_rd_resp;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [1:0]axi_wr_resp;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [41:0]\m_axi_awaddr[31] ;
  wire [7:0]\m_axi_awlen[7] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [41:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [0:0]\rd_cmd_fifo_data_out_qid_reg[3] ;
  wire [7:0]\rd_cmd_fifo_data_out_reg[31] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_sts_flag_reg;
  wire rx_fifo_wr_en;
  wire [7:0]\wr_cmd_fifo_data_out_reg[31] ;
  wire [41:0]\wr_cmd_fifo_data_out_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_read_axi read_axi_full_u
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_resp(axi_rd_resp),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .\rd_cmd_fifo_data_out_qid_reg[3] (\rd_cmd_fifo_data_out_qid_reg[3] ),
        .\rd_cmd_fifo_data_out_reg[31] (\rd_cmd_fifo_data_out_reg[31] ),
        .\rd_cmd_fifo_data_out_reg[63] (\rd_cmd_fifo_data_out_reg[63] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_write_axi write_axi_full_u
       (.E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\m_axi_awaddr[31] (\m_axi_awaddr[31] ),
        .\m_axi_awlen[7] (\m_axi_awlen[7] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .\wr_cmd_fifo_data_out_reg[31] (\wr_cmd_fifo_data_out_reg[31] ),
        .\wr_cmd_fifo_data_out_reg[63] (\wr_cmd_fifo_data_out_reg[63] ));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_cmd_decode" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_cmd_decode
   (axi_rd_done_ff,
    rd_cmd_fifo_read_en,
    axi_rd,
    fifo_rst_ff3_reg,
    axi_rd_done,
    aclk,
    out,
    rd_axi_en_exec_ff4,
    axi_rd_busy,
    E);
  output axi_rd_done_ff;
  output rd_cmd_fifo_read_en;
  output axi_rd;
  input fifo_rst_ff3_reg;
  input axi_rd_done;
  input aclk;
  input out;
  input rd_axi_en_exec_ff4;
  input axi_rd_busy;
  input [0:0]E;

  wire [0:0]E;
  wire aclk;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_tx_i_1__0_n_0;
  wire fifo_rst_ff3_reg;
  wire out;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_i_1__0_n_0;
  wire rd_cmd_fifo_read_en;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;

  FDRE axi_tx_done_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rd_done),
        .Q(axi_rd_done_ff),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFF0FFF0F00000400)) 
    axi_tx_i_1__0
       (.I0(rd_axi_en_exec_ff4),
        .I1(out),
        .I2(state[1]),
        .I3(state[0]),
        .I4(axi_rd_busy),
        .I5(axi_rd),
        .O(axi_tx_i_1__0_n_0));
  FDRE axi_tx_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_tx_i_1__0_n_0),
        .Q(axi_rd),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFF0002FF00000200)) 
    rd_cmd_fifo_i_1__0
       (.I0(out),
        .I1(rd_axi_en_exec_ff4),
        .I2(axi_rd_busy),
        .I3(state[0]),
        .I4(state[1]),
        .I5(rd_cmd_fifo_read_en),
        .O(rd_cmd_fifo_i_1__0_n_0));
  FDRE rd_cmd_fifo_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_1__0_n_0),
        .Q(rd_cmd_fifo_read_en),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFFFFEEEEFF0F0000)) 
    \state[0]_i_1 
       (.I0(axi_rd_done),
        .I1(axi_rd_done_ff),
        .I2(E),
        .I3(axi_rd_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF111100F00000)) 
    \state[1]_i_1 
       (.I0(axi_rd_done_ff),
        .I1(axi_rd_done),
        .I2(E),
        .I3(axi_rd_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[1]_i_1_n_0 ));
  FDSE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(fifo_rst_ff3_reg));
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(fifo_rst_ff3_reg));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_cmd_decode" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_cmd_decode_0
   (\state_reg[0]_0 ,
    axi_wr,
    wr_cmd_fifo_read_en,
    fifo_rst_ff3_reg,
    axi_wr_done,
    aclk,
    wr_axi_en_exec_ff4,
    out,
    axi_wr_busy,
    cmd_valid_wr_ch);
  output \state_reg[0]_0 ;
  output axi_wr;
  output wr_cmd_fifo_read_en;
  input fifo_rst_ff3_reg;
  input axi_wr_done;
  input aclk;
  input wr_axi_en_exec_ff4;
  input out;
  input axi_wr_busy;
  input cmd_valid_wr_ch;

  wire aclk;
  wire axi_tx_i_1_n_0;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire cmd_valid_wr_ch;
  wire fifo_rst_ff3_reg;
  wire out;
  wire rd_cmd_fifo_i_1_n_0;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg[0]_0 ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;

  FDRE axi_tx_done_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_wr_done),
        .Q(\state_reg[0]_0 ),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFF0FFF0F00000400)) 
    axi_tx_i_1
       (.I0(wr_axi_en_exec_ff4),
        .I1(out),
        .I2(state[1]),
        .I3(state[0]),
        .I4(axi_wr_busy),
        .I5(axi_wr),
        .O(axi_tx_i_1_n_0));
  FDRE axi_tx_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_tx_i_1_n_0),
        .Q(axi_wr),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFF0002FF00000200)) 
    rd_cmd_fifo_i_1
       (.I0(out),
        .I1(wr_axi_en_exec_ff4),
        .I2(axi_wr_busy),
        .I3(state[0]),
        .I4(state[1]),
        .I5(wr_cmd_fifo_read_en),
        .O(rd_cmd_fifo_i_1_n_0));
  FDRE rd_cmd_fifo_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_1_n_0),
        .Q(wr_cmd_fifo_read_en),
        .R(fifo_rst_ff3_reg));
  LUT6 #(
    .INIT(64'hFFFFEEEEFF0F0000)) 
    \state[0]_i_1 
       (.I0(axi_wr_done),
        .I1(\state_reg[0]_0 ),
        .I2(cmd_valid_wr_ch),
        .I3(axi_wr_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF111100F00000)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(axi_wr_done),
        .I2(cmd_valid_wr_ch),
        .I3(axi_wr_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[1]_i_1_n_0 ));
  FDSE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(fifo_rst_ff3_reg));
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(fifo_rst_ff3_reg));
endmodule

(* AXI_64BIT_ADDR = "0" *) (* FAMILY = "artix7" *) (* GC_XSDB_S_IPORT_WIDTH = "37" *) 
(* GC_XSDB_S_OPORT_WIDTH = "17" *) (* M_AXI_ADDR_WIDTH = "32" *) (* M_AXI_DATA_WIDTH = "32" *) 
(* M_AXI_ID_WIDTH = "1" *) (* M_HAS_BURST = "1" *) (* ORIG_REF_NAME = "jtag_axi_v1_2_1_jtag_axi" *) 
(* PROTOCOL = "0" *) (* RD_CMDFIFO_DATA_WIDTH = "64" *) (* RD_TXN_QUEUE_LENGTH = "1" *) 
(* WR_CMDFIFO_DATA_WIDTH = "64" *) (* WR_TXN_QUEUE_LENGTH = "1" *) (* dont_touch = "true" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_jtag_axi
   (aclk,
    aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    sl_iport0,
    sl_oport0);
  (* S = "TRUE" *) (* keep = "true" *) input aclk;
  input aresetn;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;
  (* dont_touch = "true" *) input [36:0]sl_iport0;
  (* dont_touch = "true" *) output [16:0]sl_oport0;

  wire \<const0> ;
  wire \<const1> ;
  (* RTL_KEEP = "true" *) (* S *) wire aclk;
  wire aresetn;
  wire axi_bridge_u_n_42;
  wire axi_bridge_u_n_54;
  wire axi_bridge_u_n_57;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_rd_done_pulse;
  wire [1:0]axi_rd_resp;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [1:0]axi_wr_resp;
  wire [63:11]cmd_fifo_data_out;
  wire jtag_axi_engine_u_n_101;
  wire jtag_axi_engine_u_n_102;
  wire jtag_axi_engine_u_n_103;
  wire jtag_axi_engine_u_n_104;
  wire jtag_axi_engine_u_n_105;
  wire jtag_axi_engine_u_n_106;
  wire jtag_axi_engine_u_n_107;
  wire jtag_axi_engine_u_n_108;
  wire jtag_axi_engine_u_n_109;
  wire jtag_axi_engine_u_n_110;
  wire jtag_axi_engine_u_n_111;
  wire jtag_axi_engine_u_n_112;
  wire jtag_axi_engine_u_n_113;
  wire jtag_axi_engine_u_n_114;
  wire jtag_axi_engine_u_n_115;
  wire jtag_axi_engine_u_n_116;
  wire jtag_axi_engine_u_n_117;
  wire jtag_axi_engine_u_n_118;
  wire jtag_axi_engine_u_n_119;
  wire jtag_axi_engine_u_n_120;
  wire jtag_axi_engine_u_n_121;
  wire jtag_axi_engine_u_n_122;
  wire jtag_axi_engine_u_n_123;
  wire jtag_axi_engine_u_n_124;
  wire jtag_axi_engine_u_n_125;
  wire jtag_axi_engine_u_n_126;
  wire jtag_axi_engine_u_n_127;
  wire jtag_axi_engine_u_n_128;
  wire jtag_axi_engine_u_n_129;
  wire jtag_axi_engine_u_n_130;
  wire jtag_axi_engine_u_n_131;
  wire jtag_axi_engine_u_n_132;
  wire jtag_axi_engine_u_n_133;
  wire jtag_axi_engine_u_n_134;
  wire jtag_axi_engine_u_n_135;
  wire jtag_axi_engine_u_n_136;
  wire jtag_axi_engine_u_n_137;
  wire jtag_axi_engine_u_n_138;
  wire jtag_axi_engine_u_n_139;
  wire jtag_axi_engine_u_n_140;
  wire jtag_axi_engine_u_n_141;
  wire jtag_axi_engine_u_n_142;
  wire jtag_axi_engine_u_n_143;
  wire jtag_axi_engine_u_n_144;
  wire jtag_axi_engine_u_n_145;
  wire jtag_axi_engine_u_n_146;
  wire jtag_axi_engine_u_n_147;
  wire jtag_axi_engine_u_n_148;
  wire jtag_axi_engine_u_n_149;
  wire jtag_axi_engine_u_n_150;
  wire jtag_axi_engine_u_n_151;
  wire jtag_axi_engine_u_n_152;
  wire jtag_axi_engine_u_n_153;
  wire jtag_axi_engine_u_n_154;
  wire jtag_axi_engine_u_n_155;
  wire jtag_axi_engine_u_n_156;
  wire jtag_axi_engine_u_n_157;
  wire jtag_axi_engine_u_n_158;
  wire jtag_axi_engine_u_n_159;
  wire jtag_axi_engine_u_n_160;
  wire jtag_axi_engine_u_n_161;
  wire jtag_axi_engine_u_n_162;
  wire jtag_axi_engine_u_n_163;
  wire jtag_axi_engine_u_n_164;
  wire jtag_axi_engine_u_n_165;
  wire jtag_axi_engine_u_n_166;
  wire jtag_axi_engine_u_n_167;
  wire jtag_axi_engine_u_n_168;
  wire jtag_axi_engine_u_n_169;
  wire jtag_axi_engine_u_n_170;
  wire jtag_axi_engine_u_n_171;
  wire jtag_axi_engine_u_n_172;
  wire jtag_axi_engine_u_n_173;
  wire jtag_axi_engine_u_n_174;
  wire jtag_axi_engine_u_n_175;
  wire jtag_axi_engine_u_n_176;
  wire jtag_axi_engine_u_n_177;
  wire jtag_axi_engine_u_n_178;
  wire jtag_axi_engine_u_n_179;
  wire jtag_axi_engine_u_n_18;
  wire jtag_axi_engine_u_n_180;
  wire jtag_axi_engine_u_n_24;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_6_in;
  wire [31:0]rx_fifo_data_o;
  wire \rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ;
  wire rx_fifo_wr_en;
  wire select_piped_1_reg_pipe_5_reg_n_0;
  wire select_piped_3_reg_pipe_6_reg_n_0;
  (* DONT_TOUCH *) wire [36:0]sl_iport0;
  (* DONT_TOUCH *) wire [16:0]sl_oport0;
  wire [0:0]\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in ;
  wire \tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ;
  wire [7:6]\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;

  assign m_axi_arlock = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_awlock = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_axi_bridge axi_bridge_u
       (.D(axi_bridge_u_n_57),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (rx_fifo_data_o),
        .E(p_6_in),
        .Q(m_axi_wvalid),
        .SR(axi_bridge_u_n_42),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_resp(axi_rd_resp),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .\gpregsm1.curr_fwft_state_reg[0] (\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in ),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_axi_awaddr[31] ({m_axi_awaddr,m_axi_awsize,m_axi_awburst,m_axi_awcache,m_axi_awid}),
        .\m_axi_awlen[7] (m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .out({m_axi_araddr,m_axi_arsize,m_axi_arburst,m_axi_arcache,m_axi_arid}),
        .ram_empty_fb_i_reg(axi_bridge_u_n_54),
        .ram_full_fb_i_reg(jtag_axi_engine_u_n_18),
        .\rd_cmd_fifo_data_out_qid_reg[3] (axi_rd_done_pulse),
        .\rd_cmd_fifo_data_out_reg[31] ({jtag_axi_engine_u_n_173,jtag_axi_engine_u_n_174,jtag_axi_engine_u_n_175,jtag_axi_engine_u_n_176,jtag_axi_engine_u_n_177,jtag_axi_engine_u_n_178,jtag_axi_engine_u_n_179,jtag_axi_engine_u_n_180}),
        .\rd_cmd_fifo_data_out_reg[63] ({jtag_axi_engine_u_n_101,jtag_axi_engine_u_n_102,jtag_axi_engine_u_n_103,jtag_axi_engine_u_n_104,jtag_axi_engine_u_n_105,jtag_axi_engine_u_n_106,jtag_axi_engine_u_n_107,jtag_axi_engine_u_n_108,jtag_axi_engine_u_n_109,jtag_axi_engine_u_n_110,jtag_axi_engine_u_n_111,jtag_axi_engine_u_n_112,jtag_axi_engine_u_n_113,jtag_axi_engine_u_n_114,jtag_axi_engine_u_n_115,jtag_axi_engine_u_n_116,jtag_axi_engine_u_n_117,jtag_axi_engine_u_n_118,jtag_axi_engine_u_n_119,jtag_axi_engine_u_n_120,jtag_axi_engine_u_n_121,jtag_axi_engine_u_n_122,jtag_axi_engine_u_n_123,jtag_axi_engine_u_n_124,jtag_axi_engine_u_n_125,jtag_axi_engine_u_n_126,jtag_axi_engine_u_n_127,jtag_axi_engine_u_n_128,jtag_axi_engine_u_n_129,jtag_axi_engine_u_n_130,jtag_axi_engine_u_n_131,jtag_axi_engine_u_n_132,jtag_axi_engine_u_n_133,jtag_axi_engine_u_n_134,jtag_axi_engine_u_n_135,jtag_axi_engine_u_n_136,jtag_axi_engine_u_n_137,jtag_axi_engine_u_n_138,jtag_axi_engine_u_n_139,jtag_axi_engine_u_n_140,jtag_axi_engine_u_n_141,jtag_axi_engine_u_n_142,jtag_axi_engine_u_n_143,jtag_axi_engine_u_n_144,jtag_axi_engine_u_n_145,jtag_axi_engine_u_n_146,jtag_axi_engine_u_n_147,jtag_axi_engine_u_n_148,jtag_axi_engine_u_n_149,jtag_axi_engine_u_n_150,jtag_axi_engine_u_n_151,jtag_axi_engine_u_n_152,jtag_axi_engine_u_n_153,jtag_axi_engine_u_n_154,jtag_axi_engine_u_n_155,jtag_axi_engine_u_n_156,jtag_axi_engine_u_n_157,jtag_axi_engine_u_n_158,jtag_axi_engine_u_n_159,jtag_axi_engine_u_n_160,jtag_axi_engine_u_n_161,jtag_axi_engine_u_n_162,jtag_axi_engine_u_n_163,jtag_axi_engine_u_n_164}),
        .rd_sts_flag_reg(jtag_axi_engine_u_n_24),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .\wr_cmd_fifo_data_out_reg[31] ({jtag_axi_engine_u_n_165,jtag_axi_engine_u_n_166,jtag_axi_engine_u_n_167,jtag_axi_engine_u_n_168,jtag_axi_engine_u_n_169,jtag_axi_engine_u_n_170,jtag_axi_engine_u_n_171,jtag_axi_engine_u_n_172}),
        .\wr_cmd_fifo_data_out_reg[63] ({cmd_fifo_data_out[63:32],cmd_fifo_data_out[23:15],cmd_fifo_data_out[11]}));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_jtag_axi_engine jtag_axi_engine_u
       (.D(axi_bridge_u_n_57),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (jtag_axi_engine_u_n_18),
        .E(\rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .Q(m_axi_wvalid),
        .SR(axi_bridge_u_n_42),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_done_reg(axi_rd_done_pulse),
        .axi_rd_resp(axi_rd_resp),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_done_reg(p_6_in),
        .axi_wr_resp(axi_wr_resp),
        .\burst_count_reg[8] (axi_bridge_u_n_54),
        .\cmd_fifo_data_out_ff_reg[63] ({cmd_fifo_data_out[63:32],cmd_fifo_data_out[23:15],cmd_fifo_data_out[11]}),
        .\cmd_fifo_data_out_ff_reg[63]_0 ({jtag_axi_engine_u_n_101,jtag_axi_engine_u_n_102,jtag_axi_engine_u_n_103,jtag_axi_engine_u_n_104,jtag_axi_engine_u_n_105,jtag_axi_engine_u_n_106,jtag_axi_engine_u_n_107,jtag_axi_engine_u_n_108,jtag_axi_engine_u_n_109,jtag_axi_engine_u_n_110,jtag_axi_engine_u_n_111,jtag_axi_engine_u_n_112,jtag_axi_engine_u_n_113,jtag_axi_engine_u_n_114,jtag_axi_engine_u_n_115,jtag_axi_engine_u_n_116,jtag_axi_engine_u_n_117,jtag_axi_engine_u_n_118,jtag_axi_engine_u_n_119,jtag_axi_engine_u_n_120,jtag_axi_engine_u_n_121,jtag_axi_engine_u_n_122,jtag_axi_engine_u_n_123,jtag_axi_engine_u_n_124,jtag_axi_engine_u_n_125,jtag_axi_engine_u_n_126,jtag_axi_engine_u_n_127,jtag_axi_engine_u_n_128,jtag_axi_engine_u_n_129,jtag_axi_engine_u_n_130,jtag_axi_engine_u_n_131,jtag_axi_engine_u_n_132,jtag_axi_engine_u_n_133,jtag_axi_engine_u_n_134,jtag_axi_engine_u_n_135,jtag_axi_engine_u_n_136,jtag_axi_engine_u_n_137,jtag_axi_engine_u_n_138,jtag_axi_engine_u_n_139,jtag_axi_engine_u_n_140,jtag_axi_engine_u_n_141,jtag_axi_engine_u_n_142,jtag_axi_engine_u_n_143,jtag_axi_engine_u_n_144,jtag_axi_engine_u_n_145,jtag_axi_engine_u_n_146,jtag_axi_engine_u_n_147,jtag_axi_engine_u_n_148,jtag_axi_engine_u_n_149,jtag_axi_engine_u_n_150,jtag_axi_engine_u_n_151,jtag_axi_engine_u_n_152,jtag_axi_engine_u_n_153,jtag_axi_engine_u_n_154,jtag_axi_engine_u_n_155,jtag_axi_engine_u_n_156,jtag_axi_engine_u_n_157,jtag_axi_engine_u_n_158,jtag_axi_engine_u_n_159,jtag_axi_engine_u_n_160,jtag_axi_engine_u_n_161,jtag_axi_engine_u_n_162,jtag_axi_engine_u_n_163,jtag_axi_engine_u_n_164}),
        .\gc0.count_d1_reg[0] (\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\goreg_dm.dout_i_reg[31] (\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in ),
        .\len_reg[7] ({jtag_axi_engine_u_n_165,jtag_axi_engine_u_n_166,jtag_axi_engine_u_n_167,jtag_axi_engine_u_n_168,jtag_axi_engine_u_n_169,jtag_axi_engine_u_n_170,jtag_axi_engine_u_n_171,jtag_axi_engine_u_n_172}),
        .\len_reg[7]_0 ({jtag_axi_engine_u_n_173,jtag_axi_engine_u_n_174,jtag_axi_engine_u_n_175,jtag_axi_engine_u_n_176,jtag_axi_engine_u_n_177,jtag_axi_engine_u_n_178,jtag_axi_engine_u_n_179,jtag_axi_engine_u_n_180}),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .out(sl_iport0),
        .rd_sts_flag_reg_0(jtag_axi_engine_u_n_24),
        .\rx_fifo_data_o_reg[31] (rx_fifo_data_o),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg_n_0),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg_n_0),
        .sl_oport_o(sl_oport0));
  FDRE select_piped_1_reg_pipe_5_reg
       (.C(aclk),
        .CE(\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .D(\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .Q(select_piped_1_reg_pipe_5_reg_n_0),
        .R(1'b0));
  FDRE select_piped_3_reg_pipe_6_reg
       (.C(aclk),
        .CE(\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .D(\tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .Q(select_piped_3_reg_pipe_6_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_jtag_axi_engine" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_jtag_axi_engine
   (sl_oport_o,
    \goreg_dm.dout_i_reg[31] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    axi_wr_done_ff,
    axi_rd_done_ff,
    \gc0.count_d1_reg[0] ,
    axi_wr,
    axi_rd,
    rd_sts_flag_reg_0,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \cmd_fifo_data_out_ff_reg[63] ,
    m_axi_wdata,
    \cmd_fifo_data_out_ff_reg[63]_0 ,
    \len_reg[7] ,
    \len_reg[7]_0 ,
    out,
    aclk,
    E,
    \rx_fifo_data_o_reg[31] ,
    axi_wr_done,
    axi_rd_done,
    SR,
    aresetn,
    axi_rd_resp,
    axi_wr_resp,
    axi_wr_done_reg,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    rx_fifo_wr_en,
    axi_rd_done_reg,
    axi_wr_busy,
    axi_rd_busy,
    D,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg);
  output [16:0]sl_oport_o;
  output [0:0]\goreg_dm.dout_i_reg[31] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output axi_wr_done_ff;
  output axi_rd_done_ff;
  output [0:0]\gc0.count_d1_reg[0] ;
  output axi_wr;
  output axi_rd;
  output rd_sts_flag_reg_0;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [41:0]\cmd_fifo_data_out_ff_reg[63] ;
  output [31:0]m_axi_wdata;
  output [63:0]\cmd_fifo_data_out_ff_reg[63]_0 ;
  output [7:0]\len_reg[7] ;
  output [7:0]\len_reg[7]_0 ;
  input [36:0]out;
  input aclk;
  input [0:0]E;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input axi_wr_done;
  input axi_rd_done;
  input [0:0]SR;
  input aresetn;
  input [1:0]axi_rd_resp;
  input [1:0]axi_wr_resp;
  input [0:0]axi_wr_done_reg;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input rx_fifo_wr_en;
  input [0:0]axi_rd_done_reg;
  input axi_wr_busy;
  input axi_rd_busy;
  input [0:0]D;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire aresetn_xsdb;
  (* async_reg = "true" *) wire aresetn_xsdb_ff;
  (* async_reg = "true" *) wire aresetn_xsdb_ff2;
  wire aresetn_xsdb_ff3;
  (* RTL_KEEP = "true" *) wire axi_aresetn_ff;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire [0:0]axi_rd_done_reg;
  wire [1:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_done_reg;
  wire [1:0]axi_wr_resp;
  wire \burst_count_reg[8] ;
  wire [31:24]cmd_fifo_data_out;
  wire [41:0]\cmd_fifo_data_out_ff_reg[63] ;
  wire [63:0]\cmd_fifo_data_out_ff_reg[63]_0 ;
  wire cmd_valid_rd_ch;
  wire cmd_valid_rd_ch_d;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  (* RTL_KEEP = "true" *) wire fifo_rst;
  (* async_reg = "true" *) wire fifo_rst_ff1;
  (* async_reg = "true" *) wire fifo_rst_ff2;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire fifo_rst_xsdb;
  wire fifo_rst_xsdb_ff;
  wire fifo_rst_xsdb_ff2;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [0:0]\goreg_dm.dout_i_reg[31] ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_0 ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_1 ;
  wire len1;
  wire \len[3]_i_2__0_n_0 ;
  wire [7:0]\len_reg[7] ;
  wire [7:0]\len_reg[7]_0 ;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [36:0]out;
  wire rd_axi_en;
  (* RTL_KEEP = "true" *) wire rd_axi_en_exec;
  (* async_reg = "true" *) wire rd_axi_en_exec_ff;
  (* async_reg = "true" *) wire rd_axi_en_exec_ff2;
  wire rd_axi_en_exec_ff3;
  wire rd_axi_en_exec_ff4;
  wire [4:2]rd_cmd_counter;
  wire \rd_cmd_counter[0]_i_1_n_0 ;
  wire \rd_cmd_counter[1]_i_1_n_0 ;
  wire \rd_cmd_counter[4]_i_1_n_0 ;
  wire [4:0]rd_cmd_counter_reg__0;
  wire [3:0]rd_cmd_fifo_data_out_qid;
  wire [63:0]rd_cmd_fifo_dataout_i;
  wire rd_cmd_fifo_i_n_0;
  wire rd_cmd_fifo_i_n_10;
  wire rd_cmd_fifo_i_n_11;
  wire rd_cmd_fifo_i_n_12;
  wire rd_cmd_fifo_i_n_13;
  wire rd_cmd_fifo_i_n_14;
  wire rd_cmd_fifo_i_n_15;
  wire rd_cmd_fifo_i_n_16;
  wire rd_cmd_fifo_i_n_17;
  wire rd_cmd_fifo_i_n_18;
  wire rd_cmd_fifo_i_n_19;
  wire rd_cmd_fifo_i_n_2;
  wire rd_cmd_fifo_i_n_20;
  wire rd_cmd_fifo_i_n_21;
  wire rd_cmd_fifo_i_n_22;
  wire rd_cmd_fifo_i_n_23;
  wire rd_cmd_fifo_i_n_24;
  wire rd_cmd_fifo_i_n_25;
  wire rd_cmd_fifo_i_n_26;
  wire rd_cmd_fifo_i_n_27;
  wire rd_cmd_fifo_i_n_28;
  wire rd_cmd_fifo_i_n_29;
  wire rd_cmd_fifo_i_n_30;
  wire rd_cmd_fifo_i_n_31;
  wire rd_cmd_fifo_i_n_32;
  wire rd_cmd_fifo_i_n_33;
  wire rd_cmd_fifo_i_n_34;
  wire rd_cmd_fifo_i_n_35;
  wire rd_cmd_fifo_i_n_36;
  wire rd_cmd_fifo_i_n_37;
  wire rd_cmd_fifo_i_n_38;
  wire rd_cmd_fifo_i_n_39;
  wire rd_cmd_fifo_i_n_40;
  wire rd_cmd_fifo_i_n_41;
  wire rd_cmd_fifo_i_n_42;
  wire rd_cmd_fifo_i_n_43;
  wire rd_cmd_fifo_i_n_44;
  wire rd_cmd_fifo_i_n_45;
  wire rd_cmd_fifo_i_n_46;
  wire rd_cmd_fifo_i_n_47;
  wire rd_cmd_fifo_i_n_48;
  wire rd_cmd_fifo_i_n_49;
  wire rd_cmd_fifo_i_n_5;
  wire rd_cmd_fifo_i_n_50;
  wire rd_cmd_fifo_i_n_51;
  wire rd_cmd_fifo_i_n_52;
  wire rd_cmd_fifo_i_n_53;
  wire rd_cmd_fifo_i_n_54;
  wire rd_cmd_fifo_i_n_55;
  wire rd_cmd_fifo_i_n_56;
  wire rd_cmd_fifo_i_n_57;
  wire rd_cmd_fifo_i_n_58;
  wire rd_cmd_fifo_i_n_59;
  wire rd_cmd_fifo_i_n_6;
  wire rd_cmd_fifo_i_n_60;
  wire rd_cmd_fifo_i_n_61;
  wire rd_cmd_fifo_i_n_62;
  wire rd_cmd_fifo_i_n_63;
  wire rd_cmd_fifo_i_n_64;
  wire rd_cmd_fifo_i_n_65;
  wire rd_cmd_fifo_i_n_66;
  wire rd_cmd_fifo_i_n_67;
  wire rd_cmd_fifo_i_n_68;
  wire rd_cmd_fifo_i_n_69;
  wire rd_cmd_fifo_i_n_7;
  wire rd_cmd_fifo_i_n_8;
  wire rd_cmd_fifo_i_n_9;
  wire rd_cmd_fifo_read_en;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff2;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff3;
  wire rd_cmd_fifowren_i;
  wire rd_cmd_fifowren_xsdb;
  wire rd_cmd_valid;
  wire [2:0]rd_done_state;
  wire \rd_done_state[0]_i_1_n_0 ;
  wire \rd_done_state[1]_i_1_n_0 ;
  wire \rd_done_state[2]_i_1_n_0 ;
  wire \rd_done_state[2]_i_2_n_0 ;
  wire [3:0]rd_qid;
  wire rd_sts_flag_reg_0;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire rx_fifo_i_n_1;
  wire rx_fifo_i_n_10;
  wire rx_fifo_i_n_11;
  wire rx_fifo_i_n_12;
  wire rx_fifo_i_n_13;
  wire rx_fifo_i_n_14;
  wire rx_fifo_i_n_15;
  wire rx_fifo_i_n_16;
  wire rx_fifo_i_n_17;
  wire rx_fifo_i_n_18;
  wire rx_fifo_i_n_19;
  wire rx_fifo_i_n_2;
  wire rx_fifo_i_n_20;
  wire rx_fifo_i_n_21;
  wire rx_fifo_i_n_22;
  wire rx_fifo_i_n_23;
  wire rx_fifo_i_n_24;
  wire rx_fifo_i_n_25;
  wire rx_fifo_i_n_26;
  wire rx_fifo_i_n_27;
  wire rx_fifo_i_n_28;
  wire rx_fifo_i_n_29;
  wire rx_fifo_i_n_3;
  wire rx_fifo_i_n_30;
  wire rx_fifo_i_n_31;
  wire rx_fifo_i_n_32;
  wire rx_fifo_i_n_33;
  wire rx_fifo_i_n_34;
  wire rx_fifo_i_n_4;
  wire rx_fifo_i_n_5;
  wire rx_fifo_i_n_6;
  wire rx_fifo_i_n_7;
  wire rx_fifo_i_n_8;
  wire rx_fifo_i_n_9;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_axi_rd_busy;
  wire s_axi_rd_busy_i_1_n_0;
  wire s_axi_rd_busy_i_2_n_0;
  wire s_axi_rd_done;
  wire s_axi_rd_done_i_1_n_0;
  wire s_axi_rd_done_i_2_n_0;
  wire s_axi_rd_done_i_3_n_0;
  wire s_axi_rd_resp;
  wire \s_axi_rd_resp[0]_i_1_n_0 ;
  wire s_axi_wr_busy;
  wire s_axi_wr_busy_i_1_n_0;
  wire s_axi_wr_busy_i_2_n_0;
  wire s_axi_wr_done;
  wire s_axi_wr_done_i_1_n_0;
  wire s_axi_wr_done_i_2_n_0;
  wire s_axi_wr_done_i_3_n_0;
  wire \s_axi_wr_resp[0]_i_1_n_0 ;
  wire \s_axi_wr_resp[1]_i_1_n_0 ;
  wire [7:0]s_daddr_i;
  wire [16:0]s_daddr_wire;
  wire s_den_i;
  wire s_den_wire;
  wire [15:0]s_di_i;
  wire [0:0]s_do_i;
  wire \s_do_i_reg_n_0_[10] ;
  wire \s_do_i_reg_n_0_[11] ;
  wire \s_do_i_reg_n_0_[12] ;
  wire \s_do_i_reg_n_0_[13] ;
  wire \s_do_i_reg_n_0_[14] ;
  wire \s_do_i_reg_n_0_[15] ;
  wire \s_do_i_reg_n_0_[1] ;
  wire \s_do_i_reg_n_0_[2] ;
  wire \s_do_i_reg_n_0_[3] ;
  wire \s_do_i_reg_n_0_[4] ;
  wire \s_do_i_reg_n_0_[5] ;
  wire \s_do_i_reg_n_0_[6] ;
  wire \s_do_i_reg_n_0_[7] ;
  wire \s_do_i_reg_n_0_[8] ;
  wire \s_do_i_reg_n_0_[9] ;
  wire [15:0]s_do_wire;
  wire s_drdy_i;
  wire s_dwe_i;
  wire s_dwe_wire;
  wire s_rst_i;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [16:0]sl_oport_o;
  wire [7:2]status_reg_data_in_i;
  (* RTL_KEEP = "true" *) wire [15:0]status_reg_datain;
  (* async_reg = "true" *) wire [15:0]status_reg_datain_ff2;
  wire [15:0]status_reg_datain_ff3;
  wire [15:0]status_reg_datain_ff4;
  (* async_reg = "true" *) wire [15:0]status_reg_datain_ff_1;
  wire [31:0]tx_fifo_dataout;
  wire tx_fifo_i_n_1;
  wire tx_fifo_wr;
  wire wr_axi_en;
  (* RTL_KEEP = "true" *) wire wr_axi_en_exec;
  (* async_reg = "true" *) wire wr_axi_en_exec_ff;
  (* async_reg = "true" *) wire wr_axi_en_exec_ff2;
  wire wr_axi_en_exec_ff3;
  wire wr_axi_en_exec_ff4;
  wire [4:2]wr_cmd_counter;
  wire \wr_cmd_counter[0]_i_1_n_0 ;
  wire \wr_cmd_counter[1]_i_1_n_0 ;
  wire \wr_cmd_counter[4]_i_1_n_0 ;
  wire [4:0]wr_cmd_counter_reg__0;
  wire [3:0]wr_cmd_fifo_data_out_qid;
  wire [63:0]wr_cmd_fifo_dataout_i;
  wire wr_cmd_fifo_i_n_1;
  wire wr_cmd_fifo_i_n_10;
  wire wr_cmd_fifo_i_n_11;
  wire wr_cmd_fifo_i_n_12;
  wire wr_cmd_fifo_i_n_13;
  wire wr_cmd_fifo_i_n_14;
  wire wr_cmd_fifo_i_n_15;
  wire wr_cmd_fifo_i_n_16;
  wire wr_cmd_fifo_i_n_17;
  wire wr_cmd_fifo_i_n_18;
  wire wr_cmd_fifo_i_n_19;
  wire wr_cmd_fifo_i_n_2;
  wire wr_cmd_fifo_i_n_20;
  wire wr_cmd_fifo_i_n_21;
  wire wr_cmd_fifo_i_n_22;
  wire wr_cmd_fifo_i_n_23;
  wire wr_cmd_fifo_i_n_24;
  wire wr_cmd_fifo_i_n_25;
  wire wr_cmd_fifo_i_n_26;
  wire wr_cmd_fifo_i_n_27;
  wire wr_cmd_fifo_i_n_28;
  wire wr_cmd_fifo_i_n_29;
  wire wr_cmd_fifo_i_n_30;
  wire wr_cmd_fifo_i_n_31;
  wire wr_cmd_fifo_i_n_32;
  wire wr_cmd_fifo_i_n_33;
  wire wr_cmd_fifo_i_n_34;
  wire wr_cmd_fifo_i_n_35;
  wire wr_cmd_fifo_i_n_36;
  wire wr_cmd_fifo_i_n_37;
  wire wr_cmd_fifo_i_n_38;
  wire wr_cmd_fifo_i_n_39;
  wire wr_cmd_fifo_i_n_4;
  wire wr_cmd_fifo_i_n_40;
  wire wr_cmd_fifo_i_n_41;
  wire wr_cmd_fifo_i_n_42;
  wire wr_cmd_fifo_i_n_43;
  wire wr_cmd_fifo_i_n_44;
  wire wr_cmd_fifo_i_n_45;
  wire wr_cmd_fifo_i_n_46;
  wire wr_cmd_fifo_i_n_47;
  wire wr_cmd_fifo_i_n_48;
  wire wr_cmd_fifo_i_n_49;
  wire wr_cmd_fifo_i_n_5;
  wire wr_cmd_fifo_i_n_50;
  wire wr_cmd_fifo_i_n_51;
  wire wr_cmd_fifo_i_n_52;
  wire wr_cmd_fifo_i_n_53;
  wire wr_cmd_fifo_i_n_54;
  wire wr_cmd_fifo_i_n_55;
  wire wr_cmd_fifo_i_n_56;
  wire wr_cmd_fifo_i_n_57;
  wire wr_cmd_fifo_i_n_58;
  wire wr_cmd_fifo_i_n_59;
  wire wr_cmd_fifo_i_n_6;
  wire wr_cmd_fifo_i_n_60;
  wire wr_cmd_fifo_i_n_7;
  wire wr_cmd_fifo_i_n_8;
  wire wr_cmd_fifo_i_n_9;
  wire wr_cmd_fifo_read_en;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff2;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff3;
  wire wr_cmd_fifowren_i;
  wire wr_cmd_fifowren_xsdb;
  wire wr_cmd_valid;
  wire [2:0]wr_done_state;
  wire \wr_done_state[0]_i_1_n_0 ;
  wire \wr_done_state[1]_i_1_n_0 ;
  wire \wr_done_state[2]_i_1_n_0 ;
  wire \wr_done_state[2]_i_2_n_0 ;
  wire [3:0]wr_qid;
  wire wr_sts_flag_reg_n_0;
  wire xsdb_clk;
  wire xsdb_rst;
  wire xsdb_rst_i_1_n_0;

  (* C_BUILD_REVISION = "0" *) 
  (* C_CORE_INFO1 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_CORE_INFO2 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_CORE_MAJOR_VER = "1" *) 
  (* C_CORE_MINOR_VER = "2" *) 
  (* C_CORE_TYPE = "7" *) 
  (* C_CSE_DRV_VER = "1" *) 
  (* C_MAJOR_VERSION = "2016" *) 
  (* C_MINOR_VERSION = "3" *) 
  (* C_NEXT_SLAVE = "0" *) 
  (* C_PIPE_IFACE = "0" *) 
  (* C_USE_TEST_REG = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* C_XSDB_SLAVE_TYPE = "16'b0000000001110001" *) 
  (* DONT_TOUCH *) 
  DemoInterconnect_jtag_axi_0_0_xsdbs_v1_0_2_xsdbs U_XSDB_SLAVE
       (.s_daddr_o(s_daddr_wire),
        .s_dclk_o(xsdb_clk),
        .s_den_o(s_den_wire),
        .s_di_o(s_do_wire),
        .s_do_i(s_di_i),
        .s_drdy_i(s_drdy_i),
        .s_dwe_o(s_dwe_wire),
        .s_rst_o(s_rst_i),
        .sl_iport_i(out),
        .sl_oport_o(sl_oport_o));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE aresetn_xsdb_ff2_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff),
        .Q(aresetn_xsdb_ff2),
        .R(1'b0));
  FDRE aresetn_xsdb_ff3_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff2),
        .Q(aresetn_xsdb_ff3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE aresetn_xsdb_ff_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(axi_aresetn_ff),
        .Q(aresetn_xsdb_ff),
        .R(1'b0));
  FDRE aresetn_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff3),
        .Q(aresetn_xsdb),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE axi_aresetn_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(axi_aresetn_ff),
        .R(1'b0));
  FDRE axi_rd_txn_err_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rd_resp[1]),
        .Q(axi_rd_txn_err),
        .R(rd_cmd_fifo_i_n_0));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_cmd_decode cmd_decode_rd_channel
       (.E(cmd_valid_rd_ch),
        .aclk(aclk),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .fifo_rst_ff3_reg(rd_cmd_fifo_i_n_0),
        .out(rd_cmd_valid),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_cmd_decode_0 cmd_decode_wr_channel
       (.aclk(aclk),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .fifo_rst_ff3_reg(rd_cmd_fifo_i_n_0),
        .out(wr_cmd_valid),
        .\state_reg[0]_0 (axi_wr_done_ff),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en));
  FDRE cmd_valid_rd_ch_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(cmd_valid_rd_ch),
        .Q(cmd_valid_rd_ch_d),
        .R(rd_cmd_fifo_i_n_0));
  FDRE cmd_valid_wr_ch_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_cmd_fifo_i_n_5),
        .Q(cmd_valid_wr_ch_d),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE fifo_rst_ff1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rst),
        .Q(fifo_rst_ff1),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE fifo_rst_ff2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rst_ff1),
        .Q(fifo_rst_ff2),
        .S(SR));
  FDSE fifo_rst_ff3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rst_ff2),
        .Q(fifo_rst_ff3),
        .S(SR));
  FDSE fifo_rst_ff4_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rst_ff3),
        .Q(fifo_rst_ff4),
        .S(SR));
  (* KEEP = "yes" *) 
  FDRE fifo_rst_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb),
        .Q(fifo_rst),
        .R(1'b0));
  FDRE fifo_rst_xsdb_ff2_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb_ff),
        .Q(fifo_rst_xsdb_ff2),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE fifo_rst_xsdb_ff_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb),
        .Q(fifo_rst_xsdb_ff),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_cmd_fifowren_axi_ff));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(rd_cmd_fifowren_axi_ff));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(wr_cmd_fifowren_axi_ff3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(rd_cmd_fifowren_axi_ff3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[0]_i_1 
       (.I0(\cmd_fifo_data_out_ff_reg[63] [5]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(cmd_fifo_data_out[24]),
        .I3(len1),
        .O(\len_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[0]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [24]),
        .I3(\len[3]_i_2__0_n_0 ),
        .O(\len_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[1]_i_1 
       (.I0(\cmd_fifo_data_out_ff_reg[63] [5]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(cmd_fifo_data_out[25]),
        .I3(len1),
        .O(\len_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[1]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [25]),
        .I3(\len[3]_i_2__0_n_0 ),
        .O(\len_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[2]_i_1 
       (.I0(\cmd_fifo_data_out_ff_reg[63] [5]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(cmd_fifo_data_out[26]),
        .I3(len1),
        .O(\len_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[2]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [26]),
        .I3(\len[3]_i_2__0_n_0 ),
        .O(\len_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[3]_i_1 
       (.I0(\cmd_fifo_data_out_ff_reg[63] [5]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(cmd_fifo_data_out[27]),
        .I3(len1),
        .O(\len_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \len[3]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [27]),
        .I3(\len[3]_i_2__0_n_0 ),
        .O(\len_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \len[3]_i_2 
       (.I0(cmd_fifo_data_out[30]),
        .I1(cmd_fifo_data_out[31]),
        .I2(cmd_fifo_data_out[29]),
        .I3(cmd_fifo_data_out[28]),
        .O(len1));
  LUT4 #(
    .INIT(16'h0001)) 
    \len[3]_i_2__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [30]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [31]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [29]),
        .I3(\cmd_fifo_data_out_ff_reg[63]_0 [28]),
        .O(\len[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[4]_i_1 
       (.I0(cmd_fifo_data_out[28]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(\cmd_fifo_data_out_ff_reg[63] [5]),
        .O(\len_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[4]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [28]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .O(\len_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[5]_i_1 
       (.I0(cmd_fifo_data_out[29]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(\cmd_fifo_data_out_ff_reg[63] [5]),
        .O(\len_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[5]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [29]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .O(\len_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[6]_i_1 
       (.I0(cmd_fifo_data_out[30]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(\cmd_fifo_data_out_ff_reg[63] [5]),
        .O(\len_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[6]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [30]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .O(\len_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[7]_i_1 
       (.I0(cmd_fifo_data_out[31]),
        .I1(\cmd_fifo_data_out_ff_reg[63] [6]),
        .I2(\cmd_fifo_data_out_ff_reg[63] [5]),
        .O(\len_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \len[7]_i_1__0 
       (.I0(\cmd_fifo_data_out_ff_reg[63]_0 [31]),
        .I1(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .I2(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .O(\len_reg[7]_0 [7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_ff2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff),
        .Q(rd_axi_en_exec_ff2),
        .R(rd_cmd_fifo_i_n_0));
  FDRE rd_axi_en_exec_ff3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff2),
        .Q(rd_axi_en_exec_ff3),
        .R(rd_cmd_fifo_i_n_0));
  FDRE rd_axi_en_exec_ff4_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff3),
        .Q(rd_axi_en_exec_ff4),
        .R(rd_cmd_fifo_i_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_axi_en_exec),
        .Q(rd_axi_en_exec_ff),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(rd_axi_en),
        .Q(rd_axi_en_exec),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_cmd_counter[0]_i_1 
       (.I0(rd_cmd_counter_reg__0[0]),
        .O(\rd_cmd_counter[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_cmd_counter[1]_i_1 
       (.I0(rd_cmd_counter_reg__0[0]),
        .I1(rd_done_state[2]),
        .I2(rd_cmd_counter_reg__0[1]),
        .O(\rd_cmd_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \rd_cmd_counter[2]_i_1 
       (.I0(rd_done_state[2]),
        .I1(rd_cmd_counter_reg__0[0]),
        .I2(rd_cmd_counter_reg__0[2]),
        .I3(rd_cmd_counter_reg__0[1]),
        .O(rd_cmd_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \rd_cmd_counter[3]_i_1 
       (.I0(rd_cmd_counter_reg__0[1]),
        .I1(rd_cmd_counter_reg__0[0]),
        .I2(rd_done_state[2]),
        .I3(rd_cmd_counter_reg__0[3]),
        .I4(rd_cmd_counter_reg__0[2]),
        .O(rd_cmd_counter[3]));
  LUT6 #(
    .INIT(64'h0000000000F08800)) 
    \rd_cmd_counter[4]_i_1 
       (.I0(rd_axi_en_exec_ff4),
        .I1(rd_cmd_fifowren_axi_ff2),
        .I2(axi_rd_done_reg),
        .I3(rd_done_state[1]),
        .I4(rd_done_state[2]),
        .I5(rd_done_state[0]),
        .O(\rd_cmd_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFFD0002)) 
    \rd_cmd_counter[4]_i_2 
       (.I0(rd_done_state[2]),
        .I1(rd_cmd_counter_reg__0[0]),
        .I2(rd_cmd_counter_reg__0[2]),
        .I3(rd_cmd_counter_reg__0[1]),
        .I4(rd_cmd_counter_reg__0[4]),
        .I5(rd_cmd_counter_reg__0[3]),
        .O(rd_cmd_counter[4]));
  FDRE \rd_cmd_counter_reg[0] 
       (.C(aclk),
        .CE(\rd_cmd_counter[4]_i_1_n_0 ),
        .D(\rd_cmd_counter[0]_i_1_n_0 ),
        .Q(rd_cmd_counter_reg__0[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_counter_reg[1] 
       (.C(aclk),
        .CE(\rd_cmd_counter[4]_i_1_n_0 ),
        .D(\rd_cmd_counter[1]_i_1_n_0 ),
        .Q(rd_cmd_counter_reg__0[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_counter_reg[2] 
       (.C(aclk),
        .CE(\rd_cmd_counter[4]_i_1_n_0 ),
        .D(rd_cmd_counter[2]),
        .Q(rd_cmd_counter_reg__0[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_counter_reg[3] 
       (.C(aclk),
        .CE(\rd_cmd_counter[4]_i_1_n_0 ),
        .D(rd_cmd_counter[3]),
        .Q(rd_cmd_counter_reg__0[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_counter_reg[4] 
       (.C(aclk),
        .CE(\rd_cmd_counter[4]_i_1_n_0 ),
        .D(rd_cmd_counter[4]),
        .Q(rd_cmd_counter_reg__0[4]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_qid_reg[0] 
       (.C(aclk),
        .CE(axi_rd_done_reg),
        .D(rd_cmd_fifo_i_n_69),
        .Q(rd_cmd_fifo_data_out_qid[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_qid_reg[1] 
       (.C(aclk),
        .CE(axi_rd_done_reg),
        .D(rd_cmd_fifo_i_n_68),
        .Q(rd_cmd_fifo_data_out_qid[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_qid_reg[2] 
       (.C(aclk),
        .CE(axi_rd_done_reg),
        .D(rd_cmd_fifo_i_n_67),
        .Q(rd_cmd_fifo_data_out_qid[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_qid_reg[3] 
       (.C(aclk),
        .CE(axi_rd_done_reg),
        .D(rd_cmd_fifo_i_n_66),
        .Q(rd_cmd_fifo_data_out_qid[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[0] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_69),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[10] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_59),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [10]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[11] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_58),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [11]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[12] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_57),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [12]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[13] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_56),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [13]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[14] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_55),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [14]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[15] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_54),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [15]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[16] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_53),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [16]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[17] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_52),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [17]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[18] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_51),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [18]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[19] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_50),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[1] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_68),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[20] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_49),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[21] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_48),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [21]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[22] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_47),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [22]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[23] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_46),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [23]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[24] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_45),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [24]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[25] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_44),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [25]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[26] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_43),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [26]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[27] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_42),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [27]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[28] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_41),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [28]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[29] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_40),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [29]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[2] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_67),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[30] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_39),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [30]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[31] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_38),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [31]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[32] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_37),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [32]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[33] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_36),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [33]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[34] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_35),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [34]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[35] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_34),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [35]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[36] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_33),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [36]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[37] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_32),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [37]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[38] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_31),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [38]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[39] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_30),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [39]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[3] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_66),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[40] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_29),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [40]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[41] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_28),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [41]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[42] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_27),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [42]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[43] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_26),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [43]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[44] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_25),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [44]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[45] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_24),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [45]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[46] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_23),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [46]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[47] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_22),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [47]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[48] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_21),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [48]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[49] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_20),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [49]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[4] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_65),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [4]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[50] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_19),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [50]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[51] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_18),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [51]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[52] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_17),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [52]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[53] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_16),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [53]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[54] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_15),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [54]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[55] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_14),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [55]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[56] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_13),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [56]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[57] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_12),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [57]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[58] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_11),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [58]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[59] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_10),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [59]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[5] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_64),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [5]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[60] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_9),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [60]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[61] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_8),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [61]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[62] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_7),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [62]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[63] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_6),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [63]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[6] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_63),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [6]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[7] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_62),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [7]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[8] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_61),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [8]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_cmd_fifo_data_out_reg[9] 
       (.C(aclk),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_60),
        .Q(\cmd_fifo_data_out_ff_reg[63]_0 [9]),
        .R(rd_cmd_fifo_i_n_0));
  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized2 rd_cmd_fifo_i
       (.AR(xsdb_rst),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rd_cmd_fifo_i_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (rd_cmd_fifo_i_n_2),
        .E(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .Q(rd_cmd_fifo_dataout_i),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_rd_resp(axi_rd_resp[1]),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .out(rd_cmd_valid),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (cmd_valid_rd_ch),
        .\rd_cmd_fifo_data_out_reg[63] ({rd_cmd_fifo_i_n_6,rd_cmd_fifo_i_n_7,rd_cmd_fifo_i_n_8,rd_cmd_fifo_i_n_9,rd_cmd_fifo_i_n_10,rd_cmd_fifo_i_n_11,rd_cmd_fifo_i_n_12,rd_cmd_fifo_i_n_13,rd_cmd_fifo_i_n_14,rd_cmd_fifo_i_n_15,rd_cmd_fifo_i_n_16,rd_cmd_fifo_i_n_17,rd_cmd_fifo_i_n_18,rd_cmd_fifo_i_n_19,rd_cmd_fifo_i_n_20,rd_cmd_fifo_i_n_21,rd_cmd_fifo_i_n_22,rd_cmd_fifo_i_n_23,rd_cmd_fifo_i_n_24,rd_cmd_fifo_i_n_25,rd_cmd_fifo_i_n_26,rd_cmd_fifo_i_n_27,rd_cmd_fifo_i_n_28,rd_cmd_fifo_i_n_29,rd_cmd_fifo_i_n_30,rd_cmd_fifo_i_n_31,rd_cmd_fifo_i_n_32,rd_cmd_fifo_i_n_33,rd_cmd_fifo_i_n_34,rd_cmd_fifo_i_n_35,rd_cmd_fifo_i_n_36,rd_cmd_fifo_i_n_37,rd_cmd_fifo_i_n_38,rd_cmd_fifo_i_n_39,rd_cmd_fifo_i_n_40,rd_cmd_fifo_i_n_41,rd_cmd_fifo_i_n_42,rd_cmd_fifo_i_n_43,rd_cmd_fifo_i_n_44,rd_cmd_fifo_i_n_45,rd_cmd_fifo_i_n_46,rd_cmd_fifo_i_n_47,rd_cmd_fifo_i_n_48,rd_cmd_fifo_i_n_49,rd_cmd_fifo_i_n_50,rd_cmd_fifo_i_n_51,rd_cmd_fifo_i_n_52,rd_cmd_fifo_i_n_53,rd_cmd_fifo_i_n_54,rd_cmd_fifo_i_n_55,rd_cmd_fifo_i_n_56,rd_cmd_fifo_i_n_57,rd_cmd_fifo_i_n_58,rd_cmd_fifo_i_n_59,rd_cmd_fifo_i_n_60,rd_cmd_fifo_i_n_61,rd_cmd_fifo_i_n_62,rd_cmd_fifo_i_n_63,rd_cmd_fifo_i_n_64,rd_cmd_fifo_i_n_65,rd_cmd_fifo_i_n_66,rd_cmd_fifo_i_n_67,rd_cmd_fifo_i_n_68,rd_cmd_fifo_i_n_69}),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (s_axi_rd_resp),
        .rd_sts_flag_reg(rd_cmd_fifo_i_n_5),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .s_dclk_o(xsdb_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_cmd_fifowren_axi_ff2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_cmd_fifowren_axi),
        .Q(rd_cmd_fifowren_axi_ff2),
        .R(rd_cmd_fifo_i_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_cmd_fifowren_axi_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_cmd_fifowren_xsdb),
        .Q(rd_cmd_fifowren_axi),
        .R(rd_cmd_fifo_i_n_0));
  FDRE rd_cmd_fifowren_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(rd_cmd_fifowren_i),
        .Q(rd_cmd_fifowren_xsdb),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hF0F1F530)) 
    \rd_done_state[0]_i_1 
       (.I0(\rd_done_state[2]_i_2_n_0 ),
        .I1(rd_axi_en_exec_ff4),
        .I2(rd_done_state[0]),
        .I3(rd_done_state[2]),
        .I4(rd_done_state[1]),
        .O(\rd_done_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE08)) 
    \rd_done_state[1]_i_1 
       (.I0(rd_axi_en_exec_ff4),
        .I1(rd_done_state[0]),
        .I2(rd_done_state[2]),
        .I3(rd_done_state[1]),
        .O(\rd_done_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF02FA00)) 
    \rd_done_state[2]_i_1 
       (.I0(\rd_done_state[2]_i_2_n_0 ),
        .I1(rd_axi_en_exec_ff4),
        .I2(rd_done_state[0]),
        .I3(rd_done_state[2]),
        .I4(rd_done_state[1]),
        .O(\rd_done_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd_done_state[2]_i_2 
       (.I0(rd_cmd_counter_reg__0[1]),
        .I1(rd_cmd_counter_reg__0[0]),
        .I2(rd_cmd_counter_reg__0[2]),
        .I3(rd_cmd_counter_reg__0[3]),
        .I4(rd_cmd_counter_reg__0[4]),
        .I5(rd_done_state[1]),
        .O(\rd_done_state[2]_i_2_n_0 ));
  FDSE \rd_done_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\rd_done_state[0]_i_1_n_0 ),
        .Q(rd_done_state[0]),
        .S(rd_cmd_fifo_i_n_0));
  FDRE \rd_done_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\rd_done_state[1]_i_1_n_0 ),
        .Q(rd_done_state[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_done_state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\rd_done_state[2]_i_1_n_0 ),
        .Q(rd_done_state[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_qid_reg[0] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[0]),
        .Q(rd_qid[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_qid_reg[1] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[1]),
        .Q(rd_qid[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_qid_reg[2] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[2]),
        .Q(rd_qid[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \rd_qid_reg[3] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[3]),
        .Q(rd_qid[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDSE rd_sts_flag_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_n_5),
        .Q(rd_sts_flag_reg_0),
        .S(rd_cmd_fifo_i_n_0));
  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized0 rx_fifo_i
       (.AR(xsdb_rst),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q({s_daddr_i[7:5],s_daddr_i[3:0]}),
        .aclk(aclk),
        .fifo_rst_ff3_reg(rd_cmd_fifo_i_n_0),
        .\goreg_bm.dout_i_reg[31] (rx_fifo_i_n_1),
        .\goreg_bm.dout_i_reg[31]_0 (rx_fifo_i_n_2),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .\rx_fifo_datain_ff_reg[31] ({rx_fifo_i_n_3,rx_fifo_i_n_4,rx_fifo_i_n_5,rx_fifo_i_n_6,rx_fifo_i_n_7,rx_fifo_i_n_8,rx_fifo_i_n_9,rx_fifo_i_n_10,rx_fifo_i_n_11,rx_fifo_i_n_12,rx_fifo_i_n_13,rx_fifo_i_n_14,rx_fifo_i_n_15,rx_fifo_i_n_16,rx_fifo_i_n_17,rx_fifo_i_n_18,rx_fifo_i_n_19,rx_fifo_i_n_20,rx_fifo_i_n_21,rx_fifo_i_n_22,rx_fifo_i_n_23,rx_fifo_i_n_24,rx_fifo_i_n_25,rx_fifo_i_n_26,rx_fifo_i_n_27,rx_fifo_i_n_28,rx_fifo_i_n_29,rx_fifo_i_n_30,rx_fifo_i_n_31,rx_fifo_i_n_32,rx_fifo_i_n_33,rx_fifo_i_n_34}),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(xsdb_clk),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    s_axi_rd_busy_i_1
       (.I0(axi_rd_busy),
        .I1(rd_done_state[0]),
        .I2(\rd_done_state[2]_i_2_n_0 ),
        .I3(s_axi_rd_busy_i_2_n_0),
        .I4(s_axi_rd_busy),
        .O(s_axi_rd_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h051A)) 
    s_axi_rd_busy_i_2
       (.I0(rd_done_state[2]),
        .I1(rd_axi_en_exec_ff4),
        .I2(rd_done_state[0]),
        .I3(rd_done_state[1]),
        .O(s_axi_rd_busy_i_2_n_0));
  FDRE s_axi_rd_busy_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rd_busy_i_1_n_0),
        .Q(s_axi_rd_busy),
        .R(rd_cmd_fifo_i_n_0));
  LUT6 #(
    .INIT(64'h11D1FFFF11D10000)) 
    s_axi_rd_done_i_1
       (.I0(s_axi_rd_done_i_2_n_0),
        .I1(rd_done_state[0]),
        .I2(axi_rd_done),
        .I3(rd_axi_en_exec_ff4),
        .I4(s_axi_rd_done_i_3_n_0),
        .I5(s_axi_rd_done),
        .O(s_axi_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_rd_done_i_2
       (.I0(rd_cmd_counter_reg__0[4]),
        .I1(rd_cmd_counter_reg__0[3]),
        .I2(rd_cmd_counter_reg__0[2]),
        .I3(rd_cmd_counter_reg__0[0]),
        .I4(rd_cmd_counter_reg__0[1]),
        .O(s_axi_rd_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h06)) 
    s_axi_rd_done_i_3
       (.I0(rd_done_state[2]),
        .I1(rd_done_state[0]),
        .I2(rd_done_state[1]),
        .O(s_axi_rd_done_i_3_n_0));
  FDRE s_axi_rd_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rd_done_i_1_n_0),
        .Q(s_axi_rd_done),
        .R(rd_cmd_fifo_i_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rd_resp[0]_i_1 
       (.I0(rd_sts_flag_reg_0),
        .I1(axi_rd_resp[0]),
        .O(\s_axi_rd_resp[0]_i_1_n_0 ));
  FDRE \s_axi_rd_resp_reg[0] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(\s_axi_rd_resp[0]_i_1_n_0 ),
        .Q(status_reg_data_in_i[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \s_axi_rd_resp_reg[1] 
       (.C(aclk),
        .CE(s_axi_rd_resp),
        .D(D),
        .Q(status_reg_data_in_i[3]),
        .R(rd_cmd_fifo_i_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    s_axi_wr_busy_i_1
       (.I0(axi_wr_busy),
        .I1(wr_done_state[0]),
        .I2(\wr_done_state[2]_i_2_n_0 ),
        .I3(s_axi_wr_busy_i_2_n_0),
        .I4(s_axi_wr_busy),
        .O(s_axi_wr_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h051A)) 
    s_axi_wr_busy_i_2
       (.I0(wr_done_state[2]),
        .I1(wr_axi_en_exec_ff4),
        .I2(wr_done_state[0]),
        .I3(wr_done_state[1]),
        .O(s_axi_wr_busy_i_2_n_0));
  FDRE s_axi_wr_busy_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wr_busy_i_1_n_0),
        .Q(s_axi_wr_busy),
        .R(rd_cmd_fifo_i_n_0));
  LUT6 #(
    .INIT(64'h11D1FFFF11D10000)) 
    s_axi_wr_done_i_1
       (.I0(s_axi_wr_done_i_2_n_0),
        .I1(wr_done_state[0]),
        .I2(axi_wr_done),
        .I3(wr_axi_en_exec_ff4),
        .I4(s_axi_wr_done_i_3_n_0),
        .I5(s_axi_wr_done),
        .O(s_axi_wr_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_wr_done_i_2
       (.I0(wr_cmd_counter_reg__0[4]),
        .I1(wr_cmd_counter_reg__0[3]),
        .I2(wr_cmd_counter_reg__0[2]),
        .I3(wr_cmd_counter_reg__0[0]),
        .I4(wr_cmd_counter_reg__0[1]),
        .O(s_axi_wr_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h06)) 
    s_axi_wr_done_i_3
       (.I0(wr_done_state[2]),
        .I1(wr_done_state[0]),
        .I2(wr_done_state[1]),
        .O(s_axi_wr_done_i_3_n_0));
  FDRE s_axi_wr_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wr_done_i_1_n_0),
        .Q(s_axi_wr_done),
        .R(rd_cmd_fifo_i_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \s_axi_wr_resp[0]_i_1 
       (.I0(wr_sts_flag_reg_n_0),
        .I1(axi_wr_resp[0]),
        .I2(wr_cmd_fifo_i_n_2),
        .I3(status_reg_data_in_i[6]),
        .O(\s_axi_wr_resp[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDDFFDDF0000000)) 
    \s_axi_wr_resp[1]_i_1 
       (.I0(cmd_valid_wr_ch),
        .I1(cmd_valid_wr_ch_d),
        .I2(axi_wr_done_reg),
        .I3(wr_sts_flag_reg_n_0),
        .I4(axi_wr_resp[1]),
        .I5(status_reg_data_in_i[7]),
        .O(\s_axi_wr_resp[1]_i_1_n_0 ));
  FDRE \s_axi_wr_resp_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_axi_wr_resp[0]_i_1_n_0 ),
        .Q(status_reg_data_in_i[6]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \s_axi_wr_resp_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_axi_wr_resp[1]_i_1_n_0 ),
        .Q(status_reg_data_in_i[7]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \s_daddr_i_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[0]),
        .Q(s_daddr_i[0]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[1]),
        .Q(s_daddr_i[1]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[2]),
        .Q(s_daddr_i[2]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[3]),
        .Q(s_daddr_i[3]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[4]),
        .Q(s_daddr_i[4]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[5]),
        .Q(s_daddr_i[5]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[6]),
        .Q(s_daddr_i[6]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[7]),
        .Q(s_daddr_i[7]),
        .R(s_rst_i));
  FDRE s_den_i_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_den_wire),
        .Q(s_den_i),
        .R(s_rst_i));
  FDRE \s_do_i_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[0]),
        .Q(s_do_i),
        .R(s_rst_i));
  FDRE \s_do_i_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[10]),
        .Q(\s_do_i_reg_n_0_[10] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[11]),
        .Q(\s_do_i_reg_n_0_[11] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[12]),
        .Q(\s_do_i_reg_n_0_[12] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[13]),
        .Q(\s_do_i_reg_n_0_[13] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[14]),
        .Q(\s_do_i_reg_n_0_[14] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[15]),
        .Q(\s_do_i_reg_n_0_[15] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[1]),
        .Q(\s_do_i_reg_n_0_[1] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[2]),
        .Q(\s_do_i_reg_n_0_[2] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[3]),
        .Q(\s_do_i_reg_n_0_[3] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[4]),
        .Q(\s_do_i_reg_n_0_[4] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[5]),
        .Q(\s_do_i_reg_n_0_[5] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[6]),
        .Q(\s_do_i_reg_n_0_[6] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[7]),
        .Q(\s_do_i_reg_n_0_[7] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[8]),
        .Q(\s_do_i_reg_n_0_[8] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[9]),
        .Q(\s_do_i_reg_n_0_[9] ),
        .R(s_rst_i));
  FDRE s_dwe_i_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_dwe_wire),
        .Q(s_dwe_i),
        .R(s_rst_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[0]),
        .Q(status_reg_datain_ff2[0]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[10]),
        .Q(status_reg_datain_ff2[10]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[11]),
        .Q(status_reg_datain_ff2[11]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[12]),
        .Q(status_reg_datain_ff2[12]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[13]),
        .Q(status_reg_datain_ff2[13]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[14]),
        .Q(status_reg_datain_ff2[14]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[15]),
        .Q(status_reg_datain_ff2[15]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[1]),
        .Q(status_reg_datain_ff2[1]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[2]),
        .Q(status_reg_datain_ff2[2]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[3]),
        .Q(status_reg_datain_ff2[3]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[4]),
        .Q(status_reg_datain_ff2[4]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[5]),
        .Q(status_reg_datain_ff2[5]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[6]),
        .Q(status_reg_datain_ff2[6]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[7]),
        .Q(status_reg_datain_ff2[7]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[8]),
        .Q(status_reg_datain_ff2[8]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff_1[9]),
        .Q(status_reg_datain_ff2[9]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[0]),
        .Q(status_reg_datain_ff3[0]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[10]),
        .Q(status_reg_datain_ff3[10]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[11]),
        .Q(status_reg_datain_ff3[11]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[12]),
        .Q(status_reg_datain_ff3[12]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[13]),
        .Q(status_reg_datain_ff3[13]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[14]),
        .Q(status_reg_datain_ff3[14]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[15]),
        .Q(status_reg_datain_ff3[15]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[1]),
        .Q(status_reg_datain_ff3[1]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[2]),
        .Q(status_reg_datain_ff3[2]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[3]),
        .Q(status_reg_datain_ff3[3]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[4]),
        .Q(status_reg_datain_ff3[4]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[5]),
        .Q(status_reg_datain_ff3[5]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[6]),
        .Q(status_reg_datain_ff3[6]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[7]),
        .Q(status_reg_datain_ff3[7]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[8]),
        .Q(status_reg_datain_ff3[8]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[9]),
        .Q(status_reg_datain_ff3[9]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[0]),
        .Q(status_reg_datain_ff4[0]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[10]),
        .Q(status_reg_datain_ff4[10]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[11]),
        .Q(status_reg_datain_ff4[11]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[12]),
        .Q(status_reg_datain_ff4[12]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[13]),
        .Q(status_reg_datain_ff4[13]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[14]),
        .Q(status_reg_datain_ff4[14]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[15]),
        .Q(status_reg_datain_ff4[15]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[1]),
        .Q(status_reg_datain_ff4[1]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[2]),
        .Q(status_reg_datain_ff4[2]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[3]),
        .Q(status_reg_datain_ff4[3]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[4]),
        .Q(status_reg_datain_ff4[4]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[5]),
        .Q(status_reg_datain_ff4[5]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[6]),
        .Q(status_reg_datain_ff4[6]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[7]),
        .Q(status_reg_datain_ff4[7]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[8]),
        .Q(status_reg_datain_ff4[8]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[9]),
        .Q(status_reg_datain_ff4[9]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[0]),
        .Q(status_reg_datain_ff_1[0]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[10]),
        .Q(status_reg_datain_ff_1[10]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[11]),
        .Q(status_reg_datain_ff_1[11]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[12]),
        .Q(status_reg_datain_ff_1[12]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[13]),
        .Q(status_reg_datain_ff_1[13]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[14]),
        .Q(status_reg_datain_ff_1[14]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[15]),
        .Q(status_reg_datain_ff_1[15]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[1]),
        .Q(status_reg_datain_ff_1[1]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[2]),
        .Q(status_reg_datain_ff_1[2]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[3]),
        .Q(status_reg_datain_ff_1[3]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[4]),
        .Q(status_reg_datain_ff_1[4]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[5]),
        .Q(status_reg_datain_ff_1[5]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[6]),
        .Q(status_reg_datain_ff_1[6]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[7]),
        .Q(status_reg_datain_ff_1[7]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[8]),
        .Q(status_reg_datain_ff_1[8]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[9]),
        .Q(status_reg_datain_ff_1[9]),
        .R(xsdb_rst));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rd_busy),
        .Q(status_reg_datain[0]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_qid[2]),
        .Q(status_reg_datain[10]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_qid[3]),
        .Q(status_reg_datain[11]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_qid[0]),
        .Q(status_reg_datain[12]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_qid[1]),
        .Q(status_reg_datain[13]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_qid[2]),
        .Q(status_reg_datain[14]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_qid[3]),
        .Q(status_reg_datain[15]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rd_done),
        .Q(status_reg_datain[1]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(status_reg_data_in_i[2]),
        .Q(status_reg_datain[2]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(status_reg_data_in_i[3]),
        .Q(status_reg_datain[3]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wr_busy),
        .Q(status_reg_datain[4]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wr_done),
        .Q(status_reg_datain[5]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(status_reg_data_in_i[6]),
        .Q(status_reg_datain[6]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(status_reg_data_in_i[7]),
        .Q(status_reg_datain[7]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_qid[0]),
        .Q(status_reg_datain[8]),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_qid[1]),
        .Q(status_reg_datain[9]),
        .R(rd_cmd_fifo_i_n_0));
  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3 tx_fifo_i
       (.AR(xsdb_rst),
        .E(\gc0.count_d1_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(rd_cmd_fifo_i_n_0),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .out(\goreg_dm.dout_i_reg[31] ),
        .ram_full_i_reg(tx_fifo_i_n_1),
        .s_dclk_o(xsdb_clk),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (tx_fifo_dataout),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_1 ));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb_fifo_interface u_xsdb_fifo_interface
       (.D({rx_fifo_i_n_3,rx_fifo_i_n_4,rx_fifo_i_n_5,rx_fifo_i_n_6,rx_fifo_i_n_7,rx_fifo_i_n_8,rx_fifo_i_n_9,rx_fifo_i_n_10,rx_fifo_i_n_11,rx_fifo_i_n_12,rx_fifo_i_n_13,rx_fifo_i_n_14,rx_fifo_i_n_15,rx_fifo_i_n_16,rx_fifo_i_n_17,rx_fifo_i_n_18,rx_fifo_i_n_19,rx_fifo_i_n_20,rx_fifo_i_n_21,rx_fifo_i_n_22,rx_fifo_i_n_23,rx_fifo_i_n_24,rx_fifo_i_n_25,rx_fifo_i_n_26,rx_fifo_i_n_27,rx_fifo_i_n_28,rx_fifo_i_n_29,rx_fifo_i_n_30,rx_fifo_i_n_31,rx_fifo_i_n_32,rx_fifo_i_n_33,rx_fifo_i_n_34}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (wr_cmd_fifo_dataout_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (rd_cmd_fifo_dataout_i),
        .E(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_0 ),
        .Q({\s_do_i_reg_n_0_[15] ,\s_do_i_reg_n_0_[14] ,\s_do_i_reg_n_0_[13] ,\s_do_i_reg_n_0_[12] ,\s_do_i_reg_n_0_[11] ,\s_do_i_reg_n_0_[10] ,\s_do_i_reg_n_0_[9] ,\s_do_i_reg_n_0_[8] ,\s_do_i_reg_n_0_[7] ,\s_do_i_reg_n_0_[6] ,\s_do_i_reg_n_0_[5] ,\s_do_i_reg_n_0_[4] ,\s_do_i_reg_n_0_[3] ,\s_do_i_reg_n_0_[2] ,\s_do_i_reg_n_0_[1] ,s_do_i}),
        .fifo_rst_xsdb(fifo_rst_xsdb),
        .\gic0.gc0.count_reg[7] (\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_1 ),
        .\gpr1.dout_i_reg_pipe_1_reg (tx_fifo_dataout),
        .out(wr_cmd_fifo_i_n_1),
        .ram_full_fb_i_reg(tx_fifo_i_n_1),
        .ram_full_fb_i_reg_0(rd_cmd_fifo_i_n_2),
        .rd_axi_en(rd_axi_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .rx_fifo_rd(rx_fifo_rd),
        .\s_daddr_i_reg[7] (s_daddr_i),
        .\s_daddr_i_reg[7]_0 (rx_fifo_i_n_1),
        .s_dclk_o(xsdb_clk),
        .s_den_i(s_den_i),
        .s_do_i(s_di_i),
        .s_drdy_i(s_drdy_i),
        .s_dwe_i(s_dwe_i),
        .s_dwe_i_reg(rx_fifo_i_n_2),
        .s_rst_o(s_rst_i),
        .\status_reg_datain_ff4_reg[15] (status_reg_datain_ff4),
        .tx_fifo_wr(tx_fifo_wr),
        .wr_axi_en(wr_axi_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_ff2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff),
        .Q(wr_axi_en_exec_ff2),
        .R(rd_cmd_fifo_i_n_0));
  FDRE wr_axi_en_exec_ff3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff2),
        .Q(wr_axi_en_exec_ff3),
        .R(rd_cmd_fifo_i_n_0));
  FDRE wr_axi_en_exec_ff4_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff3),
        .Q(wr_axi_en_exec_ff4),
        .R(rd_cmd_fifo_i_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_axi_en_exec),
        .Q(wr_axi_en_exec_ff),
        .R(rd_cmd_fifo_i_n_0));
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(wr_axi_en),
        .Q(wr_axi_en_exec),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_cmd_counter[0]_i_1 
       (.I0(wr_cmd_counter_reg__0[0]),
        .O(\wr_cmd_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_cmd_counter[1]_i_1 
       (.I0(wr_cmd_counter_reg__0[0]),
        .I1(wr_done_state[2]),
        .I2(wr_cmd_counter_reg__0[1]),
        .O(\wr_cmd_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \wr_cmd_counter[2]_i_1 
       (.I0(wr_done_state[2]),
        .I1(wr_cmd_counter_reg__0[0]),
        .I2(wr_cmd_counter_reg__0[2]),
        .I3(wr_cmd_counter_reg__0[1]),
        .O(wr_cmd_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \wr_cmd_counter[3]_i_1 
       (.I0(wr_cmd_counter_reg__0[1]),
        .I1(wr_cmd_counter_reg__0[0]),
        .I2(wr_done_state[2]),
        .I3(wr_cmd_counter_reg__0[3]),
        .I4(wr_cmd_counter_reg__0[2]),
        .O(wr_cmd_counter[3]));
  LUT6 #(
    .INIT(64'h0000000000F08800)) 
    \wr_cmd_counter[4]_i_1 
       (.I0(wr_axi_en_exec_ff4),
        .I1(wr_cmd_fifowren_axi_ff2),
        .I2(axi_wr_done_reg),
        .I3(wr_done_state[1]),
        .I4(wr_done_state[2]),
        .I5(wr_done_state[0]),
        .O(\wr_cmd_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFFD0002)) 
    \wr_cmd_counter[4]_i_2 
       (.I0(wr_done_state[2]),
        .I1(wr_cmd_counter_reg__0[0]),
        .I2(wr_cmd_counter_reg__0[2]),
        .I3(wr_cmd_counter_reg__0[1]),
        .I4(wr_cmd_counter_reg__0[4]),
        .I5(wr_cmd_counter_reg__0[3]),
        .O(wr_cmd_counter[4]));
  FDRE \wr_cmd_counter_reg[0] 
       (.C(aclk),
        .CE(\wr_cmd_counter[4]_i_1_n_0 ),
        .D(\wr_cmd_counter[0]_i_1_n_0 ),
        .Q(wr_cmd_counter_reg__0[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_counter_reg[1] 
       (.C(aclk),
        .CE(\wr_cmd_counter[4]_i_1_n_0 ),
        .D(\wr_cmd_counter[1]_i_1_n_0 ),
        .Q(wr_cmd_counter_reg__0[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_counter_reg[2] 
       (.C(aclk),
        .CE(\wr_cmd_counter[4]_i_1_n_0 ),
        .D(wr_cmd_counter[2]),
        .Q(wr_cmd_counter_reg__0[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_counter_reg[3] 
       (.C(aclk),
        .CE(\wr_cmd_counter[4]_i_1_n_0 ),
        .D(wr_cmd_counter[3]),
        .Q(wr_cmd_counter_reg__0[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_counter_reg[4] 
       (.C(aclk),
        .CE(\wr_cmd_counter[4]_i_1_n_0 ),
        .D(wr_cmd_counter[4]),
        .Q(wr_cmd_counter_reg__0[4]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_qid_reg[0] 
       (.C(aclk),
        .CE(axi_wr_done_reg),
        .D(wr_cmd_fifo_i_n_60),
        .Q(wr_cmd_fifo_data_out_qid[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_qid_reg[1] 
       (.C(aclk),
        .CE(axi_wr_done_reg),
        .D(wr_cmd_fifo_i_n_59),
        .Q(wr_cmd_fifo_data_out_qid[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_qid_reg[2] 
       (.C(aclk),
        .CE(axi_wr_done_reg),
        .D(wr_cmd_fifo_i_n_58),
        .Q(wr_cmd_fifo_data_out_qid[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_qid_reg[3] 
       (.C(aclk),
        .CE(axi_wr_done_reg),
        .D(wr_cmd_fifo_i_n_57),
        .Q(wr_cmd_fifo_data_out_qid[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[11] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_56),
        .Q(\cmd_fifo_data_out_ff_reg[63] [0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[15] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_55),
        .Q(\cmd_fifo_data_out_ff_reg[63] [1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[16] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_54),
        .Q(\cmd_fifo_data_out_ff_reg[63] [2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[17] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_53),
        .Q(\cmd_fifo_data_out_ff_reg[63] [3]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[18] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_52),
        .Q(\cmd_fifo_data_out_ff_reg[63] [4]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[19] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_51),
        .Q(\cmd_fifo_data_out_ff_reg[63] [5]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[20] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_50),
        .Q(\cmd_fifo_data_out_ff_reg[63] [6]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[21] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_49),
        .Q(\cmd_fifo_data_out_ff_reg[63] [7]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[22] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_48),
        .Q(\cmd_fifo_data_out_ff_reg[63] [8]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[23] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_47),
        .Q(\cmd_fifo_data_out_ff_reg[63] [9]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[24] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_46),
        .Q(cmd_fifo_data_out[24]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[25] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_45),
        .Q(cmd_fifo_data_out[25]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[26] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_44),
        .Q(cmd_fifo_data_out[26]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[27] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_43),
        .Q(cmd_fifo_data_out[27]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[28] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_42),
        .Q(cmd_fifo_data_out[28]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[29] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_41),
        .Q(cmd_fifo_data_out[29]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[30] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_40),
        .Q(cmd_fifo_data_out[30]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[31] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_39),
        .Q(cmd_fifo_data_out[31]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[32] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_38),
        .Q(\cmd_fifo_data_out_ff_reg[63] [10]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[33] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_37),
        .Q(\cmd_fifo_data_out_ff_reg[63] [11]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[34] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_36),
        .Q(\cmd_fifo_data_out_ff_reg[63] [12]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[35] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_35),
        .Q(\cmd_fifo_data_out_ff_reg[63] [13]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[36] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_34),
        .Q(\cmd_fifo_data_out_ff_reg[63] [14]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[37] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_33),
        .Q(\cmd_fifo_data_out_ff_reg[63] [15]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[38] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_32),
        .Q(\cmd_fifo_data_out_ff_reg[63] [16]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[39] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_31),
        .Q(\cmd_fifo_data_out_ff_reg[63] [17]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[40] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_30),
        .Q(\cmd_fifo_data_out_ff_reg[63] [18]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[41] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_29),
        .Q(\cmd_fifo_data_out_ff_reg[63] [19]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[42] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_28),
        .Q(\cmd_fifo_data_out_ff_reg[63] [20]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[43] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_27),
        .Q(\cmd_fifo_data_out_ff_reg[63] [21]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[44] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_26),
        .Q(\cmd_fifo_data_out_ff_reg[63] [22]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[45] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_25),
        .Q(\cmd_fifo_data_out_ff_reg[63] [23]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[46] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_24),
        .Q(\cmd_fifo_data_out_ff_reg[63] [24]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[47] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_23),
        .Q(\cmd_fifo_data_out_ff_reg[63] [25]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[48] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_22),
        .Q(\cmd_fifo_data_out_ff_reg[63] [26]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[49] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_21),
        .Q(\cmd_fifo_data_out_ff_reg[63] [27]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[50] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_20),
        .Q(\cmd_fifo_data_out_ff_reg[63] [28]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[51] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_19),
        .Q(\cmd_fifo_data_out_ff_reg[63] [29]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[52] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_18),
        .Q(\cmd_fifo_data_out_ff_reg[63] [30]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[53] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_17),
        .Q(\cmd_fifo_data_out_ff_reg[63] [31]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[54] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_16),
        .Q(\cmd_fifo_data_out_ff_reg[63] [32]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[55] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_15),
        .Q(\cmd_fifo_data_out_ff_reg[63] [33]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[56] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_14),
        .Q(\cmd_fifo_data_out_ff_reg[63] [34]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[57] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_13),
        .Q(\cmd_fifo_data_out_ff_reg[63] [35]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[58] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_12),
        .Q(\cmd_fifo_data_out_ff_reg[63] [36]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[59] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_11),
        .Q(\cmd_fifo_data_out_ff_reg[63] [37]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[60] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_10),
        .Q(\cmd_fifo_data_out_ff_reg[63] [38]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[61] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_9),
        .Q(\cmd_fifo_data_out_ff_reg[63] [39]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[62] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_8),
        .Q(\cmd_fifo_data_out_ff_reg[63] [40]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_cmd_fifo_data_out_reg[63] 
       (.C(aclk),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_7),
        .Q(\cmd_fifo_data_out_ff_reg[63] [41]),
        .R(rd_cmd_fifo_i_n_0));
  DemoInterconnect_jtag_axi_0_0_fifo_generator_v13_1_3__parameterized1 wr_cmd_fifo_i
       (.AR(xsdb_rst),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (wr_cmd_fifo_i_n_1),
        .E(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out_0 ),
        .Q({wr_cmd_fifo_i_n_7,wr_cmd_fifo_i_n_8,wr_cmd_fifo_i_n_9,wr_cmd_fifo_i_n_10,wr_cmd_fifo_i_n_11,wr_cmd_fifo_i_n_12,wr_cmd_fifo_i_n_13,wr_cmd_fifo_i_n_14,wr_cmd_fifo_i_n_15,wr_cmd_fifo_i_n_16,wr_cmd_fifo_i_n_17,wr_cmd_fifo_i_n_18,wr_cmd_fifo_i_n_19,wr_cmd_fifo_i_n_20,wr_cmd_fifo_i_n_21,wr_cmd_fifo_i_n_22,wr_cmd_fifo_i_n_23,wr_cmd_fifo_i_n_24,wr_cmd_fifo_i_n_25,wr_cmd_fifo_i_n_26,wr_cmd_fifo_i_n_27,wr_cmd_fifo_i_n_28,wr_cmd_fifo_i_n_29,wr_cmd_fifo_i_n_30,wr_cmd_fifo_i_n_31,wr_cmd_fifo_i_n_32,wr_cmd_fifo_i_n_33,wr_cmd_fifo_i_n_34,wr_cmd_fifo_i_n_35,wr_cmd_fifo_i_n_36,wr_cmd_fifo_i_n_37,wr_cmd_fifo_i_n_38,wr_cmd_fifo_i_n_39,wr_cmd_fifo_i_n_40,wr_cmd_fifo_i_n_41,wr_cmd_fifo_i_n_42,wr_cmd_fifo_i_n_43,wr_cmd_fifo_i_n_44,wr_cmd_fifo_i_n_45,wr_cmd_fifo_i_n_46,wr_cmd_fifo_i_n_47,wr_cmd_fifo_i_n_48,wr_cmd_fifo_i_n_49,wr_cmd_fifo_i_n_50,wr_cmd_fifo_i_n_51,wr_cmd_fifo_i_n_52,wr_cmd_fifo_i_n_53,wr_cmd_fifo_i_n_54,wr_cmd_fifo_i_n_55,wr_cmd_fifo_i_n_56,wr_cmd_fifo_i_n_57,wr_cmd_fifo_i_n_58,wr_cmd_fifo_i_n_59,wr_cmd_fifo_i_n_60}),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp[1]),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(wr_cmd_fifo_i_n_5),
        .fifo_rst_ff3_reg(rd_cmd_fifo_i_n_0),
        .out(wr_cmd_valid),
        .\s_axi_wr_resp_reg[0] (wr_cmd_fifo_i_n_2),
        .s_dclk_o(xsdb_clk),
        .\tx_fifo_dataout_reg[63] (wr_cmd_fifo_dataout_i),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (wr_cmd_fifo_i_n_4),
        .wr_sts_flag_reg(wr_cmd_fifo_i_n_6),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_cmd_fifowren_axi_ff2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_cmd_fifowren_axi),
        .Q(wr_cmd_fifowren_axi_ff2),
        .R(rd_cmd_fifo_i_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_cmd_fifowren_axi_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_cmd_fifowren_xsdb),
        .Q(wr_cmd_fifowren_axi),
        .R(rd_cmd_fifo_i_n_0));
  FDRE wr_cmd_fifowren_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(wr_cmd_fifowren_i),
        .Q(wr_cmd_fifowren_xsdb),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF0F1F530)) 
    \wr_done_state[0]_i_1 
       (.I0(\wr_done_state[2]_i_2_n_0 ),
        .I1(wr_axi_en_exec_ff4),
        .I2(wr_done_state[0]),
        .I3(wr_done_state[2]),
        .I4(wr_done_state[1]),
        .O(\wr_done_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE08)) 
    \wr_done_state[1]_i_1 
       (.I0(wr_axi_en_exec_ff4),
        .I1(wr_done_state[0]),
        .I2(wr_done_state[2]),
        .I3(wr_done_state[1]),
        .O(\wr_done_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFF02FA00)) 
    \wr_done_state[2]_i_1 
       (.I0(\wr_done_state[2]_i_2_n_0 ),
        .I1(wr_axi_en_exec_ff4),
        .I2(wr_done_state[0]),
        .I3(wr_done_state[2]),
        .I4(wr_done_state[1]),
        .O(\wr_done_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wr_done_state[2]_i_2 
       (.I0(wr_cmd_counter_reg__0[1]),
        .I1(wr_cmd_counter_reg__0[0]),
        .I2(wr_cmd_counter_reg__0[2]),
        .I3(wr_cmd_counter_reg__0[3]),
        .I4(wr_cmd_counter_reg__0[4]),
        .I5(wr_done_state[1]),
        .O(\wr_done_state[2]_i_2_n_0 ));
  FDSE \wr_done_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_done_state[0]_i_1_n_0 ),
        .Q(wr_done_state[0]),
        .S(rd_cmd_fifo_i_n_0));
  FDRE \wr_done_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_done_state[1]_i_1_n_0 ),
        .Q(wr_done_state[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_done_state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_done_state[2]_i_1_n_0 ),
        .Q(wr_done_state[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_qid_reg[0] 
       (.C(aclk),
        .CE(wr_cmd_fifo_i_n_4),
        .D(wr_cmd_fifo_data_out_qid[0]),
        .Q(wr_qid[0]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_qid_reg[1] 
       (.C(aclk),
        .CE(wr_cmd_fifo_i_n_4),
        .D(wr_cmd_fifo_data_out_qid[1]),
        .Q(wr_qid[1]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_qid_reg[2] 
       (.C(aclk),
        .CE(wr_cmd_fifo_i_n_4),
        .D(wr_cmd_fifo_data_out_qid[2]),
        .Q(wr_qid[2]),
        .R(rd_cmd_fifo_i_n_0));
  FDRE \wr_qid_reg[3] 
       (.C(aclk),
        .CE(wr_cmd_fifo_i_n_4),
        .D(wr_cmd_fifo_data_out_qid[3]),
        .Q(wr_qid[3]),
        .R(rd_cmd_fifo_i_n_0));
  FDSE wr_sts_flag_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_cmd_fifo_i_n_6),
        .Q(wr_sts_flag_reg_n_0),
        .S(rd_cmd_fifo_i_n_0));
  LUT3 #(
    .INIT(8'h5D)) 
    xsdb_rst_i_1
       (.I0(aresetn_xsdb),
        .I1(fifo_rst_xsdb_ff2),
        .I2(fifo_rst_xsdb_ff),
        .O(xsdb_rst_i_1_n_0));
  FDRE xsdb_rst_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(xsdb_rst_i_1_n_0),
        .Q(xsdb_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_read_axi" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_read_axi
   (out,
    rx_fifo_wr_en,
    axi_rd_done,
    SR,
    axi_rd_busy,
    m_axi_rready,
    m_axi_arvalid,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \rd_cmd_fifo_data_out_qid_reg[3] ,
    D,
    axi_rd_resp,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    m_axi_arlen,
    aclk,
    aresetn,
    ram_full_fb_i_reg,
    axi_rd_done_ff,
    rd_sts_flag_reg,
    m_axi_rlast,
    m_axi_rvalid,
    axi_rd,
    m_axi_arready,
    m_axi_rresp,
    m_axi_rdata,
    \rd_cmd_fifo_data_out_reg[63] ,
    \rd_cmd_fifo_data_out_reg[31] );
  output [41:0]out;
  output rx_fifo_wr_en;
  output axi_rd_done;
  output [0:0]SR;
  output axi_rd_busy;
  output m_axi_rready;
  output m_axi_arvalid;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\rd_cmd_fifo_data_out_qid_reg[3] ;
  output [0:0]D;
  output [1:0]axi_rd_resp;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [7:0]m_axi_arlen;
  input aclk;
  input aresetn;
  input ram_full_fb_i_reg;
  input axi_rd_done_ff;
  input rd_sts_flag_reg;
  input m_axi_rlast;
  input m_axi_rvalid;
  input axi_rd;
  input m_axi_arready;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input [7:0]\rd_cmd_fifo_data_out_reg[31] ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]SR;
  wire \__0/i__n_0 ;
  wire \__0__0/i__n_0 ;
  wire \__4/i__n_0 ;
  wire aclk;
  wire aresetn;
  wire axi_arvalid_i_1_n_0;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_busy_i_1_n_0;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_rd_done_i_1_n_0;
  wire [1:0]axi_rd_resp;
  wire \axi_rd_resp[0]_i_1_n_0 ;
  wire \axi_rd_resp[1]_i_1_n_0 ;
  wire axi_rready_i_1_n_0;
  (* async_reg = "true" *) wire [63:0]cmd_fifo_data_out_ff;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire ram_full_fb_i_reg;
  wire [0:0]\rd_cmd_fifo_data_out_qid_reg[3] ;
  wire [7:0]\rd_cmd_fifo_data_out_reg[31] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire rd_sts_flag_reg;
  wire rx_fifo_wr_en;
  wire s_rx_fifo_wr_en;
  wire [2:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;

  assign out[41:10] = cmd_fifo_data_out_ff[63:32];
  assign out[9:1] = cmd_fifo_data_out_ff[23:15];
  assign out[0] = cmd_fifo_data_out_ff[11];
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(rx_fifo_wr_en),
        .I1(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT5 #(
    .INIT(32'h000F0FB0)) 
    \__0/i_ 
       (.I0(m_axi_rlast),
        .I1(m_axi_rvalid),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\__0/i__n_0 ));
  LUT5 #(
    .INIT(32'hFAB5FFB5)) 
    \__0__0/i_ 
       (.I0(state[0]),
        .I1(m_axi_arready),
        .I2(state[1]),
        .I3(state[2]),
        .I4(m_axi_rvalid),
        .O(\__0__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0338)) 
    \__4/i_ 
       (.I0(axi_rd),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\__4/i__n_0 ));
  LUT6 #(
    .INIT(64'hFFEECFFF00220000)) 
    axi_arvalid_i_1
       (.I0(axi_rd),
        .I1(state[2]),
        .I2(m_axi_arready),
        .I3(state[1]),
        .I4(state[0]),
        .I5(m_axi_arvalid),
        .O(axi_arvalid_i_1_n_0));
  FDRE axi_arvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_arvalid_i_1_n_0),
        .Q(m_axi_arvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFEF002C)) 
    axi_rd_busy_i_1
       (.I0(axi_rd),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(axi_rd_busy),
        .O(axi_rd_busy_i_1_n_0));
  FDRE axi_rd_busy_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rd_busy_i_1_n_0),
        .Q(axi_rd_busy),
        .R(SR));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    axi_rd_done_i_1
       (.I0(state[2]),
        .I1(m_axi_rlast),
        .I2(m_axi_rvalid),
        .I3(\__4/i__n_0 ),
        .I4(axi_rd_done),
        .O(axi_rd_done_i_1_n_0));
  FDRE axi_rd_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rd_done_i_1_n_0),
        .Q(axi_rd_done),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_rd_resp[0]_i_1 
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rvalid),
        .I2(m_axi_rready),
        .I3(axi_rd_resp[0]),
        .O(\axi_rd_resp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_rd_resp[1]_i_1 
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rvalid),
        .I2(m_axi_rready),
        .I3(axi_rd_resp[1]),
        .O(\axi_rd_resp[1]_i_1_n_0 ));
  FDRE \axi_rd_resp_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axi_rd_resp[0]_i_1_n_0 ),
        .Q(axi_rd_resp[0]),
        .R(SR));
  FDRE \axi_rd_resp_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axi_rd_resp[1]_i_1_n_0 ),
        .Q(axi_rd_resp[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBB8B888B888B88)) 
    axi_rready_i_1
       (.I0(m_axi_rready),
        .I1(\__0__0/i__n_0 ),
        .I2(m_axi_rlast),
        .I3(state[2]),
        .I4(m_axi_arready),
        .I5(state[1]),
        .O(axi_rready_i_1_n_0));
  FDRE axi_rready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rready_i_1_n_0),
        .Q(m_axi_rready),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_fifo_data_out_ff[11]_i_1 
       (.I0(aresetn),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[0] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [0]),
        .Q(cmd_fifo_data_out_ff[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[10] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [10]),
        .Q(cmd_fifo_data_out_ff[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[11] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [11]),
        .Q(cmd_fifo_data_out_ff[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[12] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [12]),
        .Q(cmd_fifo_data_out_ff[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[13] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [13]),
        .Q(cmd_fifo_data_out_ff[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[14] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [14]),
        .Q(cmd_fifo_data_out_ff[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[15] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [15]),
        .Q(cmd_fifo_data_out_ff[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[16] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [16]),
        .Q(cmd_fifo_data_out_ff[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[17] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [17]),
        .Q(cmd_fifo_data_out_ff[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[18] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [18]),
        .Q(cmd_fifo_data_out_ff[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[19] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [19]),
        .Q(cmd_fifo_data_out_ff[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[1] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [1]),
        .Q(cmd_fifo_data_out_ff[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[20] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [20]),
        .Q(cmd_fifo_data_out_ff[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[21] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [21]),
        .Q(cmd_fifo_data_out_ff[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[22] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [22]),
        .Q(cmd_fifo_data_out_ff[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[23] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [23]),
        .Q(cmd_fifo_data_out_ff[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[24] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [24]),
        .Q(cmd_fifo_data_out_ff[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[25] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [25]),
        .Q(cmd_fifo_data_out_ff[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[26] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [26]),
        .Q(cmd_fifo_data_out_ff[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[27] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [27]),
        .Q(cmd_fifo_data_out_ff[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[28] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [28]),
        .Q(cmd_fifo_data_out_ff[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[29] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [29]),
        .Q(cmd_fifo_data_out_ff[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[2] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [2]),
        .Q(cmd_fifo_data_out_ff[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[30] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [30]),
        .Q(cmd_fifo_data_out_ff[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[31] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [31]),
        .Q(cmd_fifo_data_out_ff[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[32] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [32]),
        .Q(cmd_fifo_data_out_ff[32]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[33] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [33]),
        .Q(cmd_fifo_data_out_ff[33]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[34] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [34]),
        .Q(cmd_fifo_data_out_ff[34]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[35] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [35]),
        .Q(cmd_fifo_data_out_ff[35]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[36] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [36]),
        .Q(cmd_fifo_data_out_ff[36]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[37] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [37]),
        .Q(cmd_fifo_data_out_ff[37]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[38] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [38]),
        .Q(cmd_fifo_data_out_ff[38]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[39] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [39]),
        .Q(cmd_fifo_data_out_ff[39]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[3] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [3]),
        .Q(cmd_fifo_data_out_ff[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[40] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [40]),
        .Q(cmd_fifo_data_out_ff[40]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[41] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [41]),
        .Q(cmd_fifo_data_out_ff[41]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[42] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [42]),
        .Q(cmd_fifo_data_out_ff[42]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[43] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [43]),
        .Q(cmd_fifo_data_out_ff[43]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[44] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [44]),
        .Q(cmd_fifo_data_out_ff[44]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[45] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [45]),
        .Q(cmd_fifo_data_out_ff[45]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[46] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [46]),
        .Q(cmd_fifo_data_out_ff[46]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[47] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [47]),
        .Q(cmd_fifo_data_out_ff[47]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[48] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [48]),
        .Q(cmd_fifo_data_out_ff[48]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[49] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [49]),
        .Q(cmd_fifo_data_out_ff[49]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[4] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [4]),
        .Q(cmd_fifo_data_out_ff[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[50] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [50]),
        .Q(cmd_fifo_data_out_ff[50]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[51] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [51]),
        .Q(cmd_fifo_data_out_ff[51]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[52] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [52]),
        .Q(cmd_fifo_data_out_ff[52]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[53] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [53]),
        .Q(cmd_fifo_data_out_ff[53]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[54] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [54]),
        .Q(cmd_fifo_data_out_ff[54]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[55] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [55]),
        .Q(cmd_fifo_data_out_ff[55]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[56] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [56]),
        .Q(cmd_fifo_data_out_ff[56]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[57] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [57]),
        .Q(cmd_fifo_data_out_ff[57]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[58] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [58]),
        .Q(cmd_fifo_data_out_ff[58]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[59] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [59]),
        .Q(cmd_fifo_data_out_ff[59]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[5] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [5]),
        .Q(cmd_fifo_data_out_ff[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[60] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [60]),
        .Q(cmd_fifo_data_out_ff[60]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[61] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [61]),
        .Q(cmd_fifo_data_out_ff[61]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[62] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [62]),
        .Q(cmd_fifo_data_out_ff[62]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[63] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [63]),
        .Q(cmd_fifo_data_out_ff[63]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[6] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [6]),
        .Q(cmd_fifo_data_out_ff[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[7] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [7]),
        .Q(cmd_fifo_data_out_ff[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[8] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [8]),
        .Q(cmd_fifo_data_out_ff[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[9] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[63] [9]),
        .Q(cmd_fifo_data_out_ff[9]),
        .R(SR));
  FDRE \len_reg[0] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [0]),
        .Q(m_axi_arlen[0]),
        .R(SR));
  FDRE \len_reg[1] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [1]),
        .Q(m_axi_arlen[1]),
        .R(SR));
  FDRE \len_reg[2] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [2]),
        .Q(m_axi_arlen[2]),
        .R(SR));
  FDRE \len_reg[3] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [3]),
        .Q(m_axi_arlen[3]),
        .R(SR));
  FDRE \len_reg[4] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [4]),
        .Q(m_axi_arlen[4]),
        .R(SR));
  FDRE \len_reg[5] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [5]),
        .Q(m_axi_arlen[5]),
        .R(SR));
  FDRE \len_reg[6] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [6]),
        .Q(m_axi_arlen[6]),
        .R(SR));
  FDRE \len_reg[7] 
       (.C(aclk),
        .CE(axi_rd),
        .D(\rd_cmd_fifo_data_out_reg[31] [7]),
        .Q(m_axi_arlen[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_cmd_fifo_data_out_qid[3]_i_1 
       (.I0(axi_rd_done),
        .I1(axi_rd_done_ff),
        .O(\rd_cmd_fifo_data_out_qid_reg[3] ));
  FDRE \rx_fifo_data_o_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_axi_rdata[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_fifo_wr_en_i_1
       (.I0(m_axi_rvalid),
        .I1(m_axi_rready),
        .O(s_rx_fifo_wr_en));
  FDRE rx_fifo_wr_en_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_rx_fifo_wr_en),
        .Q(rx_fifo_wr_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rd_resp[1]_i_2 
       (.I0(axi_rd_resp[1]),
        .I1(rd_sts_flag_reg),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFF550000C000)) 
    \state[0]_i_1 
       (.I0(axi_rd),
        .I1(m_axi_rlast),
        .I2(m_axi_rvalid),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8800)) 
    \state[1]_i_1 
       (.I0(axi_rd),
        .I1(state[0]),
        .I2(m_axi_arready),
        .I3(\__0/i__n_0 ),
        .I4(state[1]),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FFAA3F00)) 
    \state[2]_i_1 
       (.I0(m_axi_arready),
        .I1(m_axi_rlast),
        .I2(m_axi_rvalid),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[2]_i_1_n_0 ));
  FDSE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(SR));
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(SR));
  FDRE \state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_rxfifo2xsdb" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_rxfifo2xsdb
   (xsdb_drdy_xsdb_rxfifo,
    select_reg,
    rx_fifo_rden_reg_reg_0,
    rx_fifo_rd,
    Q,
    SR,
    s_dclk_o,
    select,
    xsdb_den_status,
    s_dwe_i,
    \s_daddr_i_reg[7] ,
    s_den_i,
    s_dwe_i_reg,
    \s_daddr_i_reg[7]_0 ,
    D);
  output xsdb_drdy_xsdb_rxfifo;
  output select_reg;
  output rx_fifo_rden_reg_reg_0;
  output rx_fifo_rd;
  output [15:0]Q;
  input [0:0]SR;
  input s_dclk_o;
  input select;
  input xsdb_den_status;
  input s_dwe_i;
  input [7:0]\s_daddr_i_reg[7] ;
  input s_den_i;
  input s_dwe_i_reg;
  input \s_daddr_i_reg[7]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [2:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire [31:0]p_1_in;
  wire [31:0]rx_fifo_datain_ff;
  wire rx_fifo_rd;
  wire rx_fifo_rden_i;
  wire rx_fifo_rden_reg;
  wire rx_fifo_rden_reg_i_3_n_0;
  wire rx_fifo_rden_reg_reg_0;
  wire [7:0]\s_daddr_i_reg[7] ;
  wire \s_daddr_i_reg[7]_0 ;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;
  wire s_dwe_i_reg;
  wire select;
  wire select_reg;
  wire \shift_reg[31]_i_1_n_0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire \xsdb2read_cmdfifo/ ;
  wire xsdb_den_status;
  wire xsdb_drdy_i;
  wire xsdb_drdy_i0;
  wire xsdb_drdy_xsdb_rxfifo;
  wire xsdb_rden;

  LUT4 #(
    .INIT(16'h4000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(rx_fifo_rden_reg_i_3_n_0),
        .I1(s_dwe_i_reg),
        .I2(\s_daddr_i_reg[7] [4]),
        .I3(\s_daddr_i_reg[7]_0 ),
        .O(rx_fifo_rd));
  LUT5 #(
    .INIT(32'h11221102)) 
    \count[0]_i_1 
       (.I0(xsdb_rden),
        .I1(SR),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[2]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h12301200)) 
    \count[1]_i_1 
       (.I0(xsdb_rden),
        .I1(SR),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[2]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h13332000)) 
    \count[2]_i_1 
       (.I0(xsdb_rden),
        .I1(SR),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[2]),
        .O(\count[2]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(1'b0));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \rx_fifo_datain_ff[31]_i_1 
       (.I0(\s_daddr_i_reg[7] [0]),
        .I1(\s_daddr_i_reg[7] [2]),
        .I2(\s_daddr_i_reg[7] [1]),
        .I3(s_dwe_i),
        .I4(rx_fifo_rden_reg_reg_0),
        .O(xsdb_rden));
  FDRE \rx_fifo_datain_ff_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[0]),
        .Q(rx_fifo_datain_ff[0]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[10] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[10]),
        .Q(rx_fifo_datain_ff[10]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[11] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[11]),
        .Q(rx_fifo_datain_ff[11]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[12] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[12]),
        .Q(rx_fifo_datain_ff[12]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[13] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[13]),
        .Q(rx_fifo_datain_ff[13]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[14] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[14]),
        .Q(rx_fifo_datain_ff[14]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[15] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[15]),
        .Q(rx_fifo_datain_ff[15]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[16] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[16]),
        .Q(rx_fifo_datain_ff[16]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[17] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[17]),
        .Q(rx_fifo_datain_ff[17]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[18] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[18]),
        .Q(rx_fifo_datain_ff[18]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[19] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[19]),
        .Q(rx_fifo_datain_ff[19]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[1]),
        .Q(rx_fifo_datain_ff[1]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[20] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[20]),
        .Q(rx_fifo_datain_ff[20]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[21] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[21]),
        .Q(rx_fifo_datain_ff[21]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[22] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[22]),
        .Q(rx_fifo_datain_ff[22]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[23] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[23]),
        .Q(rx_fifo_datain_ff[23]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[24] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[24]),
        .Q(rx_fifo_datain_ff[24]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[25] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[25]),
        .Q(rx_fifo_datain_ff[25]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[26] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[26]),
        .Q(rx_fifo_datain_ff[26]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[27] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[27]),
        .Q(rx_fifo_datain_ff[27]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[28] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[28]),
        .Q(rx_fifo_datain_ff[28]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[29] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[29]),
        .Q(rx_fifo_datain_ff[29]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[2]),
        .Q(rx_fifo_datain_ff[2]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[30] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[30]),
        .Q(rx_fifo_datain_ff[30]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[31] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[31]),
        .Q(rx_fifo_datain_ff[31]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[3]),
        .Q(rx_fifo_datain_ff[3]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[4] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[4]),
        .Q(rx_fifo_datain_ff[4]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[5] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[5]),
        .Q(rx_fifo_datain_ff[5]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[6] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[6]),
        .Q(rx_fifo_datain_ff[6]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[7] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[7]),
        .Q(rx_fifo_datain_ff[7]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[8] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[8]),
        .Q(rx_fifo_datain_ff[8]),
        .R(SR));
  FDRE \rx_fifo_datain_ff_reg[9] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[9]),
        .Q(rx_fifo_datain_ff[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx_fifo_rden_reg_i_1
       (.I0(rx_fifo_rden_reg_reg_0),
        .I1(s_dwe_i),
        .I2(\s_daddr_i_reg[7] [1]),
        .I3(\s_daddr_i_reg[7] [2]),
        .I4(\s_daddr_i_reg[7] [0]),
        .I5(rx_fifo_rden_reg_i_3_n_0),
        .O(rx_fifo_rden_i));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    rx_fifo_rden_reg_i_2
       (.I0(\s_daddr_i_reg[7] [3]),
        .I1(s_den_i),
        .I2(\s_daddr_i_reg[7] [5]),
        .I3(\s_daddr_i_reg[7] [6]),
        .I4(\s_daddr_i_reg[7] [7]),
        .I5(\s_daddr_i_reg[7] [4]),
        .O(rx_fifo_rden_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rx_fifo_rden_reg_i_3
       (.I0(count[0]),
        .I1(count[2]),
        .I2(count[1]),
        .O(rx_fifo_rden_reg_i_3_n_0));
  FDRE rx_fifo_rden_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rx_fifo_rden_i),
        .Q(rx_fifo_rden_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h33332022)) 
    select_i_1
       (.I0(select),
        .I1(SR),
        .I2(rx_fifo_rden_reg_i_3_n_0),
        .I3(xsdb_rden),
        .I4(xsdb_den_status),
        .O(select_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[0]_i_1 
       (.I0(rx_fifo_datain_ff[0]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[16] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(rx_fifo_datain_ff[10]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[26] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(rx_fifo_datain_ff[11]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[27] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(rx_fifo_datain_ff[12]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[28] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(rx_fifo_datain_ff[13]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[29] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(rx_fifo_datain_ff[14]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[30] ),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(rx_fifo_datain_ff[15]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[31] ),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[16]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[16]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[17]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[17]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[18]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[18]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[19]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[19]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[1]_i_1 
       (.I0(rx_fifo_datain_ff[1]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[17] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[20]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[20]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[21]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[22]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[22]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[23]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[23]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[24]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[24]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[25]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[26]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[27]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[28]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[29]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(rx_fifo_datain_ff[2]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[18] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[30]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[30]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[31]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(xsdb_drdy_i),
        .O(\shift_reg[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[31]_i_2 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(rx_fifo_datain_ff[3]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[19] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(rx_fifo_datain_ff[4]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[20] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(rx_fifo_datain_ff[5]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[21] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(rx_fifo_datain_ff[6]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[22] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(rx_fifo_datain_ff[7]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[23] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(rx_fifo_datain_ff[8]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[24] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(rx_fifo_datain_ff[9]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[25] ),
        .O(p_1_in[9]));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE \xsdb_dout_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    xsdb_drdy_i_1__2
       (.I0(SR),
        .O(\xsdb2read_cmdfifo/ ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    xsdb_drdy_i_i_1
       (.I0(xsdb_rden),
        .I1(count[0]),
        .I2(count[2]),
        .I3(count[1]),
        .I4(rx_fifo_rden_reg),
        .O(xsdb_drdy_i0));
  FDRE xsdb_drdy_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_i0),
        .Q(xsdb_drdy_i),
        .R(SR));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(xsdb_drdy_i),
        .Q(xsdb_drdy_xsdb_rxfifo),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_write_axi" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_write_axi
   (axi_wr_done,
    axi_wr_busy,
    m_axi_bready,
    m_axi_awvalid,
    E,
    Q,
    ram_empty_fb_i_reg,
    \m_axi_awlen[7] ,
    m_axi_wlast,
    axi_wr_resp,
    \m_axi_awaddr[31] ,
    SR,
    axi_wr,
    aclk,
    axi_wr_done_ff,
    m_axi_wready,
    m_axi_awready,
    \gpregsm1.curr_fwft_state_reg[0] ,
    m_axi_bvalid,
    \wr_cmd_fifo_data_out_reg[31] ,
    m_axi_bresp,
    \wr_cmd_fifo_data_out_reg[63] );
  output axi_wr_done;
  output axi_wr_busy;
  output m_axi_bready;
  output m_axi_awvalid;
  output [0:0]E;
  output [0:0]Q;
  output ram_empty_fb_i_reg;
  output [7:0]\m_axi_awlen[7] ;
  output m_axi_wlast;
  output [1:0]axi_wr_resp;
  output [41:0]\m_axi_awaddr[31] ;
  input [0:0]SR;
  input axi_wr;
  input aclk;
  input axi_wr_done_ff;
  input m_axi_wready;
  input m_axi_awready;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input m_axi_bvalid;
  input [7:0]\wr_cmd_fifo_data_out_reg[31] ;
  input [1:0]m_axi_bresp;
  input [41:0]\wr_cmd_fifo_data_out_reg[63] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire axi_awvalid_i_1_n_0;
  wire axi_awvalid_i_2_n_0;
  wire axi_bready_ff_i_1_n_0;
  wire axi_bready_ff_i_2_n_0;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_busy_i_1_n_0;
  wire axi_wr_busy_i_2_n_0;
  wire axi_wr_done;
  wire axi_wr_done_0;
  wire axi_wr_done_ff;
  wire axi_wr_done_i_1_n_0;
  wire axi_wr_done_i_3_n_0;
  wire axi_wr_done_i_4_n_0;
  wire axi_wr_ff;
  wire [1:0]axi_wr_resp;
  wire \axi_wr_resp[0]_i_1_n_0 ;
  wire \axi_wr_resp[1]_i_1_n_0 ;
  wire [7:0]burst_count;
  wire \burst_count[0]_i_1_n_0 ;
  wire \burst_count[1]_i_1_n_0 ;
  wire \burst_count[2]_i_1_n_0 ;
  wire \burst_count[3]_i_1_n_0 ;
  wire \burst_count[4]_i_1_n_0 ;
  wire \burst_count[4]_i_2_n_0 ;
  wire \burst_count[5]_i_1_n_0 ;
  wire \burst_count[6]_i_1_n_0 ;
  wire \burst_count[7]_i_1_n_0 ;
  wire \burst_count[8]_i_2_n_0 ;
  wire \burst_count[8]_i_3_n_0 ;
  wire burst_count_1;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [7:0]last_count;
  wire \last_count[0]_i_1_n_0 ;
  wire \last_count[1]_i_1_n_0 ;
  wire \last_count[2]_i_1_n_0 ;
  wire \last_count[2]_i_2_n_0 ;
  wire \last_count[3]_i_1_n_0 ;
  wire \last_count[3]_i_2_n_0 ;
  wire \last_count[3]_i_3_n_0 ;
  wire \last_count[4]_i_1_n_0 ;
  wire \last_count[4]_i_2_n_0 ;
  wire \last_count[5]_i_1_n_0 ;
  wire \last_count[5]_i_2_n_0 ;
  wire \last_count[6]_i_1_n_0 ;
  wire \last_count[7]_i_1_n_0 ;
  wire \last_count[8]_i_10_n_0 ;
  wire \last_count[8]_i_11_n_0 ;
  wire \last_count[8]_i_12_n_0 ;
  wire \last_count[8]_i_13_n_0 ;
  wire \last_count[8]_i_2_n_0 ;
  wire \last_count[8]_i_3_n_0 ;
  wire \last_count[8]_i_4_n_0 ;
  wire \last_count[8]_i_5_n_0 ;
  wire \last_count[8]_i_6_n_0 ;
  wire \last_count[8]_i_7_n_0 ;
  wire \last_count[8]_i_8_n_0 ;
  wire \last_count[8]_i_9_n_0 ;
  wire last_count_2;
  wire [41:0]\m_axi_awaddr[31] ;
  wire [7:0]\m_axi_awlen[7] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire ram_empty_fb_i_reg;
  (* RTL_KEEP = "true" *) wire [3:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire [3:0]state__0;
  wire [7:0]\wr_cmd_fifo_data_out_reg[31] ;
  wire [41:0]\wr_cmd_fifo_data_out_reg[63] ;

  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    axi_awvalid_i_1
       (.I0(state[3]),
        .I1(axi_wr_ff),
        .I2(state[2]),
        .I3(state[1]),
        .I4(axi_awvalid_i_2_n_0),
        .I5(m_axi_awvalid),
        .O(axi_awvalid_i_1_n_0));
  LUT5 #(
    .INIT(32'h01011600)) 
    axi_awvalid_i_2
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(m_axi_awready),
        .I4(state[0]),
        .O(axi_awvalid_i_2_n_0));
  FDRE axi_awvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_awvalid_i_1_n_0),
        .Q(m_axi_awvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    axi_bready_ff_i_1
       (.I0(state[2]),
        .I1(axi_bready_ff_i_2_n_0),
        .I2(m_axi_bready),
        .O(axi_bready_ff_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000A000F0F30)) 
    axi_bready_ff_i_2
       (.I0(m_axi_bvalid),
        .I1(Q),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[3]),
        .O(axi_bready_ff_i_2_n_0));
  FDRE axi_bready_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_bready_ff_i_1_n_0),
        .Q(m_axi_bready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFCAAFFFFFCAA0000)) 
    axi_wr_busy_i_1
       (.I0(m_axi_bvalid),
        .I1(axi_wr),
        .I2(axi_wr_ff),
        .I3(state[0]),
        .I4(axi_wr_busy_i_2_n_0),
        .I5(axi_wr_busy),
        .O(axi_wr_busy_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000062)) 
    axi_wr_busy_i_2
       (.I0(state[0]),
        .I1(state[3]),
        .I2(m_axi_bvalid),
        .I3(state[2]),
        .I4(state[1]),
        .O(axi_wr_busy_i_2_n_0));
  FDRE axi_wr_busy_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_wr_busy_i_1_n_0),
        .Q(axi_wr_busy),
        .R(SR));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    axi_wr_done_i_1
       (.I0(m_axi_bvalid),
        .I1(state[3]),
        .I2(Q),
        .I3(state[2]),
        .I4(axi_wr_done_0),
        .I5(axi_wr_done),
        .O(axi_wr_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFCCCCFEEECCCC)) 
    axi_wr_done_i_2
       (.I0(state[1]),
        .I1(axi_wr_done_i_3_n_0),
        .I2(state[0]),
        .I3(axi_wr),
        .I4(\last_count[8]_i_6_n_0 ),
        .I5(axi_wr_done_i_4_n_0),
        .O(axi_wr_done_0));
  LUT5 #(
    .INIT(32'hF8880000)) 
    axi_wr_done_i_3
       (.I0(state[3]),
        .I1(m_axi_bvalid),
        .I2(state[0]),
        .I3(axi_wr_ff),
        .I4(\last_count[8]_i_6_n_0 ),
        .O(axi_wr_done_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_wr_done_i_4
       (.I0(state[2]),
        .I1(Q),
        .O(axi_wr_done_i_4_n_0));
  FDRE axi_wr_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_wr_done_i_1_n_0),
        .Q(axi_wr_done),
        .R(SR));
  FDRE axi_wr_ff_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_wr),
        .Q(axi_wr_ff),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_wr_resp[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bready),
        .I2(m_axi_bvalid),
        .I3(axi_wr_resp[0]),
        .O(\axi_wr_resp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_wr_resp[1]_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(m_axi_bready),
        .I2(m_axi_bvalid),
        .I3(axi_wr_resp[1]),
        .O(\axi_wr_resp[1]_i_1_n_0 ));
  FDRE \axi_wr_resp_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axi_wr_resp[0]_i_1_n_0 ),
        .Q(axi_wr_resp[0]),
        .R(SR));
  FDRE \axi_wr_resp_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axi_wr_resp[1]_i_1_n_0 ),
        .Q(axi_wr_resp[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h5457)) 
    \burst_count[0]_i_1 
       (.I0(burst_count[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\m_axi_awlen[7] [0]),
        .O(\burst_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6660666F)) 
    \burst_count[1]_i_1 
       (.I0(burst_count[0]),
        .I1(burst_count[1]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\m_axi_awlen[7] [1]),
        .O(\burst_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78787800787878FF)) 
    \burst_count[2]_i_1 
       (.I0(burst_count[1]),
        .I1(burst_count[0]),
        .I2(burst_count[2]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\m_axi_awlen[7] [2]),
        .O(\burst_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F8000007F80FFFF)) 
    \burst_count[3]_i_1 
       (.I0(burst_count[2]),
        .I1(burst_count[0]),
        .I2(burst_count[1]),
        .I3(burst_count[3]),
        .I4(\last_count[8]_i_4_n_0 ),
        .I5(\m_axi_awlen[7] [3]),
        .O(\burst_count[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6660666F)) 
    \burst_count[4]_i_1 
       (.I0(\burst_count[4]_i_2_n_0 ),
        .I1(burst_count[4]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\m_axi_awlen[7] [4]),
        .O(\burst_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \burst_count[4]_i_2 
       (.I0(burst_count[2]),
        .I1(burst_count[0]),
        .I2(burst_count[1]),
        .I3(burst_count[3]),
        .O(\burst_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6660666F)) 
    \burst_count[5]_i_1 
       (.I0(\burst_count[8]_i_3_n_0 ),
        .I1(burst_count[5]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\m_axi_awlen[7] [5]),
        .O(\burst_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78787800787878FF)) 
    \burst_count[6]_i_1 
       (.I0(burst_count[5]),
        .I1(\burst_count[8]_i_3_n_0 ),
        .I2(burst_count[6]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\m_axi_awlen[7] [6]),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F8000007F80FFFF)) 
    \burst_count[7]_i_1 
       (.I0(\burst_count[8]_i_3_n_0 ),
        .I1(burst_count[5]),
        .I2(burst_count[6]),
        .I3(burst_count[7]),
        .I4(\last_count[8]_i_4_n_0 ),
        .I5(\m_axi_awlen[7] [7]),
        .O(\burst_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888888800000000)) 
    \burst_count[8]_i_1 
       (.I0(state[0]),
        .I1(axi_wr_ff),
        .I2(\last_count[8]_i_4_n_0 ),
        .I3(m_axi_wready),
        .I4(Q),
        .I5(\last_count[8]_i_6_n_0 ),
        .O(burst_count_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \burst_count[8]_i_2 
       (.I0(Q),
        .I1(burst_count[5]),
        .I2(burst_count[6]),
        .I3(burst_count[7]),
        .I4(\burst_count[8]_i_3_n_0 ),
        .I5(\last_count[8]_i_4_n_0 ),
        .O(\burst_count[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \burst_count[8]_i_3 
       (.I0(burst_count[3]),
        .I1(burst_count[1]),
        .I2(burst_count[0]),
        .I3(burst_count[2]),
        .I4(burst_count[4]),
        .O(\burst_count[8]_i_3_n_0 ));
  FDRE \burst_count_reg[0] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[0]_i_1_n_0 ),
        .Q(burst_count[0]),
        .R(SR));
  FDRE \burst_count_reg[1] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[1]_i_1_n_0 ),
        .Q(burst_count[1]),
        .R(SR));
  FDRE \burst_count_reg[2] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[2]_i_1_n_0 ),
        .Q(burst_count[2]),
        .R(SR));
  FDRE \burst_count_reg[3] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[3]_i_1_n_0 ),
        .Q(burst_count[3]),
        .R(SR));
  FDRE \burst_count_reg[4] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[4]_i_1_n_0 ),
        .Q(burst_count[4]),
        .R(SR));
  FDRE \burst_count_reg[5] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[5]_i_1_n_0 ),
        .Q(burst_count[5]),
        .R(SR));
  FDRE \burst_count_reg[6] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[6]_i_1_n_0 ),
        .Q(burst_count[6]),
        .R(SR));
  FDRE \burst_count_reg[7] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[7]_i_1_n_0 ),
        .Q(burst_count[7]),
        .R(SR));
  FDRE \burst_count_reg[8] 
       (.C(aclk),
        .CE(burst_count_1),
        .D(\burst_count[8]_i_2_n_0 ),
        .Q(Q),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[11] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [0]),
        .Q(\m_axi_awaddr[31] [0]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[15] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [1]),
        .Q(\m_axi_awaddr[31] [1]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[16] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [2]),
        .Q(\m_axi_awaddr[31] [2]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[17] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [3]),
        .Q(\m_axi_awaddr[31] [3]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[18] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [4]),
        .Q(\m_axi_awaddr[31] [4]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[19] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [5]),
        .Q(\m_axi_awaddr[31] [5]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[20] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [6]),
        .Q(\m_axi_awaddr[31] [6]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[21] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [7]),
        .Q(\m_axi_awaddr[31] [7]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[22] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [8]),
        .Q(\m_axi_awaddr[31] [8]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[23] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [9]),
        .Q(\m_axi_awaddr[31] [9]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[32] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [10]),
        .Q(\m_axi_awaddr[31] [10]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[33] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [11]),
        .Q(\m_axi_awaddr[31] [11]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[34] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [12]),
        .Q(\m_axi_awaddr[31] [12]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[35] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [13]),
        .Q(\m_axi_awaddr[31] [13]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[36] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [14]),
        .Q(\m_axi_awaddr[31] [14]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[37] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [15]),
        .Q(\m_axi_awaddr[31] [15]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[38] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [16]),
        .Q(\m_axi_awaddr[31] [16]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[39] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [17]),
        .Q(\m_axi_awaddr[31] [17]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[40] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [18]),
        .Q(\m_axi_awaddr[31] [18]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[41] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [19]),
        .Q(\m_axi_awaddr[31] [19]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[42] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [20]),
        .Q(\m_axi_awaddr[31] [20]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[43] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [21]),
        .Q(\m_axi_awaddr[31] [21]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[44] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [22]),
        .Q(\m_axi_awaddr[31] [22]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[45] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [23]),
        .Q(\m_axi_awaddr[31] [23]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[46] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [24]),
        .Q(\m_axi_awaddr[31] [24]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[47] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [25]),
        .Q(\m_axi_awaddr[31] [25]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[48] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [26]),
        .Q(\m_axi_awaddr[31] [26]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[49] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [27]),
        .Q(\m_axi_awaddr[31] [27]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[50] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [28]),
        .Q(\m_axi_awaddr[31] [28]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[51] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [29]),
        .Q(\m_axi_awaddr[31] [29]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[52] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [30]),
        .Q(\m_axi_awaddr[31] [30]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[53] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [31]),
        .Q(\m_axi_awaddr[31] [31]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[54] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [32]),
        .Q(\m_axi_awaddr[31] [32]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[55] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [33]),
        .Q(\m_axi_awaddr[31] [33]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[56] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [34]),
        .Q(\m_axi_awaddr[31] [34]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[57] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [35]),
        .Q(\m_axi_awaddr[31] [35]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[58] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [36]),
        .Q(\m_axi_awaddr[31] [36]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[59] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [37]),
        .Q(\m_axi_awaddr[31] [37]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[60] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [38]),
        .Q(\m_axi_awaddr[31] [38]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[61] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [39]),
        .Q(\m_axi_awaddr[31] [39]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[62] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [40]),
        .Q(\m_axi_awaddr[31] [40]),
        .R(SR));
  FDRE \cmd_fifo_data_out_ff_reg[63] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[63] [41]),
        .Q(\m_axi_awaddr[31] [41]),
        .R(SR));
  LUT4 #(
    .INIT(16'h001D)) 
    \last_count[0]_i_1 
       (.I0(last_count[0]),
        .I1(state[0]),
        .I2(\m_axi_awlen[7] [0]),
        .I3(state[3]),
        .O(\last_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8748B47)) 
    \last_count[1]_i_1 
       (.I0(\m_axi_awlen[7] [1]),
        .I1(state[0]),
        .I2(last_count[1]),
        .I3(\m_axi_awlen[7] [0]),
        .I4(last_count[0]),
        .I5(state[3]),
        .O(\last_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \last_count[2]_i_1 
       (.I0(\m_axi_awlen[7] [2]),
        .I1(state[0]),
        .I2(last_count[2]),
        .I3(\last_count[2]_i_2_n_0 ),
        .I4(state[3]),
        .O(\last_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \last_count[2]_i_2 
       (.I0(last_count[1]),
        .I1(\m_axi_awlen[7] [1]),
        .I2(last_count[0]),
        .I3(state[0]),
        .I4(\m_axi_awlen[7] [0]),
        .O(\last_count[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \last_count[3]_i_1 
       (.I0(\m_axi_awlen[7] [3]),
        .I1(state[0]),
        .I2(last_count[3]),
        .I3(\last_count[3]_i_2_n_0 ),
        .I4(state[3]),
        .O(\last_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAEEEEFFFA)) 
    \last_count[3]_i_2 
       (.I0(\last_count[3]_i_3_n_0 ),
        .I1(\m_axi_awlen[7] [1]),
        .I2(last_count[1]),
        .I3(last_count[2]),
        .I4(state[0]),
        .I5(\m_axi_awlen[7] [2]),
        .O(\last_count[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[3]_i_3 
       (.I0(\m_axi_awlen[7] [0]),
        .I1(state[0]),
        .I2(last_count[0]),
        .O(\last_count[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \last_count[4]_i_1 
       (.I0(\m_axi_awlen[7] [4]),
        .I1(state[0]),
        .I2(last_count[4]),
        .I3(\last_count[4]_i_2_n_0 ),
        .I4(state[3]),
        .O(\last_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \last_count[4]_i_2 
       (.I0(\m_axi_awlen[7] [2]),
        .I1(last_count[2]),
        .I2(\last_count[2]_i_2_n_0 ),
        .I3(last_count[3]),
        .I4(state[0]),
        .I5(\m_axi_awlen[7] [3]),
        .O(\last_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \last_count[5]_i_1 
       (.I0(\m_axi_awlen[7] [5]),
        .I1(state[0]),
        .I2(last_count[5]),
        .I3(\last_count[5]_i_2_n_0 ),
        .I4(state[3]),
        .O(\last_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    \last_count[5]_i_2 
       (.I0(\last_count[8]_i_12_n_0 ),
        .I1(\last_count[2]_i_2_n_0 ),
        .I2(last_count[2]),
        .I3(state[0]),
        .I4(\m_axi_awlen[7] [2]),
        .I5(\last_count[8]_i_10_n_0 ),
        .O(\last_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \last_count[6]_i_1 
       (.I0(\m_axi_awlen[7] [6]),
        .I1(state[0]),
        .I2(last_count[6]),
        .I3(\last_count[8]_i_9_n_0 ),
        .I4(state[3]),
        .O(\last_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8B847)) 
    \last_count[7]_i_1 
       (.I0(\m_axi_awlen[7] [7]),
        .I1(state[0]),
        .I2(last_count[7]),
        .I3(\last_count[8]_i_9_n_0 ),
        .I4(\last_count[8]_i_8_n_0 ),
        .I5(state[3]),
        .O(\last_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800000000)) 
    \last_count[8]_i_1 
       (.I0(axi_wr_ff),
        .I1(state[0]),
        .I2(\last_count[8]_i_3_n_0 ),
        .I3(\last_count[8]_i_4_n_0 ),
        .I4(\last_count[8]_i_5_n_0 ),
        .I5(\last_count[8]_i_6_n_0 ),
        .O(last_count_2));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_10 
       (.I0(\m_axi_awlen[7] [4]),
        .I1(state[0]),
        .I2(last_count[4]),
        .O(\last_count[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_11 
       (.I0(\m_axi_awlen[7] [2]),
        .I1(state[0]),
        .I2(last_count[2]),
        .O(\last_count[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_12 
       (.I0(\m_axi_awlen[7] [3]),
        .I1(state[0]),
        .I2(last_count[3]),
        .O(\last_count[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_13 
       (.I0(\m_axi_awlen[7] [5]),
        .I1(state[0]),
        .I2(last_count[5]),
        .O(\last_count[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222D)) 
    \last_count[8]_i_2 
       (.I0(m_axi_wlast),
        .I1(state[0]),
        .I2(\last_count[8]_i_7_n_0 ),
        .I3(\last_count[8]_i_8_n_0 ),
        .I4(\last_count[8]_i_9_n_0 ),
        .I5(state[3]),
        .O(\last_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \last_count[8]_i_3 
       (.I0(state[3]),
        .I1(m_axi_bvalid),
        .O(\last_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \last_count[8]_i_4 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\last_count[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \last_count[8]_i_5 
       (.I0(Q),
        .I1(m_axi_wready),
        .O(\last_count[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0116)) 
    \last_count[8]_i_6 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\last_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_7 
       (.I0(\m_axi_awlen[7] [7]),
        .I1(state[0]),
        .I2(last_count[7]),
        .O(\last_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \last_count[8]_i_8 
       (.I0(\m_axi_awlen[7] [6]),
        .I1(state[0]),
        .I2(last_count[6]),
        .O(\last_count[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \last_count[8]_i_9 
       (.I0(\last_count[8]_i_10_n_0 ),
        .I1(\last_count[8]_i_11_n_0 ),
        .I2(\last_count[2]_i_2_n_0 ),
        .I3(\last_count[8]_i_12_n_0 ),
        .I4(\last_count[8]_i_13_n_0 ),
        .O(\last_count[8]_i_9_n_0 ));
  FDRE \last_count_reg[0] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[0]_i_1_n_0 ),
        .Q(last_count[0]),
        .R(SR));
  FDRE \last_count_reg[1] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[1]_i_1_n_0 ),
        .Q(last_count[1]),
        .R(SR));
  FDRE \last_count_reg[2] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[2]_i_1_n_0 ),
        .Q(last_count[2]),
        .R(SR));
  FDRE \last_count_reg[3] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[3]_i_1_n_0 ),
        .Q(last_count[3]),
        .R(SR));
  FDRE \last_count_reg[4] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[4]_i_1_n_0 ),
        .Q(last_count[4]),
        .R(SR));
  FDRE \last_count_reg[5] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[5]_i_1_n_0 ),
        .Q(last_count[5]),
        .R(SR));
  FDRE \last_count_reg[6] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[6]_i_1_n_0 ),
        .Q(last_count[6]),
        .R(SR));
  FDRE \last_count_reg[7] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[7]_i_1_n_0 ),
        .Q(last_count[7]),
        .R(SR));
  FDRE \last_count_reg[8] 
       (.C(aclk),
        .CE(last_count_2),
        .D(\last_count[8]_i_2_n_0 ),
        .Q(m_axi_wlast),
        .R(SR));
  FDRE \len_reg[0] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [0]),
        .Q(\m_axi_awlen[7] [0]),
        .R(SR));
  FDRE \len_reg[1] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [1]),
        .Q(\m_axi_awlen[7] [1]),
        .R(SR));
  FDRE \len_reg[2] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [2]),
        .Q(\m_axi_awlen[7] [2]),
        .R(SR));
  FDRE \len_reg[3] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [3]),
        .Q(\m_axi_awlen[7] [3]),
        .R(SR));
  FDRE \len_reg[4] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [4]),
        .Q(\m_axi_awlen[7] [4]),
        .R(SR));
  FDRE \len_reg[5] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [5]),
        .Q(\m_axi_awlen[7] [5]),
        .R(SR));
  FDRE \len_reg[6] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [6]),
        .Q(\m_axi_awlen[7] [6]),
        .R(SR));
  FDRE \len_reg[7] 
       (.C(aclk),
        .CE(axi_wr),
        .D(\wr_cmd_fifo_data_out_reg[31] [7]),
        .Q(\m_axi_awlen[7] [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ram_empty_i_i_6__0
       (.I0(m_axi_wready),
        .I1(Q),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'hFFFFF700FFFFD500)) 
    \state[0]_i_1 
       (.I0(axi_wr_ff),
        .I1(Q),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\last_count[8]_i_3_n_0 ),
        .I5(\state[0]_i_2_n_0 ),
        .O(state__0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \state[0]_i_2 
       (.I0(state[1]),
        .I1(m_axi_wready),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBAAEAAAFFAA)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(Q),
        .I2(state[2]),
        .I3(state[1]),
        .I4(m_axi_awready),
        .I5(m_axi_wready),
        .O(state__0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(state[0]),
        .I1(axi_wr_ff),
        .O(\state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFC8C840)) 
    \state[2]_i_1 
       (.I0(m_axi_wready),
        .I1(state[1]),
        .I2(m_axi_awready),
        .I3(Q),
        .I4(state[2]),
        .O(state__0[2]));
  LUT4 #(
    .INIT(16'h0116)) 
    \state[3]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB2A2A2A2F2F2F2F2)) 
    \state[3]_i_2 
       (.I0(state[2]),
        .I1(Q),
        .I2(state[3]),
        .I3(m_axi_wready),
        .I4(state[1]),
        .I5(m_axi_bvalid),
        .O(state__0[3]));
  (* KEEP = "yes" *) 
  FDSE \state_reg[0] 
       (.C(aclk),
        .CE(\state[3]_i_1_n_0 ),
        .D(state__0[0]),
        .Q(state[0]),
        .S(SR));
  (* KEEP = "yes" *) 
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(\state[3]_i_1_n_0 ),
        .D(state__0[1]),
        .Q(state[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \state_reg[2] 
       (.C(aclk),
        .CE(\state[3]_i_1_n_0 ),
        .D(state__0[2]),
        .Q(state[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \state_reg[3] 
       (.C(aclk),
        .CE(\state[3]_i_1_n_0 ),
        .D(state__0[3]),
        .Q(state[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cmd_fifo_data_out_qid[3]_i_1 
       (.I0(axi_wr_done),
        .I1(axi_wr_done_ff),
        .O(E));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_xsdb2txfifo" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo
   (\sl_oport_o[0]_INST_0 ,
    tx_fifo_wr,
    \gic0.gc0.count_reg[7] ,
    \gpr1.dout_i_reg_pipe_1_reg ,
    SR,
    s_dclk_o,
    \s_daddr_i_reg[2] ,
    s_dwe_i,
    \s_daddr_i_reg[3] ,
    ram_full_fb_i_reg,
    Q);
  output \sl_oport_o[0]_INST_0 ;
  output tx_fifo_wr;
  output [0:0]\gic0.gc0.count_reg[7] ;
  output [31:0]\gpr1.dout_i_reg_pipe_1_reg ;
  input [0:0]SR;
  input s_dclk_o;
  input [2:0]\s_daddr_i_reg[2] ;
  input s_dwe_i;
  input \s_daddr_i_reg[3] ;
  input ram_full_fb_i_reg;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]SR;
  wire [2:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire [0:0]\gic0.gc0.count_reg[7] ;
  wire [31:0]\gpr1.dout_i_reg_pipe_1_reg ;
  wire ram_full_fb_i_reg;
  wire [2:0]\s_daddr_i_reg[2] ;
  wire \s_daddr_i_reg[3] ;
  wire s_dclk_o;
  wire s_dwe_i;
  wire shift_en;
  wire [31:0]shift_reg;
  wire \sl_oport_o[0]_INST_0 ;
  wire \tx_fifo_dataout[31]_i_1_n_0 ;
  wire tx_fifo_wr;
  wire tx_fifowren_i_1__1_n_0;

  LUT5 #(
    .INIT(32'h11112022)) 
    \count[0]_i_1 
       (.I0(shift_en),
        .I1(SR),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h11223000)) 
    \count[1]_i_1 
       (.I0(shift_en),
        .I1(SR),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h12303030)) 
    \count[2]_i_1 
       (.I0(shift_en),
        .I1(SR),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[2]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(1'b0));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[7]_i_1 
       (.I0(tx_fifo_wr),
        .I1(ram_full_fb_i_reg),
        .O(\gic0.gc0.count_reg[7] ));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[16]),
        .Q(shift_reg[0]),
        .R(SR));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[26]),
        .Q(shift_reg[10]),
        .R(SR));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[27]),
        .Q(shift_reg[11]),
        .R(SR));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[28]),
        .Q(shift_reg[12]),
        .R(SR));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[29]),
        .Q(shift_reg[13]),
        .R(SR));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[30]),
        .Q(shift_reg[14]),
        .R(SR));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[31]),
        .Q(shift_reg[15]),
        .R(SR));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[0]),
        .Q(shift_reg[16]),
        .R(SR));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[1]),
        .Q(shift_reg[17]),
        .R(SR));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[2]),
        .Q(shift_reg[18]),
        .R(SR));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[3]),
        .Q(shift_reg[19]),
        .R(SR));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[17]),
        .Q(shift_reg[1]),
        .R(SR));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[4]),
        .Q(shift_reg[20]),
        .R(SR));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[5]),
        .Q(shift_reg[21]),
        .R(SR));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[6]),
        .Q(shift_reg[22]),
        .R(SR));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[7]),
        .Q(shift_reg[23]),
        .R(SR));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[8]),
        .Q(shift_reg[24]),
        .R(SR));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[9]),
        .Q(shift_reg[25]),
        .R(SR));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[10]),
        .Q(shift_reg[26]),
        .R(SR));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[11]),
        .Q(shift_reg[27]),
        .R(SR));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[12]),
        .Q(shift_reg[28]),
        .R(SR));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[13]),
        .Q(shift_reg[29]),
        .R(SR));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[18]),
        .Q(shift_reg[2]),
        .R(SR));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[14]),
        .Q(shift_reg[30]),
        .R(SR));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[15]),
        .Q(shift_reg[31]),
        .R(SR));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[19]),
        .Q(shift_reg[3]),
        .R(SR));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[20]),
        .Q(shift_reg[4]),
        .R(SR));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[21]),
        .Q(shift_reg[5]),
        .R(SR));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[22]),
        .Q(shift_reg[6]),
        .R(SR));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[23]),
        .Q(shift_reg[7]),
        .R(SR));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[24]),
        .Q(shift_reg[8]),
        .R(SR));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[25]),
        .Q(shift_reg[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0100)) 
    \tx_fifo_dataout[31]_i_1 
       (.I0(SR),
        .I1(count[0]),
        .I2(count[2]),
        .I3(count[1]),
        .O(\tx_fifo_dataout[31]_i_1_n_0 ));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[0]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[10]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[11]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[12]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[13]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[14]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[15]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[16]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[17]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[18]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[19]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[1]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[20]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[21]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[22]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[23]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[24]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[25]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[26]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[27]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[28]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[29]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[2]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[30]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[31]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[3]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[4]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[5]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[6]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[7]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[8]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[9]),
        .Q(\gpr1.dout_i_reg_pipe_1_reg [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    tx_fifowren_i_1__1
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .O(tx_fifowren_i_1__1_n_0));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowren_i_1__1_n_0),
        .Q(tx_fifo_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'h00200000)) 
    xsdb_drdy_i_1__1
       (.I0(\s_daddr_i_reg[2] [0]),
        .I1(\s_daddr_i_reg[2] [2]),
        .I2(s_dwe_i),
        .I3(\s_daddr_i_reg[2] [1]),
        .I4(\s_daddr_i_reg[3] ),
        .O(shift_en));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(shift_en),
        .Q(\sl_oport_o[0]_INST_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_xsdb2txfifo" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo__parameterized0
   (\sl_oport_o[0]_INST_0 ,
    wr_cmd_fifowren_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    SR,
    s_dclk_o,
    \s_daddr_i_reg[2] ,
    s_dwe_i,
    \s_daddr_i_reg[3] ,
    out,
    Q);
  output \sl_oport_o[0]_INST_0 ;
  output wr_cmd_fifowren_i;
  output [0:0]E;
  output [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [0:0]SR;
  input s_dclk_o;
  input [2:0]\s_daddr_i_reg[2] ;
  input s_dwe_i;
  input \s_daddr_i_reg[3] ;
  input out;
  input [15:0]Q;

  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clear;
  wire [3:0]count_reg__0;
  wire out;
  wire [3:0]p_0_in;
  wire [2:0]\s_daddr_i_reg[2] ;
  wire \s_daddr_i_reg[3] ;
  wire s_dclk_o;
  wire s_dwe_i;
  wire sel;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[32] ;
  wire \shift_reg_reg_n_0_[33] ;
  wire \shift_reg_reg_n_0_[34] ;
  wire \shift_reg_reg_n_0_[35] ;
  wire \shift_reg_reg_n_0_[36] ;
  wire \shift_reg_reg_n_0_[37] ;
  wire \shift_reg_reg_n_0_[38] ;
  wire \shift_reg_reg_n_0_[39] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[40] ;
  wire \shift_reg_reg_n_0_[41] ;
  wire \shift_reg_reg_n_0_[42] ;
  wire \shift_reg_reg_n_0_[43] ;
  wire \shift_reg_reg_n_0_[44] ;
  wire \shift_reg_reg_n_0_[45] ;
  wire \shift_reg_reg_n_0_[46] ;
  wire \shift_reg_reg_n_0_[47] ;
  wire \shift_reg_reg_n_0_[48] ;
  wire \shift_reg_reg_n_0_[49] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[50] ;
  wire \shift_reg_reg_n_0_[51] ;
  wire \shift_reg_reg_n_0_[52] ;
  wire \shift_reg_reg_n_0_[53] ;
  wire \shift_reg_reg_n_0_[54] ;
  wire \shift_reg_reg_n_0_[55] ;
  wire \shift_reg_reg_n_0_[56] ;
  wire \shift_reg_reg_n_0_[57] ;
  wire \shift_reg_reg_n_0_[58] ;
  wire \shift_reg_reg_n_0_[59] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[60] ;
  wire \shift_reg_reg_n_0_[61] ;
  wire \shift_reg_reg_n_0_[62] ;
  wire \shift_reg_reg_n_0_[63] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire \sl_oport_o[0]_INST_0 ;
  wire \tx_fifo_dataout[63]_i_1_n_0 ;
  wire tx_fifowren_i_1_n_0;
  wire wr_cmd_fifowren_i;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(wr_cmd_fifowren_i),
        .I1(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \count[3]_i_1 
       (.I0(count_reg__0[2]),
        .I1(count_reg__0[3]),
        .I2(count_reg__0[0]),
        .I3(count_reg__0[1]),
        .I4(SR),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_2 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[3]),
        .O(p_0_in[3]));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(count_reg__0[0]),
        .R(clear));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(count_reg__0[1]),
        .R(clear));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(count_reg__0[2]),
        .R(clear));
  FDRE \count_reg[3] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(count_reg__0[3]),
        .R(clear));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE \shift_reg_reg[32] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\shift_reg_reg_n_0_[32] ),
        .R(SR));
  FDRE \shift_reg_reg[33] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\shift_reg_reg_n_0_[33] ),
        .R(SR));
  FDRE \shift_reg_reg[34] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\shift_reg_reg_n_0_[34] ),
        .R(SR));
  FDRE \shift_reg_reg[35] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\shift_reg_reg_n_0_[35] ),
        .R(SR));
  FDRE \shift_reg_reg[36] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\shift_reg_reg_n_0_[36] ),
        .R(SR));
  FDRE \shift_reg_reg[37] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\shift_reg_reg_n_0_[37] ),
        .R(SR));
  FDRE \shift_reg_reg[38] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\shift_reg_reg_n_0_[38] ),
        .R(SR));
  FDRE \shift_reg_reg[39] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\shift_reg_reg_n_0_[39] ),
        .R(SR));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \shift_reg_reg[40] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\shift_reg_reg_n_0_[40] ),
        .R(SR));
  FDRE \shift_reg_reg[41] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\shift_reg_reg_n_0_[41] ),
        .R(SR));
  FDRE \shift_reg_reg[42] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\shift_reg_reg_n_0_[42] ),
        .R(SR));
  FDRE \shift_reg_reg[43] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\shift_reg_reg_n_0_[43] ),
        .R(SR));
  FDRE \shift_reg_reg[44] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\shift_reg_reg_n_0_[44] ),
        .R(SR));
  FDRE \shift_reg_reg[45] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\shift_reg_reg_n_0_[45] ),
        .R(SR));
  FDRE \shift_reg_reg[46] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\shift_reg_reg_n_0_[46] ),
        .R(SR));
  FDRE \shift_reg_reg[47] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\shift_reg_reg_n_0_[47] ),
        .R(SR));
  FDRE \shift_reg_reg[48] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[0]),
        .Q(\shift_reg_reg_n_0_[48] ),
        .R(SR));
  FDRE \shift_reg_reg[49] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[1]),
        .Q(\shift_reg_reg_n_0_[49] ),
        .R(SR));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \shift_reg_reg[50] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[2]),
        .Q(\shift_reg_reg_n_0_[50] ),
        .R(SR));
  FDRE \shift_reg_reg[51] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[3]),
        .Q(\shift_reg_reg_n_0_[51] ),
        .R(SR));
  FDRE \shift_reg_reg[52] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[4]),
        .Q(\shift_reg_reg_n_0_[52] ),
        .R(SR));
  FDRE \shift_reg_reg[53] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[5]),
        .Q(\shift_reg_reg_n_0_[53] ),
        .R(SR));
  FDRE \shift_reg_reg[54] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[6]),
        .Q(\shift_reg_reg_n_0_[54] ),
        .R(SR));
  FDRE \shift_reg_reg[55] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[7]),
        .Q(\shift_reg_reg_n_0_[55] ),
        .R(SR));
  FDRE \shift_reg_reg[56] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[8]),
        .Q(\shift_reg_reg_n_0_[56] ),
        .R(SR));
  FDRE \shift_reg_reg[57] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[9]),
        .Q(\shift_reg_reg_n_0_[57] ),
        .R(SR));
  FDRE \shift_reg_reg[58] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[10]),
        .Q(\shift_reg_reg_n_0_[58] ),
        .R(SR));
  FDRE \shift_reg_reg[59] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[11]),
        .Q(\shift_reg_reg_n_0_[59] ),
        .R(SR));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \shift_reg_reg[60] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[12]),
        .Q(\shift_reg_reg_n_0_[60] ),
        .R(SR));
  FDRE \shift_reg_reg[61] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[13]),
        .Q(\shift_reg_reg_n_0_[61] ),
        .R(SR));
  FDRE \shift_reg_reg[62] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[14]),
        .Q(\shift_reg_reg_n_0_[62] ),
        .R(SR));
  FDRE \shift_reg_reg[63] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[15]),
        .Q(\shift_reg_reg_n_0_[63] ),
        .R(SR));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tx_fifo_dataout[63]_i_1 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(SR),
        .I3(count_reg__0[3]),
        .I4(count_reg__0[2]),
        .O(\tx_fifo_dataout[63]_i_1_n_0 ));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[32] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[33] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[34] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[35] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[36] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[37] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[38] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[39] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[40] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[41] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[42] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [42]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[43] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [43]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[44] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[45] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [45]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[46] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [46]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[47] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [47]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[48] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [48]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[49] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [49]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[50] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [50]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[51] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [51]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[52] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [52]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[53] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [53]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[54] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [54]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[55] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [55]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[56] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [56]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[57] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [57]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[58] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [58]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[59] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [59]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[60] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [60]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[61] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [61]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[62] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [62]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[63] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [63]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1_n_0 ),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    tx_fifowren_i_1
       (.I0(count_reg__0[1]),
        .I1(count_reg__0[0]),
        .I2(count_reg__0[3]),
        .I3(count_reg__0[2]),
        .O(tx_fifowren_i_1_n_0));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowren_i_1_n_0),
        .Q(wr_cmd_fifowren_i),
        .R(SR));
  LUT5 #(
    .INIT(32'h00100000)) 
    xsdb_drdy_i_1__0
       (.I0(\s_daddr_i_reg[2] [0]),
        .I1(\s_daddr_i_reg[2] [2]),
        .I2(s_dwe_i),
        .I3(\s_daddr_i_reg[2] [1]),
        .I4(\s_daddr_i_reg[3] ),
        .O(sel));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sel),
        .Q(\sl_oport_o[0]_INST_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_xsdb2txfifo" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo__parameterized1
   (\sl_oport_o[0]_INST_0 ,
    rd_cmd_fifowren_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    SR,
    s_dclk_o,
    \s_daddr_i_reg[2] ,
    s_dwe_i,
    \s_daddr_i_reg[3] ,
    ram_full_fb_i_reg,
    Q);
  output \sl_oport_o[0]_INST_0 ;
  output rd_cmd_fifowren_i;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [0:0]SR;
  input s_dclk_o;
  input [2:0]\s_daddr_i_reg[2] ;
  input s_dwe_i;
  input \s_daddr_i_reg[3] ;
  input ram_full_fb_i_reg;
  input [15:0]Q;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire \count[3]_i_1__0_n_0 ;
  wire [3:0]count_reg__0;
  wire [3:0]p_0_in__0;
  wire ram_full_fb_i_reg;
  wire rd_cmd_fifowren_i;
  wire [2:0]\s_daddr_i_reg[2] ;
  wire \s_daddr_i_reg[3] ;
  wire s_dclk_o;
  wire s_dwe_i;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[32] ;
  wire \shift_reg_reg_n_0_[33] ;
  wire \shift_reg_reg_n_0_[34] ;
  wire \shift_reg_reg_n_0_[35] ;
  wire \shift_reg_reg_n_0_[36] ;
  wire \shift_reg_reg_n_0_[37] ;
  wire \shift_reg_reg_n_0_[38] ;
  wire \shift_reg_reg_n_0_[39] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[40] ;
  wire \shift_reg_reg_n_0_[41] ;
  wire \shift_reg_reg_n_0_[42] ;
  wire \shift_reg_reg_n_0_[43] ;
  wire \shift_reg_reg_n_0_[44] ;
  wire \shift_reg_reg_n_0_[45] ;
  wire \shift_reg_reg_n_0_[46] ;
  wire \shift_reg_reg_n_0_[47] ;
  wire \shift_reg_reg_n_0_[48] ;
  wire \shift_reg_reg_n_0_[49] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[50] ;
  wire \shift_reg_reg_n_0_[51] ;
  wire \shift_reg_reg_n_0_[52] ;
  wire \shift_reg_reg_n_0_[53] ;
  wire \shift_reg_reg_n_0_[54] ;
  wire \shift_reg_reg_n_0_[55] ;
  wire \shift_reg_reg_n_0_[56] ;
  wire \shift_reg_reg_n_0_[57] ;
  wire \shift_reg_reg_n_0_[58] ;
  wire \shift_reg_reg_n_0_[59] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[60] ;
  wire \shift_reg_reg_n_0_[61] ;
  wire \shift_reg_reg_n_0_[62] ;
  wire \shift_reg_reg_n_0_[63] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire \sl_oport_o[0]_INST_0 ;
  wire \tx_fifo_dataout[63]_i_1__0_n_0 ;
  wire tx_fifowren_i_1__0_n_0;
  wire xsdb_drdy_i_1_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(rd_cmd_fifowren_i),
        .I1(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1__0 
       (.I0(count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1__0 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1__0 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \count[3]_i_1__0 
       (.I0(count_reg__0[2]),
        .I1(count_reg__0[3]),
        .I2(count_reg__0[0]),
        .I3(count_reg__0[1]),
        .I4(SR),
        .O(\count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_2__0 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[0]),
        .Q(count_reg__0[0]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[1]),
        .Q(count_reg__0[1]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[2]),
        .Q(count_reg__0[2]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[3]),
        .Q(count_reg__0[3]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE \shift_reg_reg[32] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\shift_reg_reg_n_0_[32] ),
        .R(SR));
  FDRE \shift_reg_reg[33] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\shift_reg_reg_n_0_[33] ),
        .R(SR));
  FDRE \shift_reg_reg[34] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\shift_reg_reg_n_0_[34] ),
        .R(SR));
  FDRE \shift_reg_reg[35] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\shift_reg_reg_n_0_[35] ),
        .R(SR));
  FDRE \shift_reg_reg[36] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\shift_reg_reg_n_0_[36] ),
        .R(SR));
  FDRE \shift_reg_reg[37] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\shift_reg_reg_n_0_[37] ),
        .R(SR));
  FDRE \shift_reg_reg[38] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\shift_reg_reg_n_0_[38] ),
        .R(SR));
  FDRE \shift_reg_reg[39] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\shift_reg_reg_n_0_[39] ),
        .R(SR));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \shift_reg_reg[40] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\shift_reg_reg_n_0_[40] ),
        .R(SR));
  FDRE \shift_reg_reg[41] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\shift_reg_reg_n_0_[41] ),
        .R(SR));
  FDRE \shift_reg_reg[42] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\shift_reg_reg_n_0_[42] ),
        .R(SR));
  FDRE \shift_reg_reg[43] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\shift_reg_reg_n_0_[43] ),
        .R(SR));
  FDRE \shift_reg_reg[44] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\shift_reg_reg_n_0_[44] ),
        .R(SR));
  FDRE \shift_reg_reg[45] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\shift_reg_reg_n_0_[45] ),
        .R(SR));
  FDRE \shift_reg_reg[46] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\shift_reg_reg_n_0_[46] ),
        .R(SR));
  FDRE \shift_reg_reg[47] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\shift_reg_reg_n_0_[47] ),
        .R(SR));
  FDRE \shift_reg_reg[48] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[0]),
        .Q(\shift_reg_reg_n_0_[48] ),
        .R(SR));
  FDRE \shift_reg_reg[49] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[1]),
        .Q(\shift_reg_reg_n_0_[49] ),
        .R(SR));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \shift_reg_reg[50] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[2]),
        .Q(\shift_reg_reg_n_0_[50] ),
        .R(SR));
  FDRE \shift_reg_reg[51] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[3]),
        .Q(\shift_reg_reg_n_0_[51] ),
        .R(SR));
  FDRE \shift_reg_reg[52] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[4]),
        .Q(\shift_reg_reg_n_0_[52] ),
        .R(SR));
  FDRE \shift_reg_reg[53] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[5]),
        .Q(\shift_reg_reg_n_0_[53] ),
        .R(SR));
  FDRE \shift_reg_reg[54] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[6]),
        .Q(\shift_reg_reg_n_0_[54] ),
        .R(SR));
  FDRE \shift_reg_reg[55] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[7]),
        .Q(\shift_reg_reg_n_0_[55] ),
        .R(SR));
  FDRE \shift_reg_reg[56] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[8]),
        .Q(\shift_reg_reg_n_0_[56] ),
        .R(SR));
  FDRE \shift_reg_reg[57] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[9]),
        .Q(\shift_reg_reg_n_0_[57] ),
        .R(SR));
  FDRE \shift_reg_reg[58] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[10]),
        .Q(\shift_reg_reg_n_0_[58] ),
        .R(SR));
  FDRE \shift_reg_reg[59] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[11]),
        .Q(\shift_reg_reg_n_0_[59] ),
        .R(SR));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \shift_reg_reg[60] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[12]),
        .Q(\shift_reg_reg_n_0_[60] ),
        .R(SR));
  FDRE \shift_reg_reg[61] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[13]),
        .Q(\shift_reg_reg_n_0_[61] ),
        .R(SR));
  FDRE \shift_reg_reg[62] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[14]),
        .Q(\shift_reg_reg_n_0_[62] ),
        .R(SR));
  FDRE \shift_reg_reg[63] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[15]),
        .Q(\shift_reg_reg_n_0_[63] ),
        .R(SR));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tx_fifo_dataout[63]_i_1__0 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(SR),
        .I3(count_reg__0[3]),
        .I4(count_reg__0[2]),
        .O(\tx_fifo_dataout[63]_i_1__0_n_0 ));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[32] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [32]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[33] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [33]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[34] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [34]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[35] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [35]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[36] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [36]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[37] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [37]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[38] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [38]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[39] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [39]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[40] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [40]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[41] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [41]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[42] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [42]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[43] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [43]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[44] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [44]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[45] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [45]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[46] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [46]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[47] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [47]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[48] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [48]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[49] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [49]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[50] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [50]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[51] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [51]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[52] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [52]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[53] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [53]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[54] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [54]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[55] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [55]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[56] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [56]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[57] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [57]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[58] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [58]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[59] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [59]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[60] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [60]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[61] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [61]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[62] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [62]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[63] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [63]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    tx_fifowren_i_1__0
       (.I0(count_reg__0[1]),
        .I1(count_reg__0[0]),
        .I2(count_reg__0[3]),
        .I3(count_reg__0[2]),
        .O(tx_fifowren_i_1__0_n_0));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowren_i_1__0_n_0),
        .Q(rd_cmd_fifowren_i),
        .R(SR));
  LUT5 #(
    .INIT(32'h10000000)) 
    xsdb_drdy_i_1
       (.I0(\s_daddr_i_reg[2] [0]),
        .I1(\s_daddr_i_reg[2] [2]),
        .I2(s_dwe_i),
        .I3(\s_daddr_i_reg[2] [1]),
        .I4(\s_daddr_i_reg[3] ),
        .O(xsdb_drdy_i_1_n_0));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_i_1_n_0),
        .Q(\sl_oport_o[0]_INST_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_1_xsdb_fifo_interface" *) 
module DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb_fifo_interface
   (fifo_rst_xsdb,
    tx_fifo_wr,
    wr_cmd_fifowren_i,
    rd_cmd_fifowren_i,
    wr_axi_en,
    rd_axi_en,
    \gic0.gc0.count_reg[7] ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    rx_fifo_rd,
    s_drdy_i,
    s_do_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    \gpr1.dout_i_reg_pipe_1_reg ,
    s_dclk_o,
    s_rst_o,
    Q,
    \s_daddr_i_reg[7] ,
    s_dwe_i,
    s_den_i,
    ram_full_fb_i_reg,
    out,
    ram_full_fb_i_reg_0,
    s_dwe_i_reg,
    \s_daddr_i_reg[7]_0 ,
    D,
    \status_reg_datain_ff4_reg[15] );
  output fifo_rst_xsdb;
  output tx_fifo_wr;
  output wr_cmd_fifowren_i;
  output rd_cmd_fifowren_i;
  output wr_axi_en;
  output rd_axi_en;
  output [0:0]\gic0.gc0.count_reg[7] ;
  output [0:0]E;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output rx_fifo_rd;
  output s_drdy_i;
  output [15:0]s_do_i;
  output [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  output [31:0]\gpr1.dout_i_reg_pipe_1_reg ;
  input s_dclk_o;
  input s_rst_o;
  input [15:0]Q;
  input [7:0]\s_daddr_i_reg[7] ;
  input s_dwe_i;
  input s_den_i;
  input ram_full_fb_i_reg;
  input out;
  input ram_full_fb_i_reg_0;
  input s_dwe_i_reg;
  input \s_daddr_i_reg[7]_0 ;
  input [31:0]D;
  input [15:0]\status_reg_datain_ff4_reg[15] ;

  wire [31:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [0:0]E;
  wire [15:0]Q;
  wire U_XSDB_SLAVE_i_18_n_0;
  wire axi_has_burst;
  wire fifo_rst_xsdb;
  wire [0:0]\gic0.gc0.count_reg[7] ;
  wire [31:0]\gpr1.dout_i_reg_pipe_1_reg ;
  wire out;
  wire p_2_in;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rd_axi_en;
  wire rd_axi_en_i_1_n_0;
  wire rd_axi_en_i_2_n_0;
  wire rd_cmd_fifowren_i;
  wire rst_xsdbfifo_reg1;
  wire rst_xsdbfifo_reg10;
  wire rst_xsdbfifo_reg1_i_1_n_0;
  wire rst_xsdbfifo_reg1_i_3_n_0;
  wire rst_xsdbfifo_reg1_i_4_n_0;
  wire rst_xsdbfifo_reg2;
  wire rst_xsdbfifo_reg3;
  wire rx_fifo_rd;
  wire rxfifo2xsdb_i_n_1;
  wire rxfifo2xsdb_i_n_10;
  wire rxfifo2xsdb_i_n_11;
  wire rxfifo2xsdb_i_n_12;
  wire rxfifo2xsdb_i_n_13;
  wire rxfifo2xsdb_i_n_14;
  wire rxfifo2xsdb_i_n_15;
  wire rxfifo2xsdb_i_n_16;
  wire rxfifo2xsdb_i_n_17;
  wire rxfifo2xsdb_i_n_18;
  wire rxfifo2xsdb_i_n_19;
  wire rxfifo2xsdb_i_n_2;
  wire rxfifo2xsdb_i_n_4;
  wire rxfifo2xsdb_i_n_5;
  wire rxfifo2xsdb_i_n_6;
  wire rxfifo2xsdb_i_n_7;
  wire rxfifo2xsdb_i_n_8;
  wire rxfifo2xsdb_i_n_9;
  wire [7:0]\s_daddr_i_reg[7] ;
  wire \s_daddr_i_reg[7]_0 ;
  wire s_dclk_o;
  wire s_den_i;
  wire [15:0]s_do_i;
  wire s_drdy_i;
  wire s_dwe_i;
  wire s_dwe_i_reg;
  wire s_rst_o;
  wire s_rst_xsdbfifo_large;
  wire select;
  wire [15:0]status_reg_datain_ff;
  wire [15:0]\status_reg_datain_ff4_reg[15] ;
  wire [6:2]sts_flag_reg;
  wire \sts_flag_reg[0]_i_1_n_0 ;
  wire \sts_flag_reg[1]_i_1_n_0 ;
  wire \sts_flag_reg[4]_i_1_n_0 ;
  wire \sts_flag_reg[5]_i_1_n_0 ;
  wire \sts_flag_reg[5]_i_2_n_0 ;
  wire \sts_flag_reg[6]_i_2_n_0 ;
  wire \sts_flag_reg_reg_n_0_[0] ;
  wire \sts_flag_reg_reg_n_0_[1] ;
  wire \sts_flag_reg_reg_n_0_[2] ;
  wire \sts_flag_reg_reg_n_0_[3] ;
  wire \sts_flag_reg_reg_n_0_[4] ;
  wire \sts_flag_reg_reg_n_0_[5] ;
  wire \sts_flag_reg_reg_n_0_[6] ;
  wire tx_fifo_wr;
  wire wr_axi_en;
  wire wr_axi_en_i_1_n_0;
  wire wr_axi_en_i_2_n_0;
  wire wr_axi_en_i_3_n_0;
  wire wr_cmd_fifowren_i;
  wire xsdb2read_cmdfifo_n_0;
  wire xsdb2txfifo_i_n_0;
  wire xsdb2write_cmdfifo_n_0;
  wire xsdb_den_status;
  wire xsdb_drdy_ctrl;
  wire xsdb_drdy_reset;
  wire xsdb_drdy_reset_i_1_n_0;
  wire xsdb_drdy_status_reg;
  wire xsdb_drdy_status_reg_ff;
  wire xsdb_drdy_xsdb_rxfifo;
  wire [15:0]xsdb_status_reg;
  wire \xsdb_status_reg[0]_i_1_n_0 ;
  wire \xsdb_status_reg[0]_i_2_n_0 ;
  wire \xsdb_status_reg[0]_i_3_n_0 ;
  wire \xsdb_status_reg[10]_i_1_n_0 ;
  wire \xsdb_status_reg[11]_i_1_n_0 ;
  wire \xsdb_status_reg[12]_i_1_n_0 ;
  wire \xsdb_status_reg[13]_i_1_n_0 ;
  wire \xsdb_status_reg[14]_i_1_n_0 ;
  wire \xsdb_status_reg[15]_i_1_n_0 ;
  wire \xsdb_status_reg[15]_i_2_n_0 ;
  wire \xsdb_status_reg[15]_i_3_n_0 ;
  wire \xsdb_status_reg[15]_i_4_n_0 ;
  wire \xsdb_status_reg[1]_i_1_n_0 ;
  wire \xsdb_status_reg[1]_i_2_n_0 ;
  wire \xsdb_status_reg[1]_i_3_n_0 ;
  wire \xsdb_status_reg[2]_i_1_n_0 ;
  wire \xsdb_status_reg[2]_i_2_n_0 ;
  wire \xsdb_status_reg[2]_i_3_n_0 ;
  wire \xsdb_status_reg[3]_i_1_n_0 ;
  wire \xsdb_status_reg[3]_i_2_n_0 ;
  wire \xsdb_status_reg[3]_i_3_n_0 ;
  wire \xsdb_status_reg[4]_i_1_n_0 ;
  wire \xsdb_status_reg[4]_i_2_n_0 ;
  wire \xsdb_status_reg[4]_i_3_n_0 ;
  wire \xsdb_status_reg[5]_i_1_n_0 ;
  wire \xsdb_status_reg[6]_i_1_n_0 ;
  wire \xsdb_status_reg[7]_i_1_n_0 ;
  wire \xsdb_status_reg[8]_i_1_n_0 ;
  wire \xsdb_status_reg[9]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_1
       (.I0(xsdb_status_reg[15]),
        .I1(rxfifo2xsdb_i_n_4),
        .I2(select),
        .O(s_do_i[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_10
       (.I0(xsdb_status_reg[6]),
        .I1(rxfifo2xsdb_i_n_13),
        .I2(select),
        .O(s_do_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_11
       (.I0(xsdb_status_reg[5]),
        .I1(rxfifo2xsdb_i_n_14),
        .I2(select),
        .O(s_do_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_12
       (.I0(xsdb_status_reg[4]),
        .I1(rxfifo2xsdb_i_n_15),
        .I2(select),
        .O(s_do_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_13
       (.I0(xsdb_status_reg[3]),
        .I1(rxfifo2xsdb_i_n_16),
        .I2(select),
        .O(s_do_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_14
       (.I0(xsdb_status_reg[2]),
        .I1(rxfifo2xsdb_i_n_17),
        .I2(select),
        .O(s_do_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_15
       (.I0(xsdb_status_reg[1]),
        .I1(rxfifo2xsdb_i_n_18),
        .I2(select),
        .O(s_do_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_16
       (.I0(xsdb_status_reg[0]),
        .I1(rxfifo2xsdb_i_n_19),
        .I2(select),
        .O(s_do_i[0]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    U_XSDB_SLAVE_i_17
       (.I0(U_XSDB_SLAVE_i_18_n_0),
        .I1(xsdb2txfifo_i_n_0),
        .I2(xsdb2write_cmdfifo_n_0),
        .I3(xsdb_drdy_xsdb_rxfifo),
        .O(s_drdy_i));
  LUT4 #(
    .INIT(16'h0001)) 
    U_XSDB_SLAVE_i_18
       (.I0(xsdb2read_cmdfifo_n_0),
        .I1(xsdb_drdy_status_reg),
        .I2(xsdb_drdy_ctrl),
        .I3(xsdb_drdy_reset),
        .O(U_XSDB_SLAVE_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_2
       (.I0(xsdb_status_reg[14]),
        .I1(rxfifo2xsdb_i_n_5),
        .I2(select),
        .O(s_do_i[14]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_3
       (.I0(xsdb_status_reg[13]),
        .I1(rxfifo2xsdb_i_n_6),
        .I2(select),
        .O(s_do_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_4
       (.I0(xsdb_status_reg[12]),
        .I1(rxfifo2xsdb_i_n_7),
        .I2(select),
        .O(s_do_i[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_5
       (.I0(xsdb_status_reg[11]),
        .I1(rxfifo2xsdb_i_n_8),
        .I2(select),
        .O(s_do_i[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_6
       (.I0(xsdb_status_reg[10]),
        .I1(rxfifo2xsdb_i_n_9),
        .I2(select),
        .O(s_do_i[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_7
       (.I0(xsdb_status_reg[9]),
        .I1(rxfifo2xsdb_i_n_10),
        .I2(select),
        .O(s_do_i[9]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_8
       (.I0(xsdb_status_reg[8]),
        .I1(rxfifo2xsdb_i_n_11),
        .I2(select),
        .O(s_do_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_9
       (.I0(xsdb_status_reg[7]),
        .I1(rxfifo2xsdb_i_n_12),
        .I2(select),
        .O(s_do_i[7]));
  FDRE axi_has_burst_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(1'b1),
        .Q(axi_has_burst),
        .R(fifo_rst_xsdb));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    rd_axi_en_i_1
       (.I0(Q[0]),
        .I1(\s_daddr_i_reg[7] [4]),
        .I2(\s_daddr_i_reg[7] [3]),
        .I3(rd_axi_en_i_2_n_0),
        .I4(wr_axi_en_i_3_n_0),
        .I5(rd_axi_en),
        .O(rd_axi_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    rd_axi_en_i_2
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(s_dwe_i),
        .I2(\s_daddr_i_reg[7] [2]),
        .I3(\s_daddr_i_reg[7] [0]),
        .O(rd_axi_en_i_2_n_0));
  FDRE rd_axi_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rd_axi_en_i_1_n_0),
        .Q(rd_axi_en),
        .R(fifo_rst_xsdb));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_xsdbfifo_large_i_1
       (.I0(rst_xsdbfifo_reg3),
        .I1(rst_xsdbfifo_reg2),
        .I2(s_rst_o),
        .I3(rst_xsdbfifo_reg1),
        .O(s_rst_xsdbfifo_large));
  FDRE rst_xsdbfifo_large_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(s_rst_xsdbfifo_large),
        .Q(fifo_rst_xsdb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    rst_xsdbfifo_reg1_i_1
       (.I0(Q[0]),
        .I1(s_dwe_i),
        .I2(s_den_i),
        .I3(rst_xsdbfifo_reg10),
        .O(rst_xsdbfifo_reg1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rst_xsdbfifo_reg1_i_2
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(s_rst_o),
        .I2(rst_xsdbfifo_reg1_i_3_n_0),
        .I3(rst_xsdbfifo_reg1_i_4_n_0),
        .I4(\s_daddr_i_reg[7] [4]),
        .I5(\s_daddr_i_reg[7] [3]),
        .O(rst_xsdbfifo_reg10));
  LUT2 #(
    .INIT(4'hE)) 
    rst_xsdbfifo_reg1_i_3
       (.I0(\s_daddr_i_reg[7] [0]),
        .I1(\s_daddr_i_reg[7] [2]),
        .O(rst_xsdbfifo_reg1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_xsdbfifo_reg1_i_4
       (.I0(\s_daddr_i_reg[7] [7]),
        .I1(\s_daddr_i_reg[7] [6]),
        .I2(\s_daddr_i_reg[7] [5]),
        .O(rst_xsdbfifo_reg1_i_4_n_0));
  FDRE rst_xsdbfifo_reg1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg1_i_1_n_0),
        .Q(rst_xsdbfifo_reg1),
        .R(1'b0));
  FDRE rst_xsdbfifo_reg2_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg1),
        .Q(rst_xsdbfifo_reg2),
        .R(s_rst_o));
  FDRE rst_xsdbfifo_reg3_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg2),
        .Q(rst_xsdbfifo_reg3),
        .R(s_rst_o));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_rxfifo2xsdb rxfifo2xsdb_i
       (.D(D),
        .Q({rxfifo2xsdb_i_n_4,rxfifo2xsdb_i_n_5,rxfifo2xsdb_i_n_6,rxfifo2xsdb_i_n_7,rxfifo2xsdb_i_n_8,rxfifo2xsdb_i_n_9,rxfifo2xsdb_i_n_10,rxfifo2xsdb_i_n_11,rxfifo2xsdb_i_n_12,rxfifo2xsdb_i_n_13,rxfifo2xsdb_i_n_14,rxfifo2xsdb_i_n_15,rxfifo2xsdb_i_n_16,rxfifo2xsdb_i_n_17,rxfifo2xsdb_i_n_18,rxfifo2xsdb_i_n_19}),
        .SR(fifo_rst_xsdb),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_rden_reg_reg_0(rxfifo2xsdb_i_n_2),
        .\s_daddr_i_reg[7] (\s_daddr_i_reg[7] ),
        .\s_daddr_i_reg[7]_0 (\s_daddr_i_reg[7]_0 ),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i),
        .s_dwe_i_reg(s_dwe_i_reg),
        .select(select),
        .select_reg(rxfifo2xsdb_i_n_1),
        .xsdb_den_status(xsdb_den_status),
        .xsdb_drdy_xsdb_rxfifo(xsdb_drdy_xsdb_rxfifo));
  FDRE select_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rxfifo2xsdb_i_n_1),
        .Q(select),
        .R(1'b0));
  FDRE \status_reg_datain_ff_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [0]),
        .Q(status_reg_datain_ff[0]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [10]),
        .Q(status_reg_datain_ff[10]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [11]),
        .Q(status_reg_datain_ff[11]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [12]),
        .Q(status_reg_datain_ff[12]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [13]),
        .Q(status_reg_datain_ff[13]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [14]),
        .Q(status_reg_datain_ff[14]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [15]),
        .Q(status_reg_datain_ff[15]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [1]),
        .Q(status_reg_datain_ff[1]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [2]),
        .Q(status_reg_datain_ff[2]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [3]),
        .Q(status_reg_datain_ff[3]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [4]),
        .Q(status_reg_datain_ff[4]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [5]),
        .Q(status_reg_datain_ff[5]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [6]),
        .Q(status_reg_datain_ff[6]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [7]),
        .Q(status_reg_datain_ff[7]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [8]),
        .Q(status_reg_datain_ff[8]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff4_reg[15] [9]),
        .Q(status_reg_datain_ff[9]),
        .R(fifo_rst_xsdb));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sts_flag_reg[0]_i_1 
       (.I0(\s_daddr_i_reg[7] [2]),
        .I1(\s_daddr_i_reg[7] [0]),
        .O(\sts_flag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sts_flag_reg[1]_i_1 
       (.I0(\s_daddr_i_reg[7] [0]),
        .I1(\s_daddr_i_reg[7] [2]),
        .O(\sts_flag_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \sts_flag_reg[2]_i_1 
       (.I0(\s_daddr_i_reg[7] [0]),
        .I1(\s_daddr_i_reg[7] [2]),
        .I2(\s_daddr_i_reg[7] [1]),
        .I3(fifo_rst_xsdb),
        .I4(\sts_flag_reg[6]_i_2_n_0 ),
        .O(sts_flag_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \sts_flag_reg[3]_i_1 
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(\s_daddr_i_reg[7] [0]),
        .I2(\s_daddr_i_reg[7] [2]),
        .I3(fifo_rst_xsdb),
        .I4(\sts_flag_reg[6]_i_2_n_0 ),
        .O(sts_flag_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sts_flag_reg[4]_i_1 
       (.I0(\s_daddr_i_reg[7] [2]),
        .I1(\s_daddr_i_reg[7] [0]),
        .O(\sts_flag_reg[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \sts_flag_reg[5]_i_1 
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(fifo_rst_xsdb),
        .I2(\sts_flag_reg[6]_i_2_n_0 ),
        .O(\sts_flag_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sts_flag_reg[5]_i_2 
       (.I0(\s_daddr_i_reg[7] [2]),
        .I1(\s_daddr_i_reg[7] [0]),
        .O(\sts_flag_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \sts_flag_reg[6]_i_1 
       (.I0(\s_daddr_i_reg[7] [0]),
        .I1(\s_daddr_i_reg[7] [1]),
        .I2(\s_daddr_i_reg[7] [2]),
        .I3(fifo_rst_xsdb),
        .I4(\sts_flag_reg[6]_i_2_n_0 ),
        .O(sts_flag_reg[6]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sts_flag_reg[6]_i_2 
       (.I0(\s_daddr_i_reg[7] [3]),
        .I1(s_den_i),
        .I2(\s_daddr_i_reg[7] [5]),
        .I3(\s_daddr_i_reg[7] [6]),
        .I4(\s_daddr_i_reg[7] [7]),
        .I5(\s_daddr_i_reg[7] [4]),
        .O(\sts_flag_reg[6]_i_2_n_0 ));
  FDRE \sts_flag_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[0]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[0] ),
        .R(\sts_flag_reg[5]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[1]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[1] ),
        .R(\sts_flag_reg[5]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[2]),
        .Q(\sts_flag_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sts_flag_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[3]),
        .Q(\sts_flag_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sts_flag_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[4]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[4] ),
        .R(\sts_flag_reg[5]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[5]_i_2_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[5] ),
        .R(\sts_flag_reg[5]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[6]),
        .Q(\sts_flag_reg_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    wr_axi_en_i_1
       (.I0(Q[0]),
        .I1(\s_daddr_i_reg[7] [4]),
        .I2(\s_daddr_i_reg[7] [3]),
        .I3(wr_axi_en_i_2_n_0),
        .I4(wr_axi_en_i_3_n_0),
        .I5(wr_axi_en),
        .O(wr_axi_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    wr_axi_en_i_2
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(s_dwe_i),
        .I2(\s_daddr_i_reg[7] [2]),
        .I3(\s_daddr_i_reg[7] [0]),
        .O(wr_axi_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    wr_axi_en_i_3
       (.I0(s_den_i),
        .I1(\s_daddr_i_reg[7] [5]),
        .I2(\s_daddr_i_reg[7] [6]),
        .I3(\s_daddr_i_reg[7] [7]),
        .O(wr_axi_en_i_3_n_0));
  FDRE wr_axi_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(wr_axi_en_i_1_n_0),
        .Q(wr_axi_en),
        .R(fifo_rst_xsdb));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo__parameterized1 xsdb2read_cmdfifo
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .Q(Q),
        .SR(fifo_rst_xsdb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[7] [2:0]),
        .\s_daddr_i_reg[3] (rxfifo2xsdb_i_n_2),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\sl_oport_o[0]_INST_0 (xsdb2read_cmdfifo_n_0));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo xsdb2txfifo_i
       (.Q(Q),
        .SR(fifo_rst_xsdb),
        .\gic0.gc0.count_reg[7] (\gic0.gc0.count_reg[7] ),
        .\gpr1.dout_i_reg_pipe_1_reg (\gpr1.dout_i_reg_pipe_1_reg ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[7] [2:0]),
        .\s_daddr_i_reg[3] (rxfifo2xsdb_i_n_2),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\sl_oport_o[0]_INST_0 (xsdb2txfifo_i_n_0),
        .tx_fifo_wr(tx_fifo_wr));
  DemoInterconnect_jtag_axi_0_0_jtag_axi_v1_2_1_xsdb2txfifo__parameterized0 xsdb2write_cmdfifo
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .Q(Q),
        .SR(fifo_rst_xsdb),
        .out(out),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[7] [2:0]),
        .\s_daddr_i_reg[3] (rxfifo2xsdb_i_n_2),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\sl_oport_o[0]_INST_0 (xsdb2write_cmdfifo_n_0),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  LUT2 #(
    .INIT(4'h8)) 
    xsdb_drdy_ctrl_i_1
       (.I0(s_den_i),
        .I1(s_dwe_i),
        .O(p_2_in));
  FDRE xsdb_drdy_ctrl_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_2_in),
        .Q(xsdb_drdy_ctrl),
        .R(s_rst_o));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h08)) 
    xsdb_drdy_reset_i_1
       (.I0(s_dwe_i),
        .I1(s_den_i),
        .I2(rst_xsdbfifo_reg10),
        .O(xsdb_drdy_reset_i_1_n_0));
  FDRE xsdb_drdy_reset_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_reset_i_1_n_0),
        .Q(xsdb_drdy_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4CCC)) 
    xsdb_drdy_status_reg_ff_i_1
       (.I0(\s_daddr_i_reg[7] [1]),
        .I1(\sts_flag_reg[6]_i_2_n_0 ),
        .I2(\s_daddr_i_reg[7] [0]),
        .I3(\s_daddr_i_reg[7] [2]),
        .O(xsdb_den_status));
  FDRE xsdb_drdy_status_reg_ff_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_den_status),
        .Q(xsdb_drdy_status_reg_ff),
        .R(fifo_rst_xsdb));
  FDRE xsdb_drdy_status_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_status_reg_ff),
        .Q(xsdb_drdy_status_reg),
        .R(fifo_rst_xsdb));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[0]_i_1 
       (.I0(\xsdb_status_reg[0]_i_2_n_0 ),
        .I1(\xsdb_status_reg[0]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[0]),
        .O(\xsdb_status_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \xsdb_status_reg[0]_i_2 
       (.I0(status_reg_datain_ff[0]),
        .I1(\sts_flag_reg_reg_n_0_[0] ),
        .I2(\sts_flag_reg_reg_n_0_[2] ),
        .I3(status_reg_datain_ff[2]),
        .I4(\sts_flag_reg_reg_n_0_[1] ),
        .I5(status_reg_datain_ff[1]),
        .O(\xsdb_status_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \xsdb_status_reg[0]_i_3 
       (.I0(status_reg_datain_ff[4]),
        .I1(\sts_flag_reg_reg_n_0_[3] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(status_reg_datain_ff[6]),
        .I4(\sts_flag_reg_reg_n_0_[4] ),
        .I5(status_reg_datain_ff[5]),
        .O(\xsdb_status_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[10]_i_1 
       (.I0(status_reg_datain_ff[10]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[11]_i_1 
       (.I0(status_reg_datain_ff[11]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[12]_i_1 
       (.I0(status_reg_datain_ff[12]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \xsdb_status_reg[13]_i_1 
       (.I0(\sts_flag_reg_reg_n_0_[6] ),
        .I1(axi_has_burst),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[13]),
        .O(\xsdb_status_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[14]_i_1 
       (.I0(status_reg_datain_ff[14]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[15]_i_1 
       (.I0(status_reg_datain_ff[15]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \xsdb_status_reg[15]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[1] ),
        .I2(\sts_flag_reg_reg_n_0_[2] ),
        .I3(\xsdb_status_reg[15]_i_3_n_0 ),
        .I4(\xsdb_status_reg[15]_i_4_n_0 ),
        .O(\xsdb_status_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \xsdb_status_reg[15]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[4] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(\sts_flag_reg_reg_n_0_[6] ),
        .O(\xsdb_status_reg[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \xsdb_status_reg[15]_i_4 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[4] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(\sts_flag_reg_reg_n_0_[6] ),
        .O(\xsdb_status_reg[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[1]_i_1 
       (.I0(\xsdb_status_reg[1]_i_2_n_0 ),
        .I1(\xsdb_status_reg[1]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[1]),
        .O(\xsdb_status_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[1]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(status_reg_datain_ff[3]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(status_reg_datain_ff[8]),
        .O(\xsdb_status_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[1]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(status_reg_datain_ff[7]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(status_reg_datain_ff[12]),
        .O(\xsdb_status_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[2]_i_1 
       (.I0(\xsdb_status_reg[2]_i_2_n_0 ),
        .I1(\xsdb_status_reg[2]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[2]),
        .O(\xsdb_status_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[2]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(status_reg_datain_ff[8]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(status_reg_datain_ff[9]),
        .O(\xsdb_status_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[2]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(status_reg_datain_ff[12]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(status_reg_datain_ff[13]),
        .O(\xsdb_status_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[3]_i_1 
       (.I0(\xsdb_status_reg[3]_i_2_n_0 ),
        .I1(\xsdb_status_reg[3]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[3]),
        .O(\xsdb_status_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[3]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(status_reg_datain_ff[9]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(status_reg_datain_ff[10]),
        .O(\xsdb_status_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[3]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(status_reg_datain_ff[13]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(status_reg_datain_ff[14]),
        .O(\xsdb_status_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[4]_i_1 
       (.I0(\xsdb_status_reg[4]_i_2_n_0 ),
        .I1(\xsdb_status_reg[4]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(status_reg_datain_ff[4]),
        .O(\xsdb_status_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[4]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(status_reg_datain_ff[10]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(status_reg_datain_ff[11]),
        .O(\xsdb_status_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[4]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(status_reg_datain_ff[14]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(status_reg_datain_ff[15]),
        .O(\xsdb_status_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \xsdb_status_reg[5]_i_1 
       (.I0(status_reg_datain_ff[11]),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(status_reg_datain_ff[15]),
        .I3(\sts_flag_reg_reg_n_0_[5] ),
        .I4(\xsdb_status_reg[15]_i_2_n_0 ),
        .I5(status_reg_datain_ff[5]),
        .O(\xsdb_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[6]_i_1 
       (.I0(status_reg_datain_ff[6]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[7]_i_1 
       (.I0(status_reg_datain_ff[7]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[8]_i_1 
       (.I0(status_reg_datain_ff[8]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[9]_i_1 
       (.I0(status_reg_datain_ff[9]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[9]_i_1_n_0 ));
  FDRE \xsdb_status_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[0]_i_1_n_0 ),
        .Q(xsdb_status_reg[0]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[10]_i_1_n_0 ),
        .Q(xsdb_status_reg[10]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[11]_i_1_n_0 ),
        .Q(xsdb_status_reg[11]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[12]_i_1_n_0 ),
        .Q(xsdb_status_reg[12]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[13]_i_1_n_0 ),
        .Q(xsdb_status_reg[13]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[14]_i_1_n_0 ),
        .Q(xsdb_status_reg[14]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[15]_i_1_n_0 ),
        .Q(xsdb_status_reg[15]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[1]_i_1_n_0 ),
        .Q(xsdb_status_reg[1]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[2]_i_1_n_0 ),
        .Q(xsdb_status_reg[2]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[3]_i_1_n_0 ),
        .Q(xsdb_status_reg[3]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[4]_i_1_n_0 ),
        .Q(xsdb_status_reg[4]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[5]_i_1_n_0 ),
        .Q(xsdb_status_reg[5]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[6]_i_1_n_0 ),
        .Q(xsdb_status_reg[6]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[7]_i_1_n_0 ),
        .Q(xsdb_status_reg[7]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[8]_i_1_n_0 ),
        .Q(xsdb_status_reg[8]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[9]_i_1_n_0 ),
        .Q(xsdb_status_reg[9]),
        .R(fifo_rst_xsdb));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module DemoInterconnect_jtag_axi_0_0_memory
   (m_axi_wdata,
    \gpregsm1.curr_fwft_state_reg[1] ,
    aclk,
    s_dclk_o,
    \tx_fifo_dataout_reg[31] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[5] ,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_fb_i_reg_0,
    select_piped_3_reg_pipe_6_reg,
    select_piped_1_reg_pipe_5_reg,
    E);
  output [31:0]m_axi_wdata;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input aclk;
  input s_dclk_o;
  input [31:0]\tx_fifo_dataout_reg[31] ;
  input ram_full_fb_i_reg;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]Q;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_fb_i_reg_0;
  input select_piped_3_reg_pipe_6_reg;
  input select_piped_1_reg_pipe_5_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire [31:0]dout_i;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [31:0]m_axi_wdata;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire s_dclk_o;
  wire select_piped_1_reg_pipe_5_reg;
  wire select_piped_3_reg_pipe_6_reg;
  wire [31:0]\tx_fifo_dataout_reg[31] ;

  DemoInterconnect_jtag_axi_0_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .s_dclk_o(s_dclk_o),
        .select_piped_1_reg_pipe_5_reg(select_piped_1_reg_pipe_5_reg),
        .select_piped_3_reg_pipe_6_reg(select_piped_3_reg_pipe_6_reg),
        .\tx_fifo_dataout_reg[31] (\tx_fifo_dataout_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module DemoInterconnect_jtag_axi_0_0_memory__parameterized0
   (\rx_fifo_datain_ff_reg[31] ,
    s_dclk_o,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[7] ,
    Q,
    \rx_fifo_data_o_reg[31] ,
    xsdb_rst_reg);
  output [31:0]\rx_fifo_datain_ff_reg[31] ;
  input s_dclk_o;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]\rx_fifo_data_o_reg[31] ;
  input [0:0]xsdb_rst_reg;

  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [31:0]doutb;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire ram_rd_en_i;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire [31:0]\rx_fifo_datain_ff_reg[31] ;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .ram_rd_en_i(ram_rd_en_i),
        .\rx_fifo_data_o_reg[31] (\rx_fifo_data_o_reg[31] ),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[0]),
        .Q(\rx_fifo_datain_ff_reg[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[10]),
        .Q(\rx_fifo_datain_ff_reg[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[11]),
        .Q(\rx_fifo_datain_ff_reg[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[12]),
        .Q(\rx_fifo_datain_ff_reg[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[13]),
        .Q(\rx_fifo_datain_ff_reg[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[14]),
        .Q(\rx_fifo_datain_ff_reg[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[15]),
        .Q(\rx_fifo_datain_ff_reg[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[16]),
        .Q(\rx_fifo_datain_ff_reg[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[17]),
        .Q(\rx_fifo_datain_ff_reg[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[18]),
        .Q(\rx_fifo_datain_ff_reg[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[19]),
        .Q(\rx_fifo_datain_ff_reg[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[1]),
        .Q(\rx_fifo_datain_ff_reg[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[20]),
        .Q(\rx_fifo_datain_ff_reg[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[21]),
        .Q(\rx_fifo_datain_ff_reg[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[22]),
        .Q(\rx_fifo_datain_ff_reg[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[23]),
        .Q(\rx_fifo_datain_ff_reg[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[24]),
        .Q(\rx_fifo_datain_ff_reg[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[25]),
        .Q(\rx_fifo_datain_ff_reg[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[26]),
        .Q(\rx_fifo_datain_ff_reg[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[27]),
        .Q(\rx_fifo_datain_ff_reg[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[28]),
        .Q(\rx_fifo_datain_ff_reg[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[29]),
        .Q(\rx_fifo_datain_ff_reg[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[2]),
        .Q(\rx_fifo_datain_ff_reg[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[30]),
        .Q(\rx_fifo_datain_ff_reg[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[31]),
        .Q(\rx_fifo_datain_ff_reg[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[3]),
        .Q(\rx_fifo_datain_ff_reg[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[4]),
        .Q(\rx_fifo_datain_ff_reg[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[5]),
        .Q(\rx_fifo_datain_ff_reg[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[6]),
        .Q(\rx_fifo_datain_ff_reg[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[7]),
        .Q(\rx_fifo_datain_ff_reg[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[8]),
        .Q(\rx_fifo_datain_ff_reg[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(s_dclk_o),
        .CE(xsdb_rst_reg),
        .D(doutb[9]),
        .Q(\rx_fifo_datain_ff_reg[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module DemoInterconnect_jtag_axi_0_0_memory__parameterized1
   (\wr_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    fifo_rst_ff3_reg,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [53:0]\wr_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input fifo_rst_ff3_reg;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [63:0]doutb;
  wire fifo_rst_ff3_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire [53:0]\wr_cmd_fifo_data_out_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[63:15],doutb[11],doutb[3:0]}),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [0]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [4]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [5]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [6]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [7]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [8]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [9]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [1]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [10]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [11]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [12]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [13]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [14]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [15]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [16]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [17]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [18]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [19]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [2]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [20]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [21]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[32]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [22]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[33]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [23]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[34]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [24]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[35]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [25]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[36]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [26]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[37]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [27]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[38]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [28]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[39]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [29]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [3]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[40]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [30]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[41]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [31]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[42]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [32]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[43]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [33]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[44]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [34]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[45]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [35]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[46]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [36]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[47]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [37]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[48]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [38]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[49]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [39]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[50]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [40]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[51]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [41]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[52]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [42]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[53]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [43]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[54]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [44]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[55]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [45]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[56]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [46]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[57]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [47]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[58]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [48]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[59]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [49]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[60]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [50]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[61]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [51]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[62]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [52]),
        .R(fifo_rst_ff3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[63]),
        .Q(\wr_cmd_fifo_data_out_reg[63] [53]),
        .R(fifo_rst_ff3_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module DemoInterconnect_jtag_axi_0_0_memory__parameterized2
   (SR,
    \rd_cmd_fifo_data_out_reg[63] ,
    aclk,
    s_dclk_o,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    Q,
    \tx_fifo_dataout_reg[63] ,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [0:0]SR;
  output [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  input aclk;
  input s_dclk_o;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input [63:0]\tx_fifo_dataout_reg[63] ;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire [63:0]doutb;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63] ;
  wire s_dclk_o;
  wire tmp_ram_rd_en;
  wire [63:0]\tx_fifo_dataout_reg[63] ;

  DemoInterconnect_jtag_axi_0_0_blk_mem_gen_v8_3_5__parameterized3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .s_dclk_o(s_dclk_o),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\tx_fifo_dataout_reg[63] (\tx_fifo_dataout_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[32]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[33]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[34]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[35]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[36]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[37]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[38]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[39]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[40]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[41]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[42]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[43]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[44]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[45]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[46]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[47]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[48]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[49]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[50]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[51]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[52]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[53]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[54]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[55]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[56]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[57]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[58]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[59]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[60]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[61]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[62]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[63]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(\rd_cmd_fifo_data_out_reg[63] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_rd_bin_cntr
   (Q,
    ram_empty_fb_i_reg,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \burst_count_reg[8] ,
    out,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    ram_empty_fb_i_reg_0,
    E,
    aclk,
    fifo_rst_ff3_reg);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  input \burst_count_reg[8] ;
  input [0:0]out;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input [3:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input ram_empty_fb_i_reg_0;
  input [0:0]E;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire \gc0.count[7]_i_2__0_n_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire [0:0]out;
  wire [7:0]plusOp;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_7__0_n_0;
  wire ram_empty_i_i_8__0_n_0;
  wire [7:0]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(Q[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[6]_i_1__0 
       (.I0(\gc0.count[7]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(rd_pntr_plus1[5]),
        .I3(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[7]_i_1__0 
       (.I0(\gc0.count[7]_i_2__0_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[5]),
        .I3(Q[3]),
        .I4(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gc0.count[7]_i_2__0 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\gc0.count[7]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[5]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[6]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[7]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [7]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(fifo_rst_ff3_reg),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    ram_empty_i_i_3__0
       (.I0(\burst_count_reg[8] ),
        .I1(out),
        .I2(ram_empty_i_i_7__0_n_0),
        .I3(ram_empty_i_i_8__0_n_0),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__0
       (.I0(rd_pntr_plus1[5]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[7] [1]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[7] [3]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .I5(rd_pntr_plus1[6]),
        .O(ram_empty_i_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_8__0
       (.I0(\gnxpm_cdc.wr_pntr_bin_reg[7] [0]),
        .I1(rd_pntr_plus1[0]),
        .I2(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_rd_bin_cntr_12
   (Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    s_dclk_o,
    AR);
  output [7:0]Q;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \gc0.count[7]_i_2_n_0 ;
  wire [7:0]plusOp__4;
  wire s_dclk_o;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[7]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[7]_i_2_n_0 ),
        .I2(Q[7]),
        .O(plusOp__4[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gc0.count[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_rd_bin_cntr__parameterized0
   (ram_empty_fb_i_reg,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    E,
    aclk,
    fifo_rst_ff3_reg);
  output ram_empty_fb_i_reg;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [3:0]Q;
  input out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]E;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_4__1_n_0;
  wire [3:0]rd_pntr_plus1;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .PRE(fifo_rst_ff3_reg),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__1[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__1[3]),
        .Q(rd_pntr_plus1[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    ram_empty_i_i_3__1
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(out),
        .I3(ram_empty_i_i_4__1_n_0),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_4__1
       (.I0(rd_pntr_plus1[1]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(rd_pntr_plus1[2]),
        .O(ram_empty_i_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_rd_bin_cntr__parameterized1
   (ram_empty_fb_i_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    E,
    aclk,
    AR);
  output ram_empty_fb_i_reg;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [3:0]Q;
  input out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [3:0]plusOp__2;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_4__2_n_0;
  wire [3:0]rd_pntr_plus1;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[3]),
        .Q(rd_pntr_plus1[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    ram_empty_i_i_3__2
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(out),
        .I3(ram_empty_i_i_4__2_n_0),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_4__2
       (.I0(rd_pntr_plus1[1]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(rd_pntr_plus1[2]),
        .O(ram_empty_i_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module DemoInterconnect_jtag_axi_0_0_rd_fwft
   (out,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    ram_empty_fb_i_reg,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    aclk,
    fifo_rst_ff3_reg,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    ram_empty_fb_i_reg_0,
    wr_cmd_fifo_read_en);
  output out;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[3] ;
  output ram_empty_fb_i_reg;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  input aclk;
  input fifo_rst_ff3_reg;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input ram_empty_fb_i_reg_0;
  input wr_cmd_fifo_read_en;

  wire [0:0]E;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fifo_rst_ff3_reg;
  wire [0:0]\gc0.count_d1_reg[3] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire \s_axi_wr_resp_reg[0] ;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(wr_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .I4(fifo_rst_ff3_reg),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hF8E0F050)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(curr_fwft_state[1]),
        .I1(wr_cmd_fifo_read_en),
        .I2(aempty_fwft_fb_i),
        .I3(ram_empty_fb_i_reg_0),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'h88B8)) 
    cmd_valid_wr_ch_d_i_1
       (.I0(cmd_valid_wr_ch_d),
        .I1(fifo_rst_ff3_reg),
        .I2(user_valid),
        .I3(wr_axi_en_exec_ff4),
        .O(cmd_valid_wr_ch_d_reg));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_i_1__1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[0]),
        .I2(wr_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[0]),
        .I2(wr_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gc0.count_d1_reg[3] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[63]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(wr_cmd_fifo_read_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_empty_i_i_5__1
       (.I0(curr_fwft_state[0]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h00F0222200002222)) 
    \s_axi_wr_resp[0]_i_2 
       (.I0(cmd_valid_wr_ch),
        .I1(cmd_valid_wr_ch_d),
        .I2(axi_wr_done),
        .I3(axi_wr_done_ff),
        .I4(wr_sts_flag_reg_0),
        .I5(axi_wr_resp),
        .O(\s_axi_wr_resp_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cmd_fifo_data_out[63]_i_1 
       (.I0(user_valid),
        .I1(wr_axi_en_exec_ff4),
        .O(cmd_valid_wr_ch));
  LUT4 #(
    .INIT(16'hFF04)) 
    \wr_qid[3]_i_1 
       (.I0(cmd_valid_wr_ch_d),
        .I1(user_valid),
        .I2(wr_axi_en_exec_ff4),
        .I3(wr_sts_flag_reg_0),
        .O(\wr_qid_reg[0] ));
  LUT6 #(
    .INIT(64'hFF0F2222FFFF2222)) 
    wr_sts_flag_i_1
       (.I0(cmd_valid_wr_ch),
        .I1(cmd_valid_wr_ch_d),
        .I2(axi_wr_done),
        .I3(axi_wr_done_ff),
        .I4(wr_sts_flag_reg_0),
        .I5(axi_wr_resp),
        .O(wr_sts_flag_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module DemoInterconnect_jtag_axi_0_0_rd_fwft_1
   (out,
    E,
    \gc0.count_d1_reg[0] ,
    aclk,
    fifo_rst_ff3_reg,
    Q,
    m_axi_wready,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[0] ;
  input aclk;
  input fifo_rst_ff3_reg;
  input [0:0]Q;
  input m_axi_wready;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fifo_rst_ff3_reg;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire m_axi_wready;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hF8F0F0F0B0909090)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(aempty_fwft_fb_i),
        .I3(m_axi_wready),
        .I4(Q),
        .I5(ram_empty_fb_i_reg),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hAA00EAAA)) 
    empty_fwft_fb_i_i_1__0
       (.I0(empty_fwft_fb_i),
        .I1(Q),
        .I2(m_axi_wready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hAA00EAAA)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(empty_fwft_fb_o_i),
        .I1(Q),
        .I2(m_axi_wready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(fifo_rst_ff3_reg),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h0000D5FF)) 
    \gc0.count_d1[7]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(Q),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(\gc0.count_d1_reg[0] ));
  LUT5 #(
    .INIT(32'h44040404)) 
    \goreg_dm.dout_i[31]_i_1 
       (.I0(fifo_rst_ff3_reg),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(Q),
        .I4(m_axi_wready),
        .O(E));
  LUT4 #(
    .INIT(16'hFF70)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(m_axi_wready),
        .I1(Q),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module DemoInterconnect_jtag_axi_0_0_rd_fwft_10
   (ram_rd_en_i,
    ram_empty_i_reg,
    E,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \goreg_bm.dout_i_reg[31]_1 ,
    s_dclk_o,
    AR,
    rx_fifo_rd,
    out,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ,
    Q,
    s_den_i,
    s_dwe_i);
  output ram_rd_en_i;
  output ram_empty_i_reg;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output \goreg_bm.dout_i_reg[31]_1 ;
  input s_dclk_o;
  input [0:0]AR;
  input rx_fifo_rd;
  input out;
  input \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire [0:0]E;
  wire [6:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire \goreg_bm.dout_i_reg[31]_1 ;
  wire [1:0]next_fwft_state;
  wire out;
  wire ram_empty_i_reg;
  wire ram_rd_en_i;
  wire rx_fifo_rd;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;
  (* DONT_TOUCH *) wire user_valid;

  LUT4 #(
    .INIT(16'h00DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .O(ram_rd_en_i));
  LUT4 #(
    .INIT(16'h0400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(s_dwe_i),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\goreg_bm.dout_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(s_den_i),
        .I4(Q[3]),
        .O(\goreg_bm.dout_i_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hF8E0C0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(rx_fifo_rd),
        .I1(out),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_i_i_1
       (.I0(rx_fifo_rd),
        .I1(empty_fwft_fb_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rx_fifo_rd),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(E));
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(AR),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rx_fifo_rd),
        .O(\goreg_bm.dout_i_reg[31] ));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rx_fifo_rd),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT6 #(
    .INIT(64'hFFFFFFFF00DF0000)) 
    ram_empty_i_i_1
       (.I0(curr_fwft_state[1]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[7]_0 ),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module DemoInterconnect_jtag_axi_0_0_rd_fwft_17
   (out,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    tmp_ram_rd_en,
    E,
    \gc0.count_d1_reg[3] ,
    ram_empty_fb_i_reg,
    rd_sts_flag_reg,
    aclk,
    AR,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    ram_empty_fb_i_reg_0,
    rd_cmd_fifo_read_en,
    axi_rd_resp,
    axi_rd_txn_err);
  output out;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[3] ;
  output ram_empty_fb_i_reg;
  output rd_sts_flag_reg;
  input aclk;
  input [0:0]AR;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input ram_empty_fb_i_reg_0;
  input rd_cmd_fifo_read_en;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;

  wire [0:0]AR;
  wire [0:0]E;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[3] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire rd_cmd_fifo_read_en;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(rd_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .I4(AR),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hF8E0F050)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(curr_fwft_state[1]),
        .I1(rd_cmd_fifo_read_en),
        .I2(aempty_fwft_fb_i),
        .I3(ram_empty_fb_i_reg_0),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT2 #(
    .INIT(4'h2)) 
    cmd_valid_rd_ch_d_i_1
       (.I0(user_valid),
        .I1(rd_axi_en_exec_ff4),
        .O(\rd_cmd_fifo_data_out_reg[0] ));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_i_1__2
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gc0.count_d1_reg[3] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[63]_i_1__0 
       (.I0(curr_fwft_state[0]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_cmd_fifo_read_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_empty_i_i_5__2
       (.I0(curr_fwft_state[0]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'hDDDD0000DDDD00F0)) 
    rd_sts_flag_i_1
       (.I0(axi_rd_resp),
        .I1(axi_rd_txn_err),
        .I2(user_valid),
        .I3(rd_axi_en_exec_ff4),
        .I4(rd_sts_flag_reg_0),
        .I5(cmd_valid_rd_ch_d),
        .O(rd_sts_flag_reg));
  LUT4 #(
    .INIT(16'hFF04)) 
    \s_axi_rd_resp[1]_i_1 
       (.I0(cmd_valid_rd_ch_d),
        .I1(user_valid),
        .I2(rd_axi_en_exec_ff4),
        .I3(rd_sts_flag_reg_0),
        .O(\rd_qid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module DemoInterconnect_jtag_axi_0_0_rd_logic
   (out,
    E,
    \gc0.count_d1_reg[4] ,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    aclk,
    fifo_rst_ff3_reg,
    Q,
    m_axi_wready,
    \burst_count_reg[8] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[7] );
  output [0:0]out;
  output [0:0]E;
  output [3:0]\gc0.count_d1_reg[4] ;
  output ram_empty_fb_i_reg;
  output [0:0]\gc0.count_d1_reg[0] ;
  output [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input aclk;
  input fifo_rst_ff3_reg;
  input [0:0]Q;
  input m_axi_wready;
  input \burst_count_reg[8] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input [3:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \burst_count_reg[8] ;
  wire fifo_rst_ff3_reg;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire m_axi_wready;
  wire [0:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;

  DemoInterconnect_jtag_axi_0_0_rd_fwft_1 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .m_axi_wready(m_axi_wready),
        .out({\gr1.gr1_int.rfwft_n_0 ,out}),
        .ram_empty_fb_i_reg(p_2_out));
  DemoInterconnect_jtag_axi_0_0_rd_status_flags_as \gras.rsts 
       (.aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .out(p_2_out));
  DemoInterconnect_jtag_axi_0_0_rd_bin_cntr rpntr
       (.E(\gc0.count_d1_reg[0] ),
        .Q(\gc0.count_d1_reg[4] ),
        .aclk(aclk),
        .\burst_count_reg[8] (\burst_count_reg[8] ),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .out(\gr1.gr1_int.rfwft_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module DemoInterconnect_jtag_axi_0_0_rd_logic_6
   (ram_rd_en_i,
    E,
    \goreg_bm.dout_i_reg[31] ,
    \goreg_bm.dout_i_reg[31]_0 ,
    \gc0.count_d1_reg[7] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    s_dclk_o,
    AR,
    rx_fifo_rd,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ,
    Q,
    s_den_i,
    s_dwe_i);
  output ram_rd_en_i;
  output [0:0]E;
  output \goreg_bm.dout_i_reg[31] ;
  output \goreg_bm.dout_i_reg[31]_0 ;
  output [7:0]\gc0.count_d1_reg[7] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input s_dclk_o;
  input [0:0]AR;
  input rx_fifo_rd;
  input \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ;
  input [6:0]Q;
  input s_den_i;
  input s_dwe_i;

  wire [0:0]AR;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[7]_0 ;
  wire \goreg_bm.dout_i_reg[31] ;
  wire \goreg_bm.dout_i_reg[31]_0 ;
  wire \gr1.gr1_int.rfwft_n_1 ;
  wire p_2_out;
  wire p_7_out;
  wire ram_rd_en_i;
  wire rx_fifo_rd;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;

  DemoInterconnect_jtag_axi_0_0_rd_fwft_10 \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(p_7_out),
        .Q(Q),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7]_0 (\gnxpm_cdc.wr_pntr_bin_reg[7]_0 ),
        .\goreg_bm.dout_i_reg[31] (E),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31] ),
        .\goreg_bm.dout_i_reg[31]_1 (\goreg_bm.dout_i_reg[31]_0 ),
        .out(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_1 ),
        .ram_rd_en_i(ram_rd_en_i),
        .rx_fifo_rd(rx_fifo_rd),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i));
  DemoInterconnect_jtag_axi_0_0_rd_status_flags_as_11 \gras.rsts 
       (.AR(AR),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.gr1_int.rfwft_n_1 ),
        .out(p_2_out),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_rd_bin_cntr_12 rpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_7_out),
        .Q(\gc0.count_d1_reg[7] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module DemoInterconnect_jtag_axi_0_0_rd_logic__parameterized0
   (out,
    \s_axi_wr_resp_reg[0] ,
    cmd_valid_wr_ch,
    \wr_qid_reg[0] ,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    cmd_valid_wr_ch_d_reg,
    wr_sts_flag_reg,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    aclk,
    fifo_rst_ff3_reg,
    cmd_valid_wr_ch_d,
    axi_wr_done,
    axi_wr_done_ff,
    wr_sts_flag_reg_0,
    axi_wr_resp,
    wr_axi_en_exec_ff4,
    wr_cmd_fifo_read_en,
    Q);
  output out;
  output \s_axi_wr_resp_reg[0] ;
  output cmd_valid_wr_ch;
  output [0:0]\wr_qid_reg[0] ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output cmd_valid_wr_ch_d_reg;
  output wr_sts_flag_reg;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input aclk;
  input fifo_rst_ff3_reg;
  input cmd_valid_wr_ch_d;
  input axi_wr_done;
  input axi_wr_done_ff;
  input wr_sts_flag_reg_0;
  input [0:0]axi_wr_resp;
  input wr_axi_en_exec_ff4;
  input wr_cmd_fifo_read_en;
  input [3:0]Q;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire cmd_valid_wr_ch_d_reg;
  wire fifo_rst_ff3_reg;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire \s_axi_wr_resp_reg[0] ;
  wire tmp_ram_rd_en;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire [0:0]\wr_qid_reg[0] ;
  wire wr_sts_flag_reg;
  wire wr_sts_flag_reg_0;

  DemoInterconnect_jtag_axi_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .aclk(aclk),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .cmd_valid_wr_ch_d_reg(cmd_valid_wr_ch_d_reg),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gc0.count_d1_reg[3] (p_7_out),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_7 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .\s_axi_wr_resp_reg[0] (\s_axi_wr_resp_reg[0] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ),
        .wr_sts_flag_reg(wr_sts_flag_reg),
        .wr_sts_flag_reg_0(wr_sts_flag_reg_0));
  DemoInterconnect_jtag_axi_0_0_rd_status_flags_as__parameterized0 \gras.rsts 
       (.aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .out(p_2_out));
  DemoInterconnect_jtag_axi_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .Q(Q),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_7 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module DemoInterconnect_jtag_axi_0_0_rd_logic__parameterized1
   (out,
    \rd_qid_reg[0] ,
    \rd_cmd_fifo_data_out_reg[0] ,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    rd_sts_flag_reg,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    aclk,
    AR,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    rd_sts_flag_reg_0,
    rd_cmd_fifo_read_en,
    Q,
    axi_rd_resp,
    axi_rd_txn_err);
  output out;
  output [0:0]\rd_qid_reg[0] ;
  output [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output rd_sts_flag_reg;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input aclk;
  input [0:0]AR;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input rd_sts_flag_reg_0;
  input rd_cmd_fifo_read_en;
  input [3:0]Q;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;

  wire [0:0]AR;
  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [0:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gr1.gr1_int.rfwft_n_6 ;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire rd_axi_en_exec_ff4;
  wire [0:0]\rd_cmd_fifo_data_out_reg[0] ;
  wire rd_cmd_fifo_read_en;
  wire [0:0]\rd_qid_reg[0] ;
  wire rd_sts_flag_reg;
  wire rd_sts_flag_reg_0;
  wire tmp_ram_rd_en;

  DemoInterconnect_jtag_axi_0_0_rd_fwft_17 \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .aclk(aclk),
        .axi_rd_resp(axi_rd_resp),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\gc0.count_d1_reg[3] (p_7_out),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_6 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .\rd_cmd_fifo_data_out_reg[0] (\rd_cmd_fifo_data_out_reg[0] ),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .rd_sts_flag_reg(rd_sts_flag_reg),
        .rd_sts_flag_reg_0(rd_sts_flag_reg_0),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  DemoInterconnect_jtag_axi_0_0_rd_status_flags_as__parameterized1 \gras.rsts 
       (.AR(AR),
        .aclk(aclk),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .out(p_2_out));
  DemoInterconnect_jtag_axi_0_0_rd_bin_cntr__parameterized1 rpntr
       (.AR(AR),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .Q(Q),
        .aclk(aclk),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_6 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_rd_status_flags_as
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    aclk,
    fifo_rst_ff3_reg);
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input aclk;
  input fifo_rst_ff3_reg;

  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .PRE(fifo_rst_ff3_reg),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .PRE(fifo_rst_ff3_reg),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_rd_status_flags_as_11
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    s_dclk_o,
    AR);
  output out;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_dclk_o;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[1] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[1] ),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_rd_status_flags_as__parameterized0
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    aclk,
    fifo_rst_ff3_reg);
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input aclk;
  input fifo_rst_ff3_reg;

  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(fifo_rst_ff3_reg),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(fifo_rst_ff3_reg),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_rd_status_flags_as__parameterized1
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    aclk,
    AR);
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire aclk;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff
   (D,
    Q,
    aclk,
    fifo_rst_ff3_reg);
  output [7:0]D;
  input [7:0]Q;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire aclk;
  wire fifo_rst_ff3_reg;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_13
   (D,
    Q,
    s_dclk_o,
    AR);
  output [7:0]D;
  input [7:0]Q;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire s_dclk_o;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_14
   (D,
    Q,
    aclk,
    fifo_rst_ff3_reg);
  output [7:0]D;
  input [7:0]Q;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire aclk;
  wire fifo_rst_ff3_reg;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_15
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    D,
    s_dclk_o,
    AR);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input [7:0]D;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire s_dclk_o;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_16
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[6] ,
    D,
    aclk,
    fifo_rst_ff3_reg);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  input [7:0]D;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_2
   (D,
    Q,
    s_dclk_o,
    AR);
  output [7:0]D;
  input [7:0]Q;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire s_dclk_o;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_3
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    D,
    aclk,
    fifo_rst_ff3_reg);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input [7:0]D;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff_4
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[6] ,
    D,
    s_dclk_o,
    AR);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  input [7:0]D;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  wire s_dclk_o;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized0
   (D,
    Q,
    aclk,
    fifo_rst_ff3_reg);
  output [3:0]D;
  input [3:0]Q;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire aclk;
  wire fifo_rst_ff3_reg;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized1
   (D,
    Q,
    s_dclk_o,
    AR);
  output [3:0]D;
  input [3:0]Q;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire s_dclk_o;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized2
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    aclk,
    fifo_rst_ff3_reg);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire aclk;
  wire fifo_rst_ff3_reg;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized3
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_dclk_o,
    AR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire s_dclk_o;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized4
   (D,
    Q,
    aclk,
    AR);
  output [3:0]D;
  input [3:0]Q;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized5
   (D,
    Q,
    s_dclk_o,
    xsdb_rst_reg);
  output [3:0]D;
  input [3:0]Q;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized6
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    aclk,
    AR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module DemoInterconnect_jtag_axi_0_0_synchronizer_ff__parameterized7
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_dclk_o,
    xsdb_rst_reg);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_wr_bin_cntr
   (ram_full_i_reg,
    \gpr1.dout_i_reg_pipe_1_reg ,
    Q,
    \gpr1.dout_i_reg_pipe_2_reg ,
    \gpr1.dout_i_reg_pipe_3_reg ,
    \gpr1.dout_i_reg_pipe_4_reg ,
    out,
    tx_fifo_wr,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    tx_fifowren_reg,
    s_dclk_o,
    AR);
  output ram_full_i_reg;
  output \gpr1.dout_i_reg_pipe_1_reg ;
  output [7:0]Q;
  output \gpr1.dout_i_reg_pipe_2_reg ;
  output \gpr1.dout_i_reg_pipe_3_reg ;
  output \gpr1.dout_i_reg_pipe_4_reg ;
  input out;
  input tx_fifo_wr;
  input [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input [0:0]tx_fifowren_reg;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  wire \gic0.gc0.count[7]_i_2_n_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  wire \gpr1.dout_i_reg_pipe_1_reg ;
  wire \gpr1.dout_i_reg_pipe_2_reg ;
  wire \gpr1.dout_i_reg_pipe_3_reg ;
  wire \gpr1.dout_i_reg_pipe_4_reg ;
  wire out;
  wire [7:0]p_13_out;
  wire [7:0]plusOp__3;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_3_n_0;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_i_7_n_0;
  wire ram_full_i_i_8_n_0;
  wire ram_full_i_i_9_n_0;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;
  wire [7:0]wr_pntr_plus2;

  LUT4 #(
    .INIT(16'h0004)) 
    RAM_reg_0_63_0_2_i_1
       (.I0(out),
        .I1(tx_fifo_wr),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\gpr1.dout_i_reg_pipe_1_reg ));
  LUT4 #(
    .INIT(16'h0040)) 
    RAM_reg_128_191_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(tx_fifo_wr),
        .I3(out),
        .O(\gpr1.dout_i_reg_pipe_3_reg ));
  LUT4 #(
    .INIT(16'h4000)) 
    RAM_reg_192_255_0_2_i_1
       (.I0(out),
        .I1(tx_fifo_wr),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\gpr1.dout_i_reg_pipe_4_reg ));
  LUT4 #(
    .INIT(16'h0040)) 
    RAM_reg_64_127_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(tx_fifo_wr),
        .I3(out),
        .O(\gpr1.dout_i_reg_pipe_2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[7]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\gic0.gc0.count[7]_i_2_n_0 ),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__3[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gic0.gc0.count[7]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[3]),
        .I5(wr_pntr_plus2[4]),
        .O(\gic0.gc0.count[7]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(p_13_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(p_13_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(p_13_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(p_13_out[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .D(plusOp__3[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[5]),
        .Q(wr_pntr_plus2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[6]),
        .Q(wr_pntr_plus2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_dclk_o),
        .CE(tx_fifowren_reg),
        .CLR(AR),
        .D(plusOp__3[7]),
        .Q(wr_pntr_plus2[7]));
  LUT6 #(
    .INIT(64'h001000100010FFFF)) 
    ram_full_i_i_1
       (.I0(ram_full_i_i_2_n_0),
        .I1(out),
        .I2(tx_fifo_wr),
        .I3(ram_full_i_i_3_n_0),
        .I4(ram_full_i_i_4_n_0),
        .I5(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]),
        .I1(wr_pntr_plus2[5]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]),
        .I3(wr_pntr_plus2[4]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]),
        .I1(wr_pntr_plus2[1]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]),
        .I3(wr_pntr_plus2[0]),
        .I4(ram_full_i_i_7_n_0),
        .O(ram_full_i_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_4
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]),
        .I1(p_13_out[1]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]),
        .I3(p_13_out[0]),
        .I4(ram_full_i_i_8_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_5
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]),
        .I1(p_13_out[5]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]),
        .I3(p_13_out[4]),
        .I4(ram_full_i_i_9_n_0),
        .O(ram_full_i_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(wr_pntr_plus2[7]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]),
        .I2(wr_pntr_plus2[6]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]),
        .O(ram_full_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_7
       (.I0(wr_pntr_plus2[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .I2(wr_pntr_plus2[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]),
        .O(ram_full_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_8
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]),
        .O(ram_full_i_i_8_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_9
       (.I0(p_13_out[7]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]),
        .I2(p_13_out[6]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]),
        .O(ram_full_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_wr_bin_cntr_9
   (ram_full_i_reg,
    Q,
    ram_full_fb_i_reg,
    rx_fifo_wr_en,
    RD_PNTR_WR,
    E,
    aclk,
    fifo_rst_ff3_reg);
  output ram_full_i_reg;
  output [7:0]Q;
  input ram_full_fb_i_reg;
  input rx_fifo_wr_en;
  input [7:0]RD_PNTR_WR;
  input [0:0]E;
  input aclk;
  input fifo_rst_ff3_reg;

  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \gic0.gc0.count[7]_i_2__0_n_0 ;
  wire [7:0]p_13_out;
  wire [7:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__2_n_0;
  wire ram_full_i_i_3__2_n_0;
  wire ram_full_i_i_4__2_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire ram_full_i_i_6__0_n_0;
  wire ram_full_i_i_7__0_n_0;
  wire ram_full_i_i_8__0_n_0;
  wire ram_full_i_i_9__0_n_0;
  wire ram_full_i_reg;
  wire rx_fifo_wr_en;
  wire [7:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__2 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__0 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[3]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[6]_i_1__0 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[7]_i_1__0 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[4]),
        .I4(wr_pntr_plus2[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gic0.gc0.count[7]_i_2__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(\gic0.gc0.count[7]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(fifo_rst_ff3_reg),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[5]),
        .Q(p_13_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[6]),
        .Q(p_13_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(wr_pntr_plus2[7]),
        .Q(p_13_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(p_13_out[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(fifo_rst_ff3_reg),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[5]),
        .Q(wr_pntr_plus2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[6]),
        .Q(wr_pntr_plus2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(fifo_rst_ff3_reg),
        .D(plusOp__0[7]),
        .Q(wr_pntr_plus2[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_full_i_i_1__2
       (.I0(ram_full_i_i_2__2_n_0),
        .I1(ram_full_i_i_3__2_n_0),
        .I2(ram_full_i_i_4__2_n_0),
        .I3(ram_full_i_i_5__0_n_0),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_full_i_i_2__2
       (.I0(ram_full_i_i_6__0_n_0),
        .I1(p_13_out[5]),
        .I2(RD_PNTR_WR[5]),
        .I3(p_13_out[4]),
        .I4(RD_PNTR_WR[4]),
        .I5(ram_full_i_i_7__0_n_0),
        .O(ram_full_i_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_3__2
       (.I0(p_13_out[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(p_13_out[7]),
        .I3(RD_PNTR_WR[7]),
        .O(ram_full_i_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_full_i_i_4__2
       (.I0(ram_full_i_i_8__0_n_0),
        .I1(wr_pntr_plus2[5]),
        .I2(RD_PNTR_WR[5]),
        .I3(wr_pntr_plus2[4]),
        .I4(RD_PNTR_WR[4]),
        .I5(ram_full_i_i_9__0_n_0),
        .O(ram_full_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_i_i_5__0
       (.I0(ram_full_fb_i_reg),
        .I1(rx_fifo_wr_en),
        .I2(RD_PNTR_WR[7]),
        .I3(wr_pntr_plus2[7]),
        .I4(RD_PNTR_WR[6]),
        .I5(wr_pntr_plus2[6]),
        .O(ram_full_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__0
       (.I0(p_13_out[3]),
        .I1(RD_PNTR_WR[3]),
        .I2(p_13_out[2]),
        .I3(RD_PNTR_WR[2]),
        .O(ram_full_i_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_7__0
       (.I0(p_13_out[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(p_13_out[0]),
        .I3(RD_PNTR_WR[0]),
        .O(ram_full_i_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_8__0
       (.I0(wr_pntr_plus2[3]),
        .I1(RD_PNTR_WR[3]),
        .I2(wr_pntr_plus2[2]),
        .I3(RD_PNTR_WR[2]),
        .O(ram_full_i_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_9__0
       (.I0(wr_pntr_plus2[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(RD_PNTR_WR[0]),
        .O(ram_full_i_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_wr_bin_cntr__parameterized0
   (ram_full_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    ram_full_fb_i_reg,
    wr_cmd_fifowren_i,
    E,
    s_dclk_o,
    AR);
  output ram_full_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input ram_full_fb_i_reg;
  input wr_cmd_fifowren_i;
  input [0:0]E;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]p_13_out;
  wire [3:0]plusOp__5;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__0_n_0;
  wire ram_full_i_i_3__0_n_0;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire wr_cmd_fifowren_i;
  wire [3:0]wr_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__5[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(plusOp__5[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(wr_pntr_plus2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_full_i_i_1__0
       (.I0(ram_full_i_i_2__0_n_0),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(p_13_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I4(p_13_out[1]),
        .I5(ram_full_i_i_3__0_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_2__0
       (.I0(p_13_out[3]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I2(p_13_out[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .O(ram_full_i_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_i_i_3__0
       (.I0(ram_full_i_i_4__0_n_0),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I2(wr_pntr_plus2[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I4(wr_pntr_plus2[3]),
        .O(ram_full_i_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_i_i_4__0
       (.I0(ram_full_fb_i_reg),
        .I1(wr_cmd_fifowren_i),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I3(wr_pntr_plus2[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I5(wr_pntr_plus2[0]),
        .O(ram_full_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module DemoInterconnect_jtag_axi_0_0_wr_bin_cntr__parameterized1
   (ram_full_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    ram_full_fb_i_reg,
    rd_cmd_fifowren_i,
    E,
    s_dclk_o,
    xsdb_rst_reg);
  output ram_full_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input ram_full_fb_i_reg;
  input rd_cmd_fifowren_i;
  input [0:0]E;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]p_13_out;
  wire [3:0]plusOp__6;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__1_n_0;
  wire ram_full_i_i_3__1_n_0;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_reg;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;
  wire [3:0]wr_pntr_plus2;
  wire [0:0]xsdb_rst_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__6[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(xsdb_rst_reg),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(plusOp__6[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(plusOp__6[1]),
        .PRE(xsdb_rst_reg),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(plusOp__6[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .CLR(xsdb_rst_reg),
        .D(plusOp__6[3]),
        .Q(wr_pntr_plus2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_full_i_i_1__1
       (.I0(ram_full_i_i_2__1_n_0),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(p_13_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I4(p_13_out[1]),
        .I5(ram_full_i_i_3__1_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_2__1
       (.I0(p_13_out[3]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I2(p_13_out[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .O(ram_full_i_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_i_i_3__1
       (.I0(ram_full_i_i_4__1_n_0),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I2(wr_pntr_plus2[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I4(wr_pntr_plus2[3]),
        .O(ram_full_i_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_i_i_4__1
       (.I0(ram_full_fb_i_reg),
        .I1(rd_cmd_fifowren_i),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I3(wr_pntr_plus2[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I5(wr_pntr_plus2[0]),
        .O(ram_full_i_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module DemoInterconnect_jtag_axi_0_0_wr_logic
   (out,
    \gpr1.dout_i_reg_pipe_1_reg ,
    Q,
    \gpr1.dout_i_reg_pipe_2_reg ,
    \gpr1.dout_i_reg_pipe_3_reg ,
    \gpr1.dout_i_reg_pipe_4_reg ,
    s_dclk_o,
    AR,
    tx_fifo_wr,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    tx_fifowren_reg);
  output out;
  output \gpr1.dout_i_reg_pipe_1_reg ;
  output [7:0]Q;
  output \gpr1.dout_i_reg_pipe_2_reg ;
  output \gpr1.dout_i_reg_pipe_3_reg ;
  output \gpr1.dout_i_reg_pipe_4_reg ;
  input s_dclk_o;
  input [0:0]AR;
  input tx_fifo_wr;
  input [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input [0:0]tx_fifowren_reg;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  wire \gpr1.dout_i_reg_pipe_1_reg ;
  wire \gpr1.dout_i_reg_pipe_2_reg ;
  wire \gpr1.dout_i_reg_pipe_3_reg ;
  wire \gpr1.dout_i_reg_pipe_4_reg ;
  wire out;
  wire s_dclk_o;
  wire tx_fifo_wr;
  wire [0:0]tx_fifowren_reg;
  wire wpntr_n_0;

  DemoInterconnect_jtag_axi_0_0_wr_status_flags_as \gwas.wsts 
       (.AR(AR),
        .out(out),
        .ram_full_fb_i_reg_0(wpntr_n_0),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_wr_bin_cntr wpntr
       (.AR(AR),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] (\gnxpm_cdc.rd_pntr_bin_reg[7] ),
        .\gpr1.dout_i_reg_pipe_1_reg (\gpr1.dout_i_reg_pipe_1_reg ),
        .\gpr1.dout_i_reg_pipe_2_reg (\gpr1.dout_i_reg_pipe_2_reg ),
        .\gpr1.dout_i_reg_pipe_3_reg (\gpr1.dout_i_reg_pipe_3_reg ),
        .\gpr1.dout_i_reg_pipe_4_reg (\gpr1.dout_i_reg_pipe_4_reg ),
        .out(out),
        .ram_full_i_reg(wpntr_n_0),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_wr(tx_fifo_wr),
        .tx_fifowren_reg(tx_fifowren_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module DemoInterconnect_jtag_axi_0_0_wr_logic_7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    aclk,
    fifo_rst_ff3_reg,
    rx_fifo_wr_en,
    RD_PNTR_WR,
    E);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]Q;
  input aclk;
  input fifo_rst_ff3_reg;
  input rx_fifo_wr_en;
  input [7:0]RD_PNTR_WR;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire aclk;
  wire fifo_rst_ff3_reg;
  wire rx_fifo_wr_en;
  wire wpntr_n_0;

  DemoInterconnect_jtag_axi_0_0_wr_status_flags_as_8 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .\gic0.gc0.count_d1_reg[5] (wpntr_n_0));
  DemoInterconnect_jtag_axi_0_0_wr_bin_cntr_9 wpntr
       (.E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .aclk(aclk),
        .fifo_rst_ff3_reg(fifo_rst_ff3_reg),
        .ram_full_fb_i_reg(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .ram_full_i_reg(wpntr_n_0),
        .rx_fifo_wr_en(rx_fifo_wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module DemoInterconnect_jtag_axi_0_0_wr_logic__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    s_dclk_o,
    AR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    wr_cmd_fifowren_i,
    E);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]Q;
  input s_dclk_o;
  input [0:0]AR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input wr_cmd_fifowren_i;
  input [0:0]E;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire s_dclk_o;
  wire wpntr_n_0;
  wire wr_cmd_fifowren_i;

  DemoInterconnect_jtag_axi_0_0_wr_status_flags_as__parameterized0 \gwas.wsts 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\gnxpm_cdc.rd_pntr_bin_reg[0] (wpntr_n_0),
        .s_dclk_o(s_dclk_o));
  DemoInterconnect_jtag_axi_0_0_wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .ram_full_fb_i_reg(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ram_full_i_reg(wpntr_n_0),
        .s_dclk_o(s_dclk_o),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module DemoInterconnect_jtag_axi_0_0_wr_logic__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    s_dclk_o,
    xsdb_rst_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    rd_cmd_fifowren_i,
    E);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]Q;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input rd_cmd_fifowren_i;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;
  wire wpntr_n_0;
  wire [0:0]xsdb_rst_reg;

  DemoInterconnect_jtag_axi_0_0_wr_status_flags_as__parameterized1 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\gnxpm_cdc.rd_pntr_bin_reg[0] (wpntr_n_0),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
  DemoInterconnect_jtag_axi_0_0_wr_bin_cntr__parameterized1 wpntr
       (.E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .ram_full_fb_i_reg(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ram_full_i_reg(wpntr_n_0),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o),
        .xsdb_rst_reg(xsdb_rst_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_wr_status_flags_as
   (out,
    ram_full_fb_i_reg_0,
    s_dclk_o,
    AR);
  output out;
  input ram_full_fb_i_reg_0;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_dclk_o;

  assign out = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_wr_status_flags_as_8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gic0.gc0.count_d1_reg[5] ,
    aclk,
    fifo_rst_ff3_reg);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \gic0.gc0.count_d1_reg[5] ;
  input aclk;
  input fifo_rst_ff3_reg;

  wire aclk;
  wire fifo_rst_ff3_reg;
  wire \gic0.gc0.count_d1_reg[5] ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram  = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gic0.gc0.count_d1_reg[5] ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(fifo_rst_ff3_reg),
        .D(\gic0.gc0.count_d1_reg[5] ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_wr_status_flags_as__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gnxpm_cdc.rd_pntr_bin_reg[0] ,
    s_dclk_o,
    AR);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  input s_dclk_o;
  input [0:0]AR;

  wire [0:0]AR;
  wire \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_dclk_o;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[0] ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[0] ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module DemoInterconnect_jtag_axi_0_0_wr_status_flags_as__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gnxpm_cdc.rd_pntr_bin_reg[0] ,
    s_dclk_o,
    xsdb_rst_reg);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  input s_dclk_o;
  input [0:0]xsdb_rst_reg;

  wire \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_dclk_o;
  wire [0:0]xsdb_rst_reg;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[0] ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .CLR(xsdb_rst_reg),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[0] ),
        .Q(ram_full_i));
endmodule

(* C_BUILD_REVISION = "0" *) (* C_CORE_INFO1 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_CORE_INFO2 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_CORE_MAJOR_VER = "1" *) (* C_CORE_MINOR_VER = "2" *) (* C_CORE_TYPE = "7" *) 
(* C_CSE_DRV_VER = "1" *) (* C_MAJOR_VERSION = "2016" *) (* C_MINOR_VERSION = "3" *) 
(* C_NEXT_SLAVE = "0" *) (* C_PIPE_IFACE = "0" *) (* C_USE_TEST_REG = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* C_XSDB_SLAVE_TYPE = "16'b0000000001110001" *) (* ORIG_REF_NAME = "xsdbs_v1_0_2_xsdbs" *) 
(* dont_touch = "true" *) 
module DemoInterconnect_jtag_axi_0_0_xsdbs_v1_0_2_xsdbs
   (s_rst_o,
    s_dclk_o,
    s_den_o,
    s_dwe_o,
    s_daddr_o,
    s_di_o,
    sl_oport_o,
    s_do_i,
    sl_iport_i,
    s_drdy_i);
  output s_rst_o;
  output s_dclk_o;
  output s_den_o;
  output s_dwe_o;
  output [16:0]s_daddr_o;
  output [15:0]s_di_o;
  output [16:0]sl_oport_o;
  input [15:0]s_do_i;
  input [36:0]sl_iport_i;
  input s_drdy_i;

  wire [10:0]reg_do;
  wire \reg_do[10]_i_2_n_0 ;
  wire \reg_do[11]_i_1_n_0 ;
  wire \reg_do[12]_i_1_n_0 ;
  wire \reg_do[13]_i_1_n_0 ;
  wire \reg_do[14]_i_1_n_0 ;
  wire \reg_do[15]_i_1_n_0 ;
  wire \reg_do[15]_i_2_n_0 ;
  wire \reg_do[2]_i_2_n_0 ;
  wire \reg_do[3]_i_1_n_0 ;
  wire \reg_do[4]_i_2_n_0 ;
  wire \reg_do[5]_i_2_n_0 ;
  wire \reg_do[6]_i_2_n_0 ;
  wire \reg_do[8]_i_2_n_0 ;
  wire \reg_do_reg_n_0_[0] ;
  wire \reg_do_reg_n_0_[10] ;
  wire \reg_do_reg_n_0_[11] ;
  wire \reg_do_reg_n_0_[12] ;
  wire \reg_do_reg_n_0_[13] ;
  wire \reg_do_reg_n_0_[14] ;
  wire \reg_do_reg_n_0_[15] ;
  wire \reg_do_reg_n_0_[1] ;
  wire \reg_do_reg_n_0_[2] ;
  wire \reg_do_reg_n_0_[3] ;
  wire \reg_do_reg_n_0_[4] ;
  wire \reg_do_reg_n_0_[5] ;
  wire \reg_do_reg_n_0_[6] ;
  wire \reg_do_reg_n_0_[7] ;
  wire \reg_do_reg_n_0_[8] ;
  wire \reg_do_reg_n_0_[9] ;
  wire reg_drdy;
  wire reg_drdy_i_1_n_0;
  wire [15:0]reg_test;
  wire reg_test0;
  wire s_den_o;
  wire s_den_o_INST_0_i_1_n_0;
  wire [15:0]s_do_i;
  wire s_drdy_i;
  wire [36:0]sl_iport_i;
  wire [16:0]sl_oport_o;

  assign s_daddr_o[16:0] = sl_iport_i[20:4];
  assign s_dclk_o = sl_iport_i[1];
  assign s_di_o[15:0] = sl_iport_i[36:21];
  assign s_dwe_o = sl_iport_i[3];
  assign s_rst_o = sl_iport_i[0];
  LUT6 #(
    .INIT(64'hFFFFFFFF455F0000)) 
    \reg_do[0]_i_1 
       (.I0(sl_iport_i[4]),
        .I1(reg_test[0]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[8]),
        .I5(\reg_do[4]_i_2_n_0 ),
        .O(reg_do[0]));
  LUT4 #(
    .INIT(16'h0540)) 
    \reg_do[10]_i_1 
       (.I0(\reg_do[10]_i_2_n_0 ),
        .I1(reg_test[10]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[4]),
        .O(reg_do[10]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \reg_do[10]_i_2 
       (.I0(sl_iport_i[10]),
        .I1(sl_iport_i[7]),
        .I2(sl_iport_i[11]),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[9]),
        .I5(sl_iport_i[8]),
        .O(\reg_do[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[11]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[11]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[12]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[12]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[13]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[13]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[14]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[14]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[15]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[15]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_do[15]_i_2 
       (.I0(sl_iport_i[11]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[8]),
        .I3(sl_iport_i[9]),
        .O(\reg_do[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2022AA00)) 
    \reg_do[1]_i_1 
       (.I0(\reg_do[8]_i_2_n_0 ),
        .I1(sl_iport_i[4]),
        .I2(reg_test[1]),
        .I3(sl_iport_i[5]),
        .I4(sl_iport_i[6]),
        .O(reg_do[1]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \reg_do[2]_i_1 
       (.I0(sl_iport_i[11]),
        .I1(sl_iport_i[10]),
        .I2(sl_iport_i[7]),
        .I3(sl_iport_i[4]),
        .I4(\reg_do[2]_i_2_n_0 ),
        .O(reg_do[2]));
  LUT5 #(
    .INIT(32'h7F77FFFF)) 
    \reg_do[2]_i_2 
       (.I0(sl_iport_i[9]),
        .I1(sl_iport_i[8]),
        .I2(reg_test[2]),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[5]),
        .O(\reg_do[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[3]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(reg_test[3]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[6]),
        .O(\reg_do[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAFAAAAAAAA)) 
    \reg_do[4]_i_1 
       (.I0(\reg_do[4]_i_2_n_0 ),
        .I1(reg_test[4]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[4]),
        .I5(sl_iport_i[8]),
        .O(reg_do[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFE7FFE)) 
    \reg_do[4]_i_2 
       (.I0(sl_iport_i[11]),
        .I1(sl_iport_i[10]),
        .I2(sl_iport_i[8]),
        .I3(sl_iport_i[9]),
        .I4(sl_iport_i[7]),
        .O(\reg_do[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFEFEFFFFFEFE)) 
    \reg_do[5]_i_1 
       (.I0(sl_iport_i[10]),
        .I1(sl_iport_i[11]),
        .I2(sl_iport_i[9]),
        .I3(sl_iport_i[7]),
        .I4(sl_iport_i[8]),
        .I5(\reg_do[5]_i_2_n_0 ),
        .O(reg_do[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hB5FA)) 
    \reg_do[5]_i_2 
       (.I0(sl_iport_i[4]),
        .I1(reg_test[5]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[6]),
        .O(\reg_do[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFEFEFFFFFEFE)) 
    \reg_do[6]_i_1 
       (.I0(sl_iport_i[10]),
        .I1(sl_iport_i[11]),
        .I2(sl_iport_i[9]),
        .I3(sl_iport_i[7]),
        .I4(sl_iport_i[8]),
        .I5(\reg_do[6]_i_2_n_0 ),
        .O(reg_do[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hB5FA)) 
    \reg_do[6]_i_2 
       (.I0(sl_iport_i[4]),
        .I1(reg_test[6]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[6]),
        .O(\reg_do[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0540)) 
    \reg_do[7]_i_1 
       (.I0(\reg_do[10]_i_2_n_0 ),
        .I1(reg_test[7]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[4]),
        .O(reg_do[7]));
  LUT5 #(
    .INIT(32'h0AA080A0)) 
    \reg_do[8]_i_1 
       (.I0(\reg_do[8]_i_2_n_0 ),
        .I1(reg_test[8]),
        .I2(sl_iport_i[6]),
        .I3(sl_iport_i[5]),
        .I4(sl_iport_i[4]),
        .O(reg_do[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_do[8]_i_2 
       (.I0(sl_iport_i[7]),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[11]),
        .I3(sl_iport_i[10]),
        .I4(sl_iport_i[9]),
        .O(\reg_do[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0540)) 
    \reg_do[9]_i_1 
       (.I0(\reg_do[10]_i_2_n_0 ),
        .I1(reg_test[9]),
        .I2(sl_iport_i[5]),
        .I3(sl_iport_i[4]),
        .O(reg_do[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[0]),
        .Q(\reg_do_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[10]),
        .Q(\reg_do_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[11]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[11] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[12]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[12] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[13]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[13] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[14]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[14] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[15]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[15] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[1]),
        .Q(\reg_do_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[2]),
        .Q(\reg_do_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\reg_do[3]_i_1_n_0 ),
        .Q(\reg_do_reg_n_0_[3] ),
        .R(sl_iport_i[7]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[4]),
        .Q(\reg_do_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[5]),
        .Q(\reg_do_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[6]),
        .Q(\reg_do_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[7]),
        .Q(\reg_do_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[8]),
        .Q(\reg_do_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[9]),
        .Q(\reg_do_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    reg_drdy_i_1
       (.I0(sl_iport_i[2]),
        .I1(s_den_o_INST_0_i_1_n_0),
        .I2(sl_iport_i[12]),
        .I3(sl_iport_i[13]),
        .I4(sl_iport_i[14]),
        .I5(sl_iport_i[0]),
        .O(reg_drdy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_drdy_reg
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_drdy_i_1_n_0),
        .Q(reg_drdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reg_test[15]_i_1 
       (.I0(sl_iport_i[3]),
        .I1(sl_iport_i[2]),
        .I2(sl_iport_i[14]),
        .I3(sl_iport_i[13]),
        .I4(sl_iport_i[12]),
        .I5(s_den_o_INST_0_i_1_n_0),
        .O(reg_test0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[21]),
        .Q(reg_test[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[31]),
        .Q(reg_test[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[32]),
        .Q(reg_test[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[33]),
        .Q(reg_test[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[34]),
        .Q(reg_test[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[35]),
        .Q(reg_test[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[36]),
        .Q(reg_test[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[22]),
        .Q(reg_test[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[23]),
        .Q(reg_test[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[24]),
        .Q(reg_test[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[25]),
        .Q(reg_test[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[26]),
        .Q(reg_test[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[27]),
        .Q(reg_test[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[28]),
        .Q(reg_test[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[29]),
        .Q(reg_test[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[30]),
        .Q(reg_test[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    s_den_o_INST_0
       (.I0(sl_iport_i[2]),
        .I1(sl_iport_i[14]),
        .I2(sl_iport_i[13]),
        .I3(sl_iport_i[12]),
        .I4(s_den_o_INST_0_i_1_n_0),
        .O(s_den_o));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    s_den_o_INST_0_i_1
       (.I0(sl_iport_i[15]),
        .I1(sl_iport_i[16]),
        .I2(sl_iport_i[17]),
        .I3(sl_iport_i[18]),
        .I4(sl_iport_i[20]),
        .I5(sl_iport_i[19]),
        .O(s_den_o_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sl_oport_o[0]_INST_0 
       (.I0(s_drdy_i),
        .I1(reg_drdy),
        .O(sl_oport_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[10]_INST_0 
       (.I0(\reg_do_reg_n_0_[9] ),
        .I1(s_do_i[9]),
        .I2(reg_drdy),
        .O(sl_oport_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[11]_INST_0 
       (.I0(\reg_do_reg_n_0_[10] ),
        .I1(s_do_i[10]),
        .I2(reg_drdy),
        .O(sl_oport_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[12]_INST_0 
       (.I0(\reg_do_reg_n_0_[11] ),
        .I1(s_do_i[11]),
        .I2(reg_drdy),
        .O(sl_oport_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[13]_INST_0 
       (.I0(\reg_do_reg_n_0_[12] ),
        .I1(s_do_i[12]),
        .I2(reg_drdy),
        .O(sl_oport_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[14]_INST_0 
       (.I0(\reg_do_reg_n_0_[13] ),
        .I1(s_do_i[13]),
        .I2(reg_drdy),
        .O(sl_oport_o[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[15]_INST_0 
       (.I0(\reg_do_reg_n_0_[14] ),
        .I1(s_do_i[14]),
        .I2(reg_drdy),
        .O(sl_oport_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[16]_INST_0 
       (.I0(\reg_do_reg_n_0_[15] ),
        .I1(s_do_i[15]),
        .I2(reg_drdy),
        .O(sl_oport_o[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[1]_INST_0 
       (.I0(\reg_do_reg_n_0_[0] ),
        .I1(s_do_i[0]),
        .I2(reg_drdy),
        .O(sl_oport_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[2]_INST_0 
       (.I0(\reg_do_reg_n_0_[1] ),
        .I1(s_do_i[1]),
        .I2(reg_drdy),
        .O(sl_oport_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[3]_INST_0 
       (.I0(\reg_do_reg_n_0_[2] ),
        .I1(s_do_i[2]),
        .I2(reg_drdy),
        .O(sl_oport_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[4]_INST_0 
       (.I0(\reg_do_reg_n_0_[3] ),
        .I1(s_do_i[3]),
        .I2(reg_drdy),
        .O(sl_oport_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[5]_INST_0 
       (.I0(\reg_do_reg_n_0_[4] ),
        .I1(s_do_i[4]),
        .I2(reg_drdy),
        .O(sl_oport_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[6]_INST_0 
       (.I0(\reg_do_reg_n_0_[5] ),
        .I1(s_do_i[5]),
        .I2(reg_drdy),
        .O(sl_oport_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[7]_INST_0 
       (.I0(\reg_do_reg_n_0_[6] ),
        .I1(s_do_i[6]),
        .I2(reg_drdy),
        .O(sl_oport_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[8]_INST_0 
       (.I0(\reg_do_reg_n_0_[7] ),
        .I1(s_do_i[7]),
        .I2(reg_drdy),
        .O(sl_oport_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sl_oport_o[9]_INST_0 
       (.I0(\reg_do_reg_n_0_[8] ),
        .I1(s_do_i[8]),
        .I2(reg_drdy),
        .O(sl_oport_o[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
