Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/vmartin/Developer/embeddedLab/xilinx/lab2/datatest_isim_beh.exe -prj /home/vmartin/Developer/embeddedLab/xilinx/lab2/datatest_beh.prj work.datatest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v" into library work
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" into library work
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v" into library work
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/datatest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94628 KB
Fuse CPU Usage: 1250 ms
Compiling module BCD_From_7bit_Binary
Compiling module SevenBitBinaryTo3DigitBCD
Compiling module bcd_add_datapath
Compiling module datatest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/vmartin/Developer/embeddedLab/xilinx/lab2/datatest_isim_beh.exe
Fuse Memory Usage: 97772 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 440 ms
