Warning (10268): Verilog HDL information at REG_FILE.v(19): always construct contains both blocking and non-blocking assignments File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/REG_FILE.v Line: 19
Warning (10268): Verilog HDL information at Immed_Gen_unit.v(27): always construct contains both blocking and non-blocking assignments File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v Line: 27
