 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: J-2014.09-SP3
Date   : Fri Apr 16 21:47:33 2021
****************************************

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[2] (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.06       0.06 r
  i_cmd[2] (in)                                           0.00       0.06 r
  U361/ZN (INVD1BWP30P140LVT)                             0.00       0.06 f
  U362/ZN (NR2D1BWP30P140LVT)                             0.01       0.07 r
  U363/ZN (ND3OPTPAD2BWP30P140LVT)                        0.01       0.08 f
  U364/ZN (NR2D3BWP30P140LVT)                             0.01       0.09 r
  U198/ZN (INVD3BWP30P140LVT)                             0.01       0.10 f
  U220/ZN (INVD6BWP30P140LVT)                             0.01       0.11 r
  U257/ZN (ND2D1BWP30P140LVT)                             0.01       0.12 f
  U619/ZN (IOA21D1BWP30P140LVT)                           0.01       0.12 r
  U621/ZN (NR2D1BWP30P140LVT)                             0.01       0.13 f
  U624/ZN (ND3D1BWP30P140LVT)                             0.01       0.14 r
  o_data_bus_reg_reg_8_/D (DFQD1BWP30P140LVT)             0.00       0.14 r
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.30       0.30
  clock network delay (ideal)                             0.00       0.30
  clock uncertainty                                      -0.15       0.15
  o_data_bus_reg_reg_8_/CP (DFQD1BWP30P140LVT)            0.00       0.15 r
  library setup time                                     -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
