#ifndef _ALTERA_SOC_SYSTEM_H_
#define _ALTERA_SOC_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file 'soc_system.sopcinfo'.
 */

/*
 * This file contains macros for all modules with masters in the system and
 * all the devices connected to those masters.
 * Macro names have unique prefixes to prevent duplicate names.
 */

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_read_master_0'.
 * The macros are prefixed with 'DMA_READ_MASTER_0_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_READ_MASTER_0_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_READ_MASTER_0_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_READ_MASTER_0_HPS_0_BRIDGES_BASE 0x0
#define DMA_READ_MASTER_0_HPS_0_BRIDGES_SPAN 0x0
#define DMA_READ_MASTER_0_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_write_master_0'.
 * The macros are prefixed with 'DMA_WRITE_MASTER_0_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_WRITE_MASTER_0_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_WRITE_MASTER_0_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_WRITE_MASTER_0_HPS_0_BRIDGES_BASE 0x0
#define DMA_WRITE_MASTER_0_HPS_0_BRIDGES_SPAN 0x0
#define DMA_WRITE_MASTER_0_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'f2sdram_only_master'.
 * The macros are prefixed with 'F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_BASE 0x0
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_SPAN 0x0
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define FPGA_ONLY_MASTER_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define FPGA_ONLY_MASTER_SYSID_QSYS_BASE 0x1000
#define FPGA_ONLY_MASTER_SYSID_QSYS_SPAN 8
#define FPGA_ONLY_MASTER_SYSID_QSYS_END 0x1007
#define FPGA_ONLY_MASTER_SYSID_QSYS_ID 2899645186
#define FPGA_ONLY_MASTER_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define FPGA_ONLY_MASTER_JTAG_UART_COMPONENT_NAME jtag_uart
#define FPGA_ONLY_MASTER_JTAG_UART_BASE 0x2000
#define FPGA_ONLY_MASTER_JTAG_UART_SPAN 8
#define FPGA_ONLY_MASTER_JTAG_UART_END 0x2007
#define FPGA_ONLY_MASTER_JTAG_UART_READ_DEPTH 64
#define FPGA_ONLY_MASTER_JTAG_UART_READ_THRESHOLD 8
#define FPGA_ONLY_MASTER_JTAG_UART_WRITE_DEPTH 64
#define FPGA_ONLY_MASTER_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_LED_PIO_COMPONENT_NAME led_pio
#define FPGA_ONLY_MASTER_LED_PIO_BASE 0x3000
#define FPGA_ONLY_MASTER_LED_PIO_SPAN 16
#define FPGA_ONLY_MASTER_LED_PIO_END 0x300f
#define FPGA_ONLY_MASTER_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_LED_PIO_CAPTURE 0
#define FPGA_ONLY_MASTER_LED_PIO_DATA_WIDTH 7
#define FPGA_ONLY_MASTER_LED_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_LED_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_LED_PIO_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_LED_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_LED_PIO_HAS_IN 0
#define FPGA_ONLY_MASTER_LED_PIO_HAS_OUT 1
#define FPGA_ONLY_MASTER_LED_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_LED_PIO_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define FPGA_ONLY_MASTER_DIPSW_PIO_BASE 0x4000
#define FPGA_ONLY_MASTER_DIPSW_PIO_SPAN 16
#define FPGA_ONLY_MASTER_DIPSW_PIO_END 0x400f
#define FPGA_ONLY_MASTER_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_CAPTURE 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_DATA_WIDTH 4
#define FPGA_ONLY_MASTER_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_EDGE_TYPE ANY
#define FPGA_ONLY_MASTER_DIPSW_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_IN 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_OUT 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_IRQ_TYPE EDGE
#define FPGA_ONLY_MASTER_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_BUTTON_PIO_COMPONENT_NAME button_pio
#define FPGA_ONLY_MASTER_BUTTON_PIO_BASE 0x5000
#define FPGA_ONLY_MASTER_BUTTON_PIO_SPAN 16
#define FPGA_ONLY_MASTER_BUTTON_PIO_END 0x500f
#define FPGA_ONLY_MASTER_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_CAPTURE 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_DATA_WIDTH 2
#define FPGA_ONLY_MASTER_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_EDGE_TYPE FALLING
#define FPGA_ONLY_MASTER_BUTTON_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_IN 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_OUT 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_IRQ_TYPE EDGE
#define FPGA_ONLY_MASTER_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_ILC_COMPONENT_TYPE interrupt_latency_counter
#define FPGA_ONLY_MASTER_ILC_COMPONENT_NAME ILC
#define FPGA_ONLY_MASTER_ILC_BASE 0x30000
#define FPGA_ONLY_MASTER_ILC_SPAN 256
#define FPGA_ONLY_MASTER_ILC_END 0x300ff

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_SYSID_QSYS_BASE 0x1000
#define HPS_0_SYSID_QSYS_SPAN 8
#define HPS_0_SYSID_QSYS_END 0x1007
#define HPS_0_SYSID_QSYS_ID 2899645186
#define HPS_0_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_JTAG_UART_BASE 0x2000
#define HPS_0_JTAG_UART_SPAN 8
#define HPS_0_JTAG_UART_END 0x2007
#define HPS_0_JTAG_UART_IRQ 2
#define HPS_0_JTAG_UART_READ_DEPTH 64
#define HPS_0_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_LED_PIO_BASE 0x3000
#define HPS_0_LED_PIO_SPAN 16
#define HPS_0_LED_PIO_END 0x300f
#define HPS_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_LED_PIO_CAPTURE 0
#define HPS_0_LED_PIO_DATA_WIDTH 7
#define HPS_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_LED_PIO_EDGE_TYPE NONE
#define HPS_0_LED_PIO_FREQ 50000000
#define HPS_0_LED_PIO_HAS_IN 0
#define HPS_0_LED_PIO_HAS_OUT 1
#define HPS_0_LED_PIO_HAS_TRI 0
#define HPS_0_LED_PIO_IRQ_TYPE NONE
#define HPS_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_DIPSW_PIO_BASE 0x4000
#define HPS_0_DIPSW_PIO_SPAN 16
#define HPS_0_DIPSW_PIO_END 0x400f
#define HPS_0_DIPSW_PIO_IRQ 0
#define HPS_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_DIPSW_PIO_CAPTURE 1
#define HPS_0_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_DIPSW_PIO_FREQ 50000000
#define HPS_0_DIPSW_PIO_HAS_IN 1
#define HPS_0_DIPSW_PIO_HAS_OUT 0
#define HPS_0_DIPSW_PIO_HAS_TRI 0
#define HPS_0_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_BUTTON_PIO_BASE 0x5000
#define HPS_0_BUTTON_PIO_SPAN 16
#define HPS_0_BUTTON_PIO_END 0x500f
#define HPS_0_BUTTON_PIO_IRQ 1
#define HPS_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BUTTON_PIO_CAPTURE 1
#define HPS_0_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_BUTTON_PIO_FREQ 50000000
#define HPS_0_BUTTON_PIO_HAS_IN 1
#define HPS_0_BUTTON_PIO_HAS_OUT 0
#define HPS_0_BUTTON_PIO_HAS_TRI 0
#define HPS_0_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ILC_COMPONENT_NAME ILC
#define HPS_0_ILC_BASE 0x30000
#define HPS_0_ILC_SPAN 256
#define HPS_0_ILC_END 0x300ff

/*
 * Macros for device 'vip_subsystem_alt_vip_vfr_hdmi', class 'alt_vip_vfr'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_TYPE alt_vip_vfr
#define HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_NAME vip_subsystem_alt_vip_vfr_hdmi
#define HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_BASE 0x31000
#define HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_SPAN 128
#define HPS_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_END 0x3107f

/*
 * Macros for device 'modular_sgdma_dispatcher_0_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BASE 0xa1000
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_SPAN 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_END 0xa101f
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_IRQ 4
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_WIDTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_ENHANCED_FEATURES 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BURST_COUNT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BYTE 1024
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_STRIDE 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_FIFO_DEPTH 256
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_PORT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_STRIDE_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_0_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BASE 0xa2000
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_SPAN 16
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_END 0xa200f
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 256
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BASE 0xa3000
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_SPAN 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_END 0xa301f
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_IRQ 3
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_WIDTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_ENHANCED_FEATURES 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BURST_COUNT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BYTE 1024
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_STRIDE 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_FIFO_DEPTH 512
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_PORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_STRIDE_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BASE 0xa4000
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_END 0xa401f
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 512
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MSGDMA_RAM2STREAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_MSGDMA_RAM2STREAM_CSR_BASE 0xa5000
#define HPS_0_MSGDMA_RAM2STREAM_CSR_SPAN 32
#define HPS_0_MSGDMA_RAM2STREAM_CSR_END 0xa501f
#define HPS_0_MSGDMA_RAM2STREAM_CSR_IRQ 5
#define HPS_0_MSGDMA_RAM2STREAM_CSR_BURST_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_MSGDMA_RAM2STREAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_MSGDMA_RAM2STREAM_CSR_DATA_WIDTH 256
#define HPS_0_MSGDMA_RAM2STREAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MSGDMA_RAM2STREAM_CSR_DMA_MODE 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_ERROR_WIDTH 8
#define HPS_0_MSGDMA_RAM2STREAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_MSGDMA_RAM2STREAM_CSR_MAX_BYTE 1048576
#define HPS_0_MSGDMA_RAM2STREAM_CSR_MAX_STRIDE 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_CSR_RESPONSE_PORT 2
#define HPS_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BASE 0xa6000
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_END 0xa601f
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MSGDMA_STREAM2RAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_MSGDMA_STREAM2RAM_CSR_BASE 0xa7000
#define HPS_0_MSGDMA_STREAM2RAM_CSR_SPAN 32
#define HPS_0_MSGDMA_STREAM2RAM_CSR_END 0xa701f
#define HPS_0_MSGDMA_STREAM2RAM_CSR_IRQ 6
#define HPS_0_MSGDMA_STREAM2RAM_CSR_BURST_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_MSGDMA_STREAM2RAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_MSGDMA_STREAM2RAM_CSR_DATA_WIDTH 256
#define HPS_0_MSGDMA_STREAM2RAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MSGDMA_STREAM2RAM_CSR_DMA_MODE 2
#define HPS_0_MSGDMA_STREAM2RAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_ERROR_WIDTH 8
#define HPS_0_MSGDMA_STREAM2RAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_MSGDMA_STREAM2RAM_CSR_MAX_BYTE 1048576
#define HPS_0_MSGDMA_STREAM2RAM_CSR_MAX_STRIDE 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_CSR_RESPONSE_PORT 2
#define HPS_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BASE 0xa8000
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_END 0xa801f
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_BRIDGES_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_BRIDGES_SYSID_QSYS_BASE 0x1000
#define HPS_0_BRIDGES_SYSID_QSYS_SPAN 8
#define HPS_0_BRIDGES_SYSID_QSYS_END 0x1007
#define HPS_0_BRIDGES_SYSID_QSYS_ID 2899645186
#define HPS_0_BRIDGES_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_BRIDGES_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_BRIDGES_JTAG_UART_BASE 0x2000
#define HPS_0_BRIDGES_JTAG_UART_SPAN 8
#define HPS_0_BRIDGES_JTAG_UART_END 0x2007
#define HPS_0_BRIDGES_JTAG_UART_READ_DEPTH 64
#define HPS_0_BRIDGES_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_BRIDGES_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_BRIDGES_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_BRIDGES_LED_PIO_BASE 0x3000
#define HPS_0_BRIDGES_LED_PIO_SPAN 16
#define HPS_0_BRIDGES_LED_PIO_END 0x300f
#define HPS_0_BRIDGES_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_LED_PIO_CAPTURE 0
#define HPS_0_BRIDGES_LED_PIO_DATA_WIDTH 7
#define HPS_0_BRIDGES_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_LED_PIO_EDGE_TYPE NONE
#define HPS_0_BRIDGES_LED_PIO_FREQ 50000000
#define HPS_0_BRIDGES_LED_PIO_HAS_IN 0
#define HPS_0_BRIDGES_LED_PIO_HAS_OUT 1
#define HPS_0_BRIDGES_LED_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_LED_PIO_IRQ_TYPE NONE
#define HPS_0_BRIDGES_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_BRIDGES_DIPSW_PIO_BASE 0x4000
#define HPS_0_BRIDGES_DIPSW_PIO_SPAN 16
#define HPS_0_BRIDGES_DIPSW_PIO_END 0x400f
#define HPS_0_BRIDGES_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BRIDGES_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_DIPSW_PIO_CAPTURE 1
#define HPS_0_BRIDGES_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_BRIDGES_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_BRIDGES_DIPSW_PIO_FREQ 50000000
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_IN 1
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_OUT 0
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_BRIDGES_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_BRIDGES_BUTTON_PIO_BASE 0x5000
#define HPS_0_BRIDGES_BUTTON_PIO_SPAN 16
#define HPS_0_BRIDGES_BUTTON_PIO_END 0x500f
#define HPS_0_BRIDGES_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BRIDGES_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_BUTTON_PIO_CAPTURE 1
#define HPS_0_BRIDGES_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_BRIDGES_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_BRIDGES_BUTTON_PIO_FREQ 50000000
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_IN 1
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_OUT 0
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_BRIDGES_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_BRIDGES_ILC_COMPONENT_NAME ILC
#define HPS_0_BRIDGES_ILC_BASE 0x30000
#define HPS_0_BRIDGES_ILC_SPAN 256
#define HPS_0_BRIDGES_ILC_END 0x300ff

/*
 * Macros for device 'vip_subsystem_alt_vip_vfr_hdmi', class 'alt_vip_vfr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_TYPE alt_vip_vfr
#define HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_NAME vip_subsystem_alt_vip_vfr_hdmi
#define HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_BASE 0x31000
#define HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_SPAN 128
#define HPS_0_BRIDGES_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_END 0x3107f

/*
 * Macros for device 'modular_sgdma_dispatcher_0_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_BASE 0xa1000
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_SPAN 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_END 0xa101f
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_WIDTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_ENHANCED_FEATURES 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BURST_COUNT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BYTE 1024
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_STRIDE 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_0_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BASE 0xa2000
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_SPAN 16
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_END 0xa200f
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_BASE 0xa3000
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_SPAN 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_END 0xa301f
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_WIDTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BURST_COUNT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BYTE 1024
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_STRIDE 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_FIFO_DEPTH 512
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_PORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BASE 0xa4000
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_END 0xa401f
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 512
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_BASE 0xa5000
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_SPAN 32
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_END 0xa501f
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_DATA_WIDTH 256
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_DMA_MODE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_ERROR_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_MAX_BYTE 1048576
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_MAX_STRIDE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BASE 0xa6000
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_END 0xa601f
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_BASE 0xa7000
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_SPAN 32
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_END 0xa701f
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_DATA_WIDTH 256
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_DMA_MODE 2
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_ERROR_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_MAX_BYTE 1048576
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_MAX_STRIDE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BASE 0xa8000
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_END 0xa801f
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_BRIDGES_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_BRIDGES_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_BRIDGES_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_BRIDGES_HPS_0_GMAC0_SPAN 8192
#define HPS_0_BRIDGES_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_BRIDGES_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_BRIDGES_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_BRIDGES_HPS_0_GMAC1_SPAN 8192
#define HPS_0_BRIDGES_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_BRIDGES_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_BRIDGES_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_BRIDGES_HPS_0_SDMMC_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_BRIDGES_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_BRIDGES_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_BRIDGES_HPS_0_QSPI_SPAN 256
#define HPS_0_BRIDGES_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_BRIDGES_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_BRIDGES_HPS_0_GPIO0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_BRIDGES_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_BRIDGES_HPS_0_GPIO1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_BRIDGES_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_BRIDGES_HPS_0_GPIO2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_BRIDGES_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_BRIDGES_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_BRIDGES_HPS_0_L3REGS_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_BRIDGES_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_BRIDGES_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_BRIDGES_HPS_0_NAND0_SPAN 65536
#define HPS_0_BRIDGES_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_BRIDGES_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_BRIDGES_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_BRIDGES_HPS_0_USB0_SPAN 262144
#define HPS_0_BRIDGES_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_BRIDGES_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_BRIDGES_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_BRIDGES_HPS_0_USB1_SPAN 262144
#define HPS_0_BRIDGES_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_BRIDGES_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_BRIDGES_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_BRIDGES_HPS_0_DCAN0_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_BRIDGES_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_BRIDGES_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_BRIDGES_HPS_0_DCAN1_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_BRIDGES_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_BRIDGES_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_BRIDGES_HPS_0_UART0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_UART0_END 0xffc020ff
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_BRIDGES_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_BRIDGES_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_BRIDGES_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_BRIDGES_HPS_0_UART1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_UART1_END 0xffc030ff
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_BRIDGES_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_BRIDGES_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_BRIDGES_HPS_0_I2C0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_BRIDGES_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_BRIDGES_HPS_0_I2C1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_BRIDGES_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_BRIDGES_HPS_0_I2C2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_BRIDGES_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_BRIDGES_HPS_0_I2C3_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_BRIDGES_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_BRIDGES_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_BRIDGES_HPS_0_TIMER0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_BRIDGES_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_BRIDGES_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_BRIDGES_HPS_0_TIMER1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_BRIDGES_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_BRIDGES_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_BRIDGES_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_BRIDGES_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_BRIDGES_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_BRIDGES_HPS_0_TIMER2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_BRIDGES_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_BRIDGES_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_BRIDGES_HPS_0_TIMER3_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_BRIDGES_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_BRIDGES_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_BRIDGES_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_BRIDGES_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_BRIDGES_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_BRIDGES_HPS_0_RSTMGR_SPAN 256
#define HPS_0_BRIDGES_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_BRIDGES_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_BRIDGES_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_BRIDGES_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_BRIDGES_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_BRIDGES_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_BRIDGES_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_BRIDGES_HPS_0_DMA_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_BRIDGES_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_BRIDGES_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_BRIDGES_HPS_0_SPIM0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_BRIDGES_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_BRIDGES_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_BRIDGES_HPS_0_SPIM1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_BRIDGES_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_BRIDGES_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_BRIDGES_HPS_0_TIMER_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_BRIDGES_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_BRIDGES_HPS_0_L2_BASE 0xfffef000
#define HPS_0_BRIDGES_HPS_0_L2_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_ARM_A9_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_ARM_A9_0_SYSID_QSYS_BASE 0xff201000
#define HPS_0_ARM_A9_0_SYSID_QSYS_SPAN 8
#define HPS_0_ARM_A9_0_SYSID_QSYS_END 0xff201007
#define HPS_0_ARM_A9_0_SYSID_QSYS_ID 2899645186
#define HPS_0_ARM_A9_0_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_ARM_A9_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_ARM_A9_0_JTAG_UART_BASE 0xff202000
#define HPS_0_ARM_A9_0_JTAG_UART_SPAN 8
#define HPS_0_ARM_A9_0_JTAG_UART_END 0xff202007
#define HPS_0_ARM_A9_0_JTAG_UART_READ_DEPTH 64
#define HPS_0_ARM_A9_0_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_ARM_A9_0_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_ARM_A9_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_ARM_A9_0_LED_PIO_BASE 0xff203000
#define HPS_0_ARM_A9_0_LED_PIO_SPAN 16
#define HPS_0_ARM_A9_0_LED_PIO_END 0xff20300f
#define HPS_0_ARM_A9_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_LED_PIO_CAPTURE 0
#define HPS_0_ARM_A9_0_LED_PIO_DATA_WIDTH 7
#define HPS_0_ARM_A9_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_LED_PIO_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_LED_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_LED_PIO_HAS_IN 0
#define HPS_0_ARM_A9_0_LED_PIO_HAS_OUT 1
#define HPS_0_ARM_A9_0_LED_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_LED_PIO_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_ARM_A9_0_DIPSW_PIO_BASE 0xff204000
#define HPS_0_ARM_A9_0_DIPSW_PIO_SPAN 16
#define HPS_0_ARM_A9_0_DIPSW_PIO_END 0xff20400f
#define HPS_0_ARM_A9_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_CAPTURE 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_ARM_A9_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_ARM_A9_0_DIPSW_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_IN 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_ARM_A9_0_BUTTON_PIO_BASE 0xff205000
#define HPS_0_ARM_A9_0_BUTTON_PIO_SPAN 16
#define HPS_0_ARM_A9_0_BUTTON_PIO_END 0xff20500f
#define HPS_0_ARM_A9_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_CAPTURE 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_ARM_A9_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_ARM_A9_0_BUTTON_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_IN 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ARM_A9_0_ILC_COMPONENT_NAME ILC
#define HPS_0_ARM_A9_0_ILC_BASE 0xff230000
#define HPS_0_ARM_A9_0_ILC_SPAN 256
#define HPS_0_ARM_A9_0_ILC_END 0xff2300ff

/*
 * Macros for device 'vip_subsystem_alt_vip_vfr_hdmi', class 'alt_vip_vfr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_TYPE alt_vip_vfr
#define HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_NAME vip_subsystem_alt_vip_vfr_hdmi
#define HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_BASE 0xff231000
#define HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_SPAN 128
#define HPS_0_ARM_A9_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_END 0xff23107f

/*
 * Macros for device 'modular_sgdma_dispatcher_0_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BASE 0xff2a1000
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_SPAN 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_END 0xff2a101f
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_ENHANCED_FEATURES 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BYTE 1024
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_0_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BASE 0xff2a2000
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_SPAN 16
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_END 0xff2a200f
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BASE 0xff2a3000
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_SPAN 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_END 0xff2a301f
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BYTE 1024
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_FIFO_DEPTH 512
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_PORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BASE 0xff2a4000
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_END 0xff2a401f
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 512
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_BASE 0xff2a5000
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_SPAN 32
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_END 0xff2a501f
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_DATA_WIDTH 256
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_DMA_MODE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_ERROR_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_MAX_BYTE 1048576
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BASE 0xff2a6000
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_END 0xff2a601f
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_BASE 0xff2a7000
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_SPAN 32
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_END 0xff2a701f
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_DATA_WIDTH 256
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_DMA_MODE 2
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_ERROR_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_MAX_BYTE 1048576
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BASE 0xff2a8000
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_END 0xff2a801f
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_SPAN 8192
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_SPAN 8192
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_ARM_A9_0_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_ARM_A9_0_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_ARM_A9_0_HPS_0_QSPI_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_ARM_A9_0_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_ARM_A9_0_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_ARM_A9_0_HPS_0_NAND0_SPAN 65536
#define HPS_0_ARM_A9_0_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_0_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_ARM_A9_0_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_ARM_A9_0_HPS_0_USB0_SPAN 262144
#define HPS_0_ARM_A9_0_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_0_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_ARM_A9_0_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_ARM_A9_0_HPS_0_USB1_SPAN 262144
#define HPS_0_ARM_A9_0_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_0_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_ARM_A9_0_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_ARM_A9_0_HPS_0_UART0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_UART0_END 0xffc020ff
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_0_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_ARM_A9_0_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_ARM_A9_0_HPS_0_UART1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_UART1_END 0xffc030ff
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_ARM_A9_0_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_ARM_A9_0_HPS_0_I2C0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_ARM_A9_0_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_ARM_A9_0_HPS_0_I2C1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_ARM_A9_0_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_ARM_A9_0_HPS_0_I2C2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_ARM_A9_0_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_ARM_A9_0_HPS_0_I2C3_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_COMPONENT_NAME hps_0_wd_timer0
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_BASE 0xffd02000
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'hps_0_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_COMPONENT_NAME hps_0_wd_timer1
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_BASE 0xffd03000
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_ARM_A9_0_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_ARM_A9_0_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_ARM_A9_0_HPS_0_DMA_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_scu', class 'scu'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SCU_COMPONENT_TYPE scu
#define HPS_0_ARM_A9_0_HPS_0_SCU_COMPONENT_NAME hps_0_scu
#define HPS_0_ARM_A9_0_HPS_0_SCU_BASE 0xfffec000
#define HPS_0_ARM_A9_0_HPS_0_SCU_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SCU_END 0xfffec0ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_ARM_A9_0_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_ARM_A9_0_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_ARM_A9_0_HPS_0_TIMER_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_ARM_A9_0_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_ARM_A9_0_HPS_0_L2_BASE 0xfffef000
#define HPS_0_ARM_A9_0_HPS_0_L2_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_ARM_A9_1_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_ARM_A9_1_SYSID_QSYS_BASE 0xff201000
#define HPS_0_ARM_A9_1_SYSID_QSYS_SPAN 8
#define HPS_0_ARM_A9_1_SYSID_QSYS_END 0xff201007
#define HPS_0_ARM_A9_1_SYSID_QSYS_ID 2899645186
#define HPS_0_ARM_A9_1_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_ARM_A9_1_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_ARM_A9_1_JTAG_UART_BASE 0xff202000
#define HPS_0_ARM_A9_1_JTAG_UART_SPAN 8
#define HPS_0_ARM_A9_1_JTAG_UART_END 0xff202007
#define HPS_0_ARM_A9_1_JTAG_UART_READ_DEPTH 64
#define HPS_0_ARM_A9_1_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_ARM_A9_1_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_ARM_A9_1_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_ARM_A9_1_LED_PIO_BASE 0xff203000
#define HPS_0_ARM_A9_1_LED_PIO_SPAN 16
#define HPS_0_ARM_A9_1_LED_PIO_END 0xff20300f
#define HPS_0_ARM_A9_1_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_LED_PIO_CAPTURE 0
#define HPS_0_ARM_A9_1_LED_PIO_DATA_WIDTH 7
#define HPS_0_ARM_A9_1_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_LED_PIO_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_LED_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_LED_PIO_HAS_IN 0
#define HPS_0_ARM_A9_1_LED_PIO_HAS_OUT 1
#define HPS_0_ARM_A9_1_LED_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_LED_PIO_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_ARM_A9_1_DIPSW_PIO_BASE 0xff204000
#define HPS_0_ARM_A9_1_DIPSW_PIO_SPAN 16
#define HPS_0_ARM_A9_1_DIPSW_PIO_END 0xff20400f
#define HPS_0_ARM_A9_1_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_CAPTURE 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_ARM_A9_1_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_ARM_A9_1_DIPSW_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_IN 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_1_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_ARM_A9_1_BUTTON_PIO_BASE 0xff205000
#define HPS_0_ARM_A9_1_BUTTON_PIO_SPAN 16
#define HPS_0_ARM_A9_1_BUTTON_PIO_END 0xff20500f
#define HPS_0_ARM_A9_1_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_CAPTURE 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_ARM_A9_1_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_ARM_A9_1_BUTTON_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_IN 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_1_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ARM_A9_1_ILC_COMPONENT_NAME ILC
#define HPS_0_ARM_A9_1_ILC_BASE 0xff230000
#define HPS_0_ARM_A9_1_ILC_SPAN 256
#define HPS_0_ARM_A9_1_ILC_END 0xff2300ff

/*
 * Macros for device 'vip_subsystem_alt_vip_vfr_hdmi', class 'alt_vip_vfr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_TYPE alt_vip_vfr
#define HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_NAME vip_subsystem_alt_vip_vfr_hdmi
#define HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_BASE 0xff231000
#define HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_SPAN 128
#define HPS_0_ARM_A9_1_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_END 0xff23107f

/*
 * Macros for device 'modular_sgdma_dispatcher_0_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_BASE 0xff2a1000
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_SPAN 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_END 0xff2a101f
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_ENHANCED_FEATURES 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BYTE 1024
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_0_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BASE 0xff2a2000
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_SPAN 16
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_END 0xff2a200f
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_BASE 0xff2a3000
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_SPAN 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_END 0xff2a301f
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BYTE 1024
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_FIFO_DEPTH 512
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_PORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BASE 0xff2a4000
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_END 0xff2a401f
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 512
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_BASE 0xff2a5000
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_SPAN 32
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_END 0xff2a501f
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_DATA_WIDTH 256
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_DMA_MODE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_ERROR_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_MAX_BYTE 1048576
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_ram2stream
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BASE 0xff2a6000
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_END 0xff2a601f
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_BASE 0xff2a7000
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_SPAN 32
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_END 0xff2a701f
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_DATA_WIDTH 256
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_DMA_MODE 2
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_ERROR_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_MAX_BYTE 1048576
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_stream2ram
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BASE 0xff2a8000
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_SPAN 32
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_END 0xff2a801f
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define HPS_0_ARM_A9_1_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_SPAN 8192
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_SPAN 8192
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_ARM_A9_1_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_ARM_A9_1_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_ARM_A9_1_HPS_0_QSPI_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_ARM_A9_1_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_ARM_A9_1_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_ARM_A9_1_HPS_0_NAND0_SPAN 65536
#define HPS_0_ARM_A9_1_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_1_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_ARM_A9_1_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_ARM_A9_1_HPS_0_USB0_SPAN 262144
#define HPS_0_ARM_A9_1_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_1_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_ARM_A9_1_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_ARM_A9_1_HPS_0_USB1_SPAN 262144
#define HPS_0_ARM_A9_1_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_1_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_ARM_A9_1_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_ARM_A9_1_HPS_0_UART0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_UART0_END 0xffc020ff
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_1_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_ARM_A9_1_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_ARM_A9_1_HPS_0_UART1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_UART1_END 0xffc030ff
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_ARM_A9_1_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_ARM_A9_1_HPS_0_I2C0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_ARM_A9_1_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_ARM_A9_1_HPS_0_I2C1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_ARM_A9_1_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_ARM_A9_1_HPS_0_I2C2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_ARM_A9_1_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_ARM_A9_1_HPS_0_I2C3_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_COMPONENT_NAME hps_0_wd_timer0
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_BASE 0xffd02000
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'hps_0_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_COMPONENT_NAME hps_0_wd_timer1
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_BASE 0xffd03000
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_ARM_A9_1_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_ARM_A9_1_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_ARM_A9_1_HPS_0_DMA_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_scu', class 'scu'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SCU_COMPONENT_TYPE scu
#define HPS_0_ARM_A9_1_HPS_0_SCU_COMPONENT_NAME hps_0_scu
#define HPS_0_ARM_A9_1_HPS_0_SCU_BASE 0xfffec000
#define HPS_0_ARM_A9_1_HPS_0_SCU_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SCU_END 0xfffec0ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_ARM_A9_1_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_ARM_A9_1_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_ARM_A9_1_HPS_0_TIMER_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_ARM_A9_1_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_ARM_A9_1_HPS_0_L2_BASE 0xfffef000
#define HPS_0_ARM_A9_1_HPS_0_L2_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_ONLY_MASTER_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_ONLY_MASTER_HPS_0_GMAC0_BASE 0xff700000
#define HPS_ONLY_MASTER_HPS_0_GMAC0_SPAN 8192
#define HPS_ONLY_MASTER_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_ONLY_MASTER_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_ONLY_MASTER_HPS_0_GMAC1_BASE 0xff702000
#define HPS_ONLY_MASTER_HPS_0_GMAC1_SPAN 8192
#define HPS_ONLY_MASTER_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_ONLY_MASTER_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_ONLY_MASTER_HPS_0_SDMMC_BASE 0xff704000
#define HPS_ONLY_MASTER_HPS_0_SDMMC_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_ONLY_MASTER_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_ONLY_MASTER_HPS_0_QSPI_BASE 0xff705000
#define HPS_ONLY_MASTER_HPS_0_QSPI_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_ONLY_MASTER_HPS_0_GPIO0_BASE 0xff708000
#define HPS_ONLY_MASTER_HPS_0_GPIO0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_ONLY_MASTER_HPS_0_GPIO1_BASE 0xff709000
#define HPS_ONLY_MASTER_HPS_0_GPIO1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_ONLY_MASTER_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_ONLY_MASTER_HPS_0_GPIO2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_ONLY_MASTER_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_ONLY_MASTER_HPS_0_L3REGS_BASE 0xff800000
#define HPS_ONLY_MASTER_HPS_0_L3REGS_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_ONLY_MASTER_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_ONLY_MASTER_HPS_0_NAND0_BASE 0xff900000
#define HPS_ONLY_MASTER_HPS_0_NAND0_SPAN 65536
#define HPS_ONLY_MASTER_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_ONLY_MASTER_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_ONLY_MASTER_HPS_0_USB0_BASE 0xffb00000
#define HPS_ONLY_MASTER_HPS_0_USB0_SPAN 262144
#define HPS_ONLY_MASTER_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_ONLY_MASTER_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_ONLY_MASTER_HPS_0_USB1_BASE 0xffb40000
#define HPS_ONLY_MASTER_HPS_0_USB1_SPAN 262144
#define HPS_ONLY_MASTER_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_ONLY_MASTER_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_ONLY_MASTER_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_ONLY_MASTER_HPS_0_DCAN0_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_ONLY_MASTER_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_ONLY_MASTER_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_ONLY_MASTER_HPS_0_DCAN1_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_ONLY_MASTER_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_ONLY_MASTER_HPS_0_UART0_BASE 0xffc02000
#define HPS_ONLY_MASTER_HPS_0_UART0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_UART0_END 0xffc020ff
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_HWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_MODE 1
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_SWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_ONLY_MASTER_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_ONLY_MASTER_HPS_0_UART1_BASE 0xffc03000
#define HPS_ONLY_MASTER_HPS_0_UART1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_UART1_END 0xffc030ff
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_HWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_MODE 1
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_SWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_ONLY_MASTER_HPS_0_I2C0_BASE 0xffc04000
#define HPS_ONLY_MASTER_HPS_0_I2C0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_ONLY_MASTER_HPS_0_I2C1_BASE 0xffc05000
#define HPS_ONLY_MASTER_HPS_0_I2C1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_ONLY_MASTER_HPS_0_I2C2_BASE 0xffc06000
#define HPS_ONLY_MASTER_HPS_0_I2C2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_ONLY_MASTER_HPS_0_I2C3_BASE 0xffc07000
#define HPS_ONLY_MASTER_HPS_0_I2C3_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_ONLY_MASTER_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_ONLY_MASTER_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_ONLY_MASTER_HPS_0_TIMER0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_ONLY_MASTER_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_ONLY_MASTER_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_ONLY_MASTER_HPS_0_TIMER1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_ONLY_MASTER_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_ONLY_MASTER_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_ONLY_MASTER_HPS_0_TIMER2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_ONLY_MASTER_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_ONLY_MASTER_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_ONLY_MASTER_HPS_0_TIMER3_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_SPAN 1024
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_ONLY_MASTER_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_ONLY_MASTER_HPS_0_DMA_BASE 0xffe01000
#define HPS_ONLY_MASTER_HPS_0_DMA_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_ONLY_MASTER_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_ONLY_MASTER_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_ONLY_MASTER_HPS_0_SPIM0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_ONLY_MASTER_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_ONLY_MASTER_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_ONLY_MASTER_HPS_0_SPIM1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_ONLY_MASTER_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_ONLY_MASTER_HPS_0_TIMER_BASE 0xfffec600
#define HPS_ONLY_MASTER_HPS_0_TIMER_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_ONLY_MASTER_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_ONLY_MASTER_HPS_0_L2_BASE 0xfffef000
#define HPS_ONLY_MASTER_HPS_0_L2_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define MM_BRIDGE_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define MM_BRIDGE_0_SYSID_QSYS_BASE 0x1000
#define MM_BRIDGE_0_SYSID_QSYS_SPAN 8
#define MM_BRIDGE_0_SYSID_QSYS_END 0x1007
#define MM_BRIDGE_0_SYSID_QSYS_ID 2899645186
#define MM_BRIDGE_0_SYSID_QSYS_TIMESTAMP 1540572562

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define MM_BRIDGE_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define MM_BRIDGE_0_JTAG_UART_BASE 0x2000
#define MM_BRIDGE_0_JTAG_UART_SPAN 8
#define MM_BRIDGE_0_JTAG_UART_END 0x2007
#define MM_BRIDGE_0_JTAG_UART_READ_DEPTH 64
#define MM_BRIDGE_0_JTAG_UART_READ_THRESHOLD 8
#define MM_BRIDGE_0_JTAG_UART_WRITE_DEPTH 64
#define MM_BRIDGE_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_LED_PIO_COMPONENT_NAME led_pio
#define MM_BRIDGE_0_LED_PIO_BASE 0x3000
#define MM_BRIDGE_0_LED_PIO_SPAN 16
#define MM_BRIDGE_0_LED_PIO_END 0x300f
#define MM_BRIDGE_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_LED_PIO_CAPTURE 0
#define MM_BRIDGE_0_LED_PIO_DATA_WIDTH 7
#define MM_BRIDGE_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_LED_PIO_EDGE_TYPE NONE
#define MM_BRIDGE_0_LED_PIO_FREQ 50000000
#define MM_BRIDGE_0_LED_PIO_HAS_IN 0
#define MM_BRIDGE_0_LED_PIO_HAS_OUT 1
#define MM_BRIDGE_0_LED_PIO_HAS_TRI 0
#define MM_BRIDGE_0_LED_PIO_IRQ_TYPE NONE
#define MM_BRIDGE_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define MM_BRIDGE_0_DIPSW_PIO_BASE 0x4000
#define MM_BRIDGE_0_DIPSW_PIO_SPAN 16
#define MM_BRIDGE_0_DIPSW_PIO_END 0x400f
#define MM_BRIDGE_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define MM_BRIDGE_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_DIPSW_PIO_CAPTURE 1
#define MM_BRIDGE_0_DIPSW_PIO_DATA_WIDTH 4
#define MM_BRIDGE_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_DIPSW_PIO_EDGE_TYPE ANY
#define MM_BRIDGE_0_DIPSW_PIO_FREQ 50000000
#define MM_BRIDGE_0_DIPSW_PIO_HAS_IN 1
#define MM_BRIDGE_0_DIPSW_PIO_HAS_OUT 0
#define MM_BRIDGE_0_DIPSW_PIO_HAS_TRI 0
#define MM_BRIDGE_0_DIPSW_PIO_IRQ_TYPE EDGE
#define MM_BRIDGE_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define MM_BRIDGE_0_BUTTON_PIO_BASE 0x5000
#define MM_BRIDGE_0_BUTTON_PIO_SPAN 16
#define MM_BRIDGE_0_BUTTON_PIO_END 0x500f
#define MM_BRIDGE_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define MM_BRIDGE_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_BUTTON_PIO_CAPTURE 1
#define MM_BRIDGE_0_BUTTON_PIO_DATA_WIDTH 2
#define MM_BRIDGE_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_BUTTON_PIO_EDGE_TYPE FALLING
#define MM_BRIDGE_0_BUTTON_PIO_FREQ 50000000
#define MM_BRIDGE_0_BUTTON_PIO_HAS_IN 1
#define MM_BRIDGE_0_BUTTON_PIO_HAS_OUT 0
#define MM_BRIDGE_0_BUTTON_PIO_HAS_TRI 0
#define MM_BRIDGE_0_BUTTON_PIO_IRQ_TYPE EDGE
#define MM_BRIDGE_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define MM_BRIDGE_0_ILC_COMPONENT_NAME ILC
#define MM_BRIDGE_0_ILC_BASE 0x30000
#define MM_BRIDGE_0_ILC_SPAN 256
#define MM_BRIDGE_0_ILC_END 0x300ff

/*
 * Macros for device 'vip_subsystem_alt_vip_vfr_hdmi', class 'alt_vip_vfr'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_TYPE alt_vip_vfr
#define MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_COMPONENT_NAME vip_subsystem_alt_vip_vfr_hdmi
#define MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_BASE 0x31000
#define MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_SPAN 128
#define MM_BRIDGE_0_VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_END 0x3107f

/*
 * Macros for device 'modular_sgdma_dispatcher_0_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_COMPONENT_NAME modular_sgdma_dispatcher_0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BASE 0xa1000
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_SPAN 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_END 0xa101f
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_FIFO_DEPTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DATA_WIDTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_ENHANCED_FEATURES 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BURST_COUNT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_BYTE 1024
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_MAX_STRIDE 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_FIFO_DEPTH 256
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_RESPONSE_PORT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_0_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BASE 0xa2000
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_SPAN 16
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_END 0xa200f
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 256
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_0_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_CSR', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_TYPE modular_sgdma_dispatcher
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_COMPONENT_NAME modular_sgdma_dispatcher_1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BASE 0xa3000
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_SPAN 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_END 0xa301f
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_FIFO_DEPTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DATA_WIDTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_DESCRIPTOR_FIFO_DEPTH 256
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BURST_COUNT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_BYTE 1024
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_MAX_STRIDE 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_FIFO_DEPTH 512
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_RESPONSE_PORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'modular_sgdma_dispatcher_1_Descriptor_Slave', class 'modular_sgdma_dispatcher'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_TYPE modular_sgdma_dispatcher
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_COMPONENT_NAME modular_sgdma_dispatcher_1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BASE 0xa4000
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_SPAN 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_END 0xa401f
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 256
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_BYTE 1024
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_FIFO_DEPTH 512
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_RESPONSE_PORT 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MODULAR_SGDMA_DISPATCHER_1_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_TYPE altera_msgdma
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_COMPONENT_NAME msgdma_ram2stream
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_BASE 0xa5000
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_SPAN 32
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_END 0xa501f
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_CHANNEL_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_DATA_FIFO_DEPTH 256
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_DATA_WIDTH 256
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_DMA_MODE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_ERROR_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_ERROR_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_MAX_BURST_COUNT 16
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_MAX_BYTE 1048576
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_MAX_STRIDE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_PACKET_ENABLE_DERIVED 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_PREFETCHER_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_RESPONSE_PORT 2
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_STRIDE_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_ram2stream_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_ram2stream
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BASE 0xa6000
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_SPAN 32
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_END 0xa601f
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_RAM2STREAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_csr', class 'altera_msgdma'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_TYPE altera_msgdma
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_COMPONENT_NAME msgdma_stream2ram
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_BASE 0xa7000
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_SPAN 32
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_END 0xa701f
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_CHANNEL_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_DATA_FIFO_DEPTH 256
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_DATA_WIDTH 256
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_DMA_MODE 2
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_ERROR_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_ERROR_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_MAX_BURST_COUNT 16
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_MAX_BYTE 1048576
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_MAX_STRIDE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_PACKET_ENABLE_DERIVED 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_PREFETCHER_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_PROGRAMMABLE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_RESPONSE_PORT 2
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_STRIDE_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'msgdma_stream2ram_descriptor_slave', class 'altera_msgdma'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_COMPONENT_NAME msgdma_stream2ram
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BASE 0xa8000
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_SPAN 32
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_END 0xa801f
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 256
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DATA_WIDTH 256
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 16
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 1
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define MM_BRIDGE_0_MSGDMA_STREAM2RAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'mm_bridge_sdram'.
 * The macros are prefixed with 'MM_BRIDGE_SDRAM_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_SDRAM_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define MM_BRIDGE_SDRAM_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define MM_BRIDGE_SDRAM_HPS_0_BRIDGES_BASE 0x0
#define MM_BRIDGE_SDRAM_HPS_0_BRIDGES_SPAN 0x0
#define MM_BRIDGE_SDRAM_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for module 'msgdma_ram2stream', class 'altera_msgdma'.
 * The macros are prefixed with 'MSGDMA_RAM2STREAM_'.
 * The prefix comes from the module name.
 */
#define MSGDMA_RAM2STREAM_COMPONENT_TYPE altera_msgdma
#define MSGDMA_RAM2STREAM_COMPONENT_NAME msgdma_ram2stream
#define MSGDMA_RAM2STREAM_BURST_ENABLE 1
#define MSGDMA_RAM2STREAM_BURST_WRAPPING_SUPPORT 0
#define MSGDMA_RAM2STREAM_CHANNEL_ENABLE 0
#define MSGDMA_RAM2STREAM_CHANNEL_ENABLE_DERIVED 0
#define MSGDMA_RAM2STREAM_CHANNEL_WIDTH 8
#define MSGDMA_RAM2STREAM_DATA_FIFO_DEPTH 256
#define MSGDMA_RAM2STREAM_DATA_WIDTH 256
#define MSGDMA_RAM2STREAM_DESCRIPTOR_FIFO_DEPTH 128
#define MSGDMA_RAM2STREAM_DMA_MODE 1
#define MSGDMA_RAM2STREAM_ENHANCED_FEATURES 1
#define MSGDMA_RAM2STREAM_ERROR_ENABLE 0
#define MSGDMA_RAM2STREAM_ERROR_ENABLE_DERIVED 0
#define MSGDMA_RAM2STREAM_ERROR_WIDTH 8
#define MSGDMA_RAM2STREAM_MAX_BURST_COUNT 16
#define MSGDMA_RAM2STREAM_MAX_BYTE 1048576
#define MSGDMA_RAM2STREAM_MAX_STRIDE 1
#define MSGDMA_RAM2STREAM_PACKET_ENABLE 1
#define MSGDMA_RAM2STREAM_PACKET_ENABLE_DERIVED 1
#define MSGDMA_RAM2STREAM_PREFETCHER_ENABLE 0
#define MSGDMA_RAM2STREAM_PROGRAMMABLE_BURST_ENABLE 1
#define MSGDMA_RAM2STREAM_RESPONSE_PORT 2
#define MSGDMA_RAM2STREAM_STRIDE_ENABLE 0
#define MSGDMA_RAM2STREAM_STRIDE_ENABLE_DERIVED 0
#define MSGDMA_RAM2STREAM_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'msgdma_ram2stream'.
 * The macros are prefixed with 'MSGDMA_RAM2STREAM_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MSGDMA_RAM2STREAM_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define MSGDMA_RAM2STREAM_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define MSGDMA_RAM2STREAM_HPS_0_BRIDGES_BASE 0x0
#define MSGDMA_RAM2STREAM_HPS_0_BRIDGES_SPAN 0x0
#define MSGDMA_RAM2STREAM_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for module 'msgdma_stream2ram', class 'altera_msgdma'.
 * The macros are prefixed with 'MSGDMA_STREAM2RAM_'.
 * The prefix comes from the module name.
 */
#define MSGDMA_STREAM2RAM_COMPONENT_TYPE altera_msgdma
#define MSGDMA_STREAM2RAM_COMPONENT_NAME msgdma_stream2ram
#define MSGDMA_STREAM2RAM_BURST_ENABLE 1
#define MSGDMA_STREAM2RAM_BURST_WRAPPING_SUPPORT 0
#define MSGDMA_STREAM2RAM_CHANNEL_ENABLE 0
#define MSGDMA_STREAM2RAM_CHANNEL_ENABLE_DERIVED 0
#define MSGDMA_STREAM2RAM_CHANNEL_WIDTH 8
#define MSGDMA_STREAM2RAM_DATA_FIFO_DEPTH 256
#define MSGDMA_STREAM2RAM_DATA_WIDTH 256
#define MSGDMA_STREAM2RAM_DESCRIPTOR_FIFO_DEPTH 128
#define MSGDMA_STREAM2RAM_DMA_MODE 2
#define MSGDMA_STREAM2RAM_ENHANCED_FEATURES 1
#define MSGDMA_STREAM2RAM_ERROR_ENABLE 0
#define MSGDMA_STREAM2RAM_ERROR_ENABLE_DERIVED 0
#define MSGDMA_STREAM2RAM_ERROR_WIDTH 8
#define MSGDMA_STREAM2RAM_MAX_BURST_COUNT 16
#define MSGDMA_STREAM2RAM_MAX_BYTE 1048576
#define MSGDMA_STREAM2RAM_MAX_STRIDE 1
#define MSGDMA_STREAM2RAM_PACKET_ENABLE 1
#define MSGDMA_STREAM2RAM_PACKET_ENABLE_DERIVED 1
#define MSGDMA_STREAM2RAM_PREFETCHER_ENABLE 0
#define MSGDMA_STREAM2RAM_PROGRAMMABLE_BURST_ENABLE 1
#define MSGDMA_STREAM2RAM_RESPONSE_PORT 2
#define MSGDMA_STREAM2RAM_STRIDE_ENABLE 0
#define MSGDMA_STREAM2RAM_STRIDE_ENABLE_DERIVED 0
#define MSGDMA_STREAM2RAM_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'msgdma_stream2ram'.
 * The macros are prefixed with 'MSGDMA_STREAM2RAM_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MSGDMA_STREAM2RAM_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define MSGDMA_STREAM2RAM_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define MSGDMA_STREAM2RAM_HPS_0_BRIDGES_BASE 0x0
#define MSGDMA_STREAM2RAM_HPS_0_BRIDGES_SPAN 0x0
#define MSGDMA_STREAM2RAM_HPS_0_BRIDGES_END 0xffffffff

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_BASE 0x0
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_END 0x7fffffff
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_WRITABLE 1
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define VIP_SUBSYSTEM_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define VIP_SUBSYSTEM_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define VIP_SUBSYSTEM_HPS_0_GMAC0_BASE 0xff700000
#define VIP_SUBSYSTEM_HPS_0_GMAC0_SPAN 8192
#define VIP_SUBSYSTEM_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define VIP_SUBSYSTEM_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define VIP_SUBSYSTEM_HPS_0_GMAC1_BASE 0xff702000
#define VIP_SUBSYSTEM_HPS_0_GMAC1_SPAN 8192
#define VIP_SUBSYSTEM_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define VIP_SUBSYSTEM_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define VIP_SUBSYSTEM_HPS_0_SDMMC_BASE 0xff704000
#define VIP_SUBSYSTEM_HPS_0_SDMMC_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define VIP_SUBSYSTEM_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define VIP_SUBSYSTEM_HPS_0_QSPI_BASE 0xff705000
#define VIP_SUBSYSTEM_HPS_0_QSPI_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define VIP_SUBSYSTEM_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define VIP_SUBSYSTEM_HPS_0_FPGAMGR_BASE 0xff706000
#define VIP_SUBSYSTEM_HPS_0_FPGAMGR_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define VIP_SUBSYSTEM_HPS_0_GPIO0_BASE 0xff708000
#define VIP_SUBSYSTEM_HPS_0_GPIO0_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define VIP_SUBSYSTEM_HPS_0_GPIO1_BASE 0xff709000
#define VIP_SUBSYSTEM_HPS_0_GPIO1_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define VIP_SUBSYSTEM_HPS_0_GPIO2_BASE 0xff70a000
#define VIP_SUBSYSTEM_HPS_0_GPIO2_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define VIP_SUBSYSTEM_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define VIP_SUBSYSTEM_HPS_0_L3REGS_BASE 0xff800000
#define VIP_SUBSYSTEM_HPS_0_L3REGS_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define VIP_SUBSYSTEM_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define VIP_SUBSYSTEM_HPS_0_NAND0_BASE 0xff900000
#define VIP_SUBSYSTEM_HPS_0_NAND0_SPAN 65536
#define VIP_SUBSYSTEM_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_USB0_COMPONENT_TYPE usb
#define VIP_SUBSYSTEM_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define VIP_SUBSYSTEM_HPS_0_USB0_BASE 0xffb00000
#define VIP_SUBSYSTEM_HPS_0_USB0_SPAN 262144
#define VIP_SUBSYSTEM_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_USB1_COMPONENT_TYPE usb
#define VIP_SUBSYSTEM_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define VIP_SUBSYSTEM_HPS_0_USB1_BASE 0xffb40000
#define VIP_SUBSYSTEM_HPS_0_USB1_SPAN 262144
#define VIP_SUBSYSTEM_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define VIP_SUBSYSTEM_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define VIP_SUBSYSTEM_HPS_0_DCAN0_BASE 0xffc00000
#define VIP_SUBSYSTEM_HPS_0_DCAN0_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define VIP_SUBSYSTEM_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define VIP_SUBSYSTEM_HPS_0_DCAN1_BASE 0xffc01000
#define VIP_SUBSYSTEM_HPS_0_DCAN1_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define VIP_SUBSYSTEM_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define VIP_SUBSYSTEM_HPS_0_UART0_BASE 0xffc02000
#define VIP_SUBSYSTEM_HPS_0_UART0_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_UART0_END 0xffc020ff
#define VIP_SUBSYSTEM_HPS_0_UART0_FIFO_DEPTH 128
#define VIP_SUBSYSTEM_HPS_0_UART0_FIFO_HWFC 0
#define VIP_SUBSYSTEM_HPS_0_UART0_FIFO_MODE 1
#define VIP_SUBSYSTEM_HPS_0_UART0_FIFO_SWFC 0
#define VIP_SUBSYSTEM_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define VIP_SUBSYSTEM_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define VIP_SUBSYSTEM_HPS_0_UART1_BASE 0xffc03000
#define VIP_SUBSYSTEM_HPS_0_UART1_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_UART1_END 0xffc030ff
#define VIP_SUBSYSTEM_HPS_0_UART1_FIFO_DEPTH 128
#define VIP_SUBSYSTEM_HPS_0_UART1_FIFO_HWFC 0
#define VIP_SUBSYSTEM_HPS_0_UART1_FIFO_MODE 1
#define VIP_SUBSYSTEM_HPS_0_UART1_FIFO_SWFC 0
#define VIP_SUBSYSTEM_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define VIP_SUBSYSTEM_HPS_0_I2C0_BASE 0xffc04000
#define VIP_SUBSYSTEM_HPS_0_I2C0_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define VIP_SUBSYSTEM_HPS_0_I2C1_BASE 0xffc05000
#define VIP_SUBSYSTEM_HPS_0_I2C1_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define VIP_SUBSYSTEM_HPS_0_I2C2_BASE 0xffc06000
#define VIP_SUBSYSTEM_HPS_0_I2C2_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define VIP_SUBSYSTEM_HPS_0_I2C3_BASE 0xffc07000
#define VIP_SUBSYSTEM_HPS_0_I2C3_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define VIP_SUBSYSTEM_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define VIP_SUBSYSTEM_HPS_0_TIMER0_BASE 0xffc08000
#define VIP_SUBSYSTEM_HPS_0_TIMER0_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define VIP_SUBSYSTEM_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define VIP_SUBSYSTEM_HPS_0_TIMER1_BASE 0xffc09000
#define VIP_SUBSYSTEM_HPS_0_TIMER1_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define VIP_SUBSYSTEM_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define VIP_SUBSYSTEM_HPS_0_SDRCTL_BASE 0xffc25000
#define VIP_SUBSYSTEM_HPS_0_SDRCTL_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define VIP_SUBSYSTEM_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define VIP_SUBSYSTEM_HPS_0_TIMER2_BASE 0xffd00000
#define VIP_SUBSYSTEM_HPS_0_TIMER2_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define VIP_SUBSYSTEM_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define VIP_SUBSYSTEM_HPS_0_TIMER3_BASE 0xffd01000
#define VIP_SUBSYSTEM_HPS_0_TIMER3_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define VIP_SUBSYSTEM_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define VIP_SUBSYSTEM_HPS_0_CLKMGR_BASE 0xffd04000
#define VIP_SUBSYSTEM_HPS_0_CLKMGR_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define VIP_SUBSYSTEM_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define VIP_SUBSYSTEM_HPS_0_RSTMGR_BASE 0xffd05000
#define VIP_SUBSYSTEM_HPS_0_RSTMGR_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define VIP_SUBSYSTEM_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define VIP_SUBSYSTEM_HPS_0_SYSMGR_BASE 0xffd08000
#define VIP_SUBSYSTEM_HPS_0_SYSMGR_SPAN 1024
#define VIP_SUBSYSTEM_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define VIP_SUBSYSTEM_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define VIP_SUBSYSTEM_HPS_0_DMA_BASE 0xffe01000
#define VIP_SUBSYSTEM_HPS_0_DMA_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_SPIM0_COMPONENT_TYPE spi
#define VIP_SUBSYSTEM_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define VIP_SUBSYSTEM_HPS_0_SPIM0_BASE 0xfff00000
#define VIP_SUBSYSTEM_HPS_0_SPIM0_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_SPIM1_COMPONENT_TYPE spi
#define VIP_SUBSYSTEM_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define VIP_SUBSYSTEM_HPS_0_SPIM1_BASE 0xfff01000
#define VIP_SUBSYSTEM_HPS_0_SPIM1_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define VIP_SUBSYSTEM_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define VIP_SUBSYSTEM_HPS_0_TIMER_BASE 0xfffec600
#define VIP_SUBSYSTEM_HPS_0_TIMER_SPAN 256
#define VIP_SUBSYSTEM_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define VIP_SUBSYSTEM_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define VIP_SUBSYSTEM_HPS_0_L2_BASE 0xfffef000
#define VIP_SUBSYSTEM_HPS_0_L2_SPAN 4096
#define VIP_SUBSYSTEM_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'vip_subsystem'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_SPAN 65536
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_END 0xffffffff
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_WRITABLE 1
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define VIP_SUBSYSTEM_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_BASE 0x0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_END 0x7fffffff
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_WRITABLE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_BASE 0xff700000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_SPAN 8192
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_BASE 0xff702000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_SPAN 8192
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_BASE 0xff704000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_BASE 0xff705000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_BASE 0xff706000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_BASE 0xff708000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_BASE 0xff709000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_BASE 0xff70a000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_BASE 0xff800000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_BASE 0xff900000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_SPAN 65536
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_COMPONENT_TYPE usb
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_BASE 0xffb00000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_SPAN 262144
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_COMPONENT_TYPE usb
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_BASE 0xffb40000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_SPAN 262144
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_BASE 0xffc00000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_BASE 0xffc01000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_BASE 0xffc02000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_END 0xffc020ff
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_FIFO_DEPTH 128
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_FIFO_HWFC 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_FIFO_MODE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_FIFO_SWFC 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_BASE 0xffc03000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_END 0xffc030ff
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_FIFO_DEPTH 128
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_FIFO_HWFC 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_FIFO_MODE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_FIFO_SWFC 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_BASE 0xffc04000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_BASE 0xffc05000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_BASE 0xffc06000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_BASE 0xffc07000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_BASE 0xffc08000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_BASE 0xffc09000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_BASE 0xffc25000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_BASE 0xffd00000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_BASE 0xffd01000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_BASE 0xffd04000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_BASE 0xffd05000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_BASE 0xffd08000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_SPAN 1024
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_BASE 0xffe01000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_COMPONENT_TYPE spi
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_BASE 0xfff00000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_COMPONENT_TYPE spi
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_BASE 0xfff01000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_BASE 0xfffec600
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_SPAN 256
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_BASE 0xfffef000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_SPAN 4096
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'vip_subsystem_alt_vip_vfr_hdmi'.
 * The macros are prefixed with 'VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_SPAN 65536
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_END 0xffffffff
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_WRITABLE 1
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define VIP_SUBSYSTEM_ALT_VIP_VFR_HDMI_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16


#endif /* _ALTERA_SOC_SYSTEM_H_ */
