<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 nf2_top_par.ncd nf2_top.pcf

</twCmdLine><twDesign>nf2_top_par.ncd</twDesign><twPCF>nf2_top.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1152"><twDevName>xc2vp50</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.94 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:2802 - Read 321 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twWarn>WARNING:Timing:3223 - Timing constraint PATH &quot;TS01_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn>WARNING:Timing:3223 - Timing constraint PATH &quot;TS02_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst twConstType="NETDELAY" ><twConstHead uID="0x405103d0"><twConstName UCFConstName="">NET &quot;rgmii_0_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.452</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4050fe30"><twConstName UCFConstName="">NET &quot;rgmii_1_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4050f890"><twConstName UCFConstName="">NET &quot;rgmii_2_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40328690"><twConstName UCFConstName="">NET &quot;rgmii_3_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40328840"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk0dcm&quot; MAXDELAY = 0.45         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.253</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x403289f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk90dcm&quot; MAXDELAY = 0.45         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.296</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4167da50"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk0d2inv&quot; MAXDELAY =         0.755 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.587</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x407d8970"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk90d2inv&quot; MAXDELAY =         0.755 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.605</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x407db830"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/clkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.327</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x407dbc90"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/phClkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.535</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x38f6fdc0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/suClkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.327</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2b02f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/suPhClkDiv2&quot; MAXDELAY =         0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.482</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e6490"><twConstName UCFConstName="">NET &quot;ddr2_rst_dqs_div_out/mem_interface_top/ddr2_top0/rst_dqs_div_int&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b4630"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(3)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.061</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4ca6d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d53d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.778</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4fc510"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.768</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e524410"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(3)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.865</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e56e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.337</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e28aa90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.808</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2aec40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.585</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f8fa2b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.088</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e565750"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.554</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405e1ad0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.096</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40639890"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.779</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40528d70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.067</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2ae220"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.586</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e4cc0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.098</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b3bc0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.983</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c93a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.755</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d4960"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.778</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4fa480"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.784</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e522c80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.799</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e3f10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.052</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e285930"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.837</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2acb70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.933</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcd2340"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.170</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4077a810"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.891</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcceaa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.842</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e5624d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.082</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4016dc60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.103</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x38f4d670"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.975</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2ab850"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.802</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e34f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.891</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b3150"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.142</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c80a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.004</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d3ef0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.122</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4f83f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(2)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.139</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e5214f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.910</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e2740"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.862</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2810d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.137</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a98a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(2)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.654</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc819d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.973</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc8af90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.074</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc93e00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fccb1a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.766</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7e2d60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.586</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e55f250"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.891</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x38f380d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.361</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a8e80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.762</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e1d20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.337</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b26e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.573</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c6da0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.554</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d3480"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.121</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4f5a60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.843</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e51fd60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.939</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2e0670"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.050</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e27d170"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.086</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a80d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.994</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcc6190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.834</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7e28b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.721</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e55bfd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.078</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a76b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.775</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2df350"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.936</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b1c70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.012</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c5aa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.929</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d2a10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.945</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4f30d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.786</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e51e5d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.789</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2de5a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.053</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e278910"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.077</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a6000"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(1)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.170</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcc1280"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.768</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e559650"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.757</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc73eb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.768</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40636320"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(1)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.532</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404f2c50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a55e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.548</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2ddb80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.586</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b1200"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.573</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c47a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.837</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d1fa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.892</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4f06e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.781</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e51ce40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.573</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2dc4d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.758</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2740b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.570</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a3630"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.967</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcbbcd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.548</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e556340"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.125</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4087a650"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.605</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40538700"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.781</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc6c910"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.795</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fe73f10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.936</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a2310"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.561</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2db1b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.176</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4b0790"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.792</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c34a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.100</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d1530"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4edcf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.976</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e51b6b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.768</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2d9200"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.105</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a0c60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.069</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fcb6d80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.901</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405966c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.941</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e553090"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.846</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40537f40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(0)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.906</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fc67af0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.755</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fe60860"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.758</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40525bf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.940</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x38eecc20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(0)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.654</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2a0240"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.568</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2d87e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.550</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4afd20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.786</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4c2140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.765</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4d0ac0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.337</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e4ebba0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.073</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e519f20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e2d7a30"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.811</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e26a6c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e29eb90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.783</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406c0800"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.907</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e54fe70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.765</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40537330"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.337</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x416b5a20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.868</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3eb96e90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.909</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40ee58d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.080</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f82f9e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.736</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40620830"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.768</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4069fd50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.870</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40620c10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.941</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406e9fb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.586</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406fd8b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.168</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40211cb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.007</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40212ac0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.900</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3ea741b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.742</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4019c060"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.025</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4019a6f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.130</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40199a10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.984</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x401988e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.715</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40197770"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.495</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40192c70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.457</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405717c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.638</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4164da40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.948</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x42b2d230"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.739</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44a6e6e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.757</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x43640760"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.751</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x47903ca0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.110</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x47e14a90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.040</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x43035730"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.547</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x43660ab0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.407</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x451f51f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.755</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4288c610"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.873</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x43b96a70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.159</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x413a65b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.957</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x413b1f60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.382</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x41392140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.885</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40f506f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.162</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40b17bb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.917</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40170420"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.933</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40170ea0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.264</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x401713e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.976</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40171140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.975</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40170c00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.279</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40170960"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.218</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40179ea0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.424</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afb5d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.929</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afb1b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.101</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x401dab10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.105</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40171ca0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.029</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afd7b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.477</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4077fa10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.895</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afdbd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.666</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afd390"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.117</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44afcf70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.302</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4017cbe0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.187</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4017d0c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.168</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4017ce50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.000</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44a45de0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.972</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x44b0b650"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3c2d0f90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.500</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40719440"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.281</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40a4e4c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.781</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x401de370"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.937</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4017d330"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.563</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40f07cd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.241</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404dbfa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.770</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404d9d90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.766</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404dd930"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.649</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404daa60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.931</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404dee10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.935</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x401a4730"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.685</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404ed900"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.405</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404e8200"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.004</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4071b570"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.234</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f3118a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.898</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd130c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.043</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f7fe0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.843</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4021b980"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.907</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd12a20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.973</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4021b2f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.836</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd12380"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.953</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4021a770"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.666</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd11ce0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.087</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40219bf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.039</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd112b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.320</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405ee6b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.181</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd10c20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.879</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40218860"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.154</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd105e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.563</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40217ce0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.201</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0ffa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.237</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40217160"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.867</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0f910"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.890</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x402165e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.766</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4063c9e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.410</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f30f3d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.148</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0ef40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.232</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0e880"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.694</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40215380"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.015</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0e1e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.878</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4063bf50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.794</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40214860"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.344</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4063b8a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.816</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40213cb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.263</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd0d4a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.354</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4063b1f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.126</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40213570"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.522</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40f0d400"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.349</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x41617e10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.142</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f537ee0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.392</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40b7cfe0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.995</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fb3f9b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.920</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e57d780"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.917</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4060e550"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.058</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4060eed0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.405</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7c6820"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.162</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4083eba0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.759</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405b6500"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.733</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40539aa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.275</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40a65930"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.910</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40607100"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.816</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40607ab0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.927</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fb3ef20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.536</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e57be50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.133</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4060b0d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.196</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4060ba50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.453</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40b81200"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.040</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7bd9d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.061</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x4083e640"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.755</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40539410"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.037</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40603020"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.807</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406039a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.679</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x404f43f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.728</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e579c20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.002</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40246e20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.169</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40605d30"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.014</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40604e50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.647</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40605800"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.076</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fb3ed60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.245</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7b41c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.096</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405b6250"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.989</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40538d80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.929</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405fec00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.934</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405ff5b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.507</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e5779f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.316</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40685130"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.350</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40600930"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.104</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406012b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.524</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fb3b060"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.383</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7ab2c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.079</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f9d40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.994</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f8e60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.924</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f97e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.347</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fd44550"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.181</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3e5760c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.409</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405fa810"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.987</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405fb190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.312</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3fb3a560"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.784</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3f7a1be0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.236</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405b5fa0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.253</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x40a638b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.326</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f51f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.630</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x405f5ba0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.278</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x406bdba0"><twConstName UCFConstName="">NET         &quot;mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed&quot;         MAXDELAY = 1.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.440</twMaxNetDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x40f6d300"><twConstName UCFConstName="">TS_ddr_clk_200 = PERIOD TIMEGRP &quot;ddr_clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x405b2410"><twConstName UCFConstName="">PATH &quot;TS01_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x405b3160"><twConstName UCFConstName="">PATH &quot;TS02_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x40531900"><twConstName UCFConstName="">PATH &quot;TS05_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0x4169e310"><twConstName UCFConstName="">TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP &quot;rgmii_falling&quot; TO TIMEGRP         &quot;rgmii_rising&quot; 3.2 ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.528</twMaxDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x40f6d560"><twConstName UCFConstName="">TS_rx_clk = PERIOD TIMEGRP &quot;rx_clock&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>64488</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2096</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.739</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x406eae20"><twConstName UCFConstName="">TS_tx_clk_gmii = PERIOD TIMEGRP &quot;tx_clock_gmii&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>42272</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1228</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.915</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x40ee71e0"><twConstName UCFConstName="">TS_cpci_clk = PERIOD TIMEGRP &quot;cpci_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>7772</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>785</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.909</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x3ecd4300"><twConstName UCFConstName="">TS_core_clk_int = PERIOD TIMEGRP &quot;core_clk_int&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>1512864</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>41180</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.984</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x406ae400"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm&quot;         TS_ddr_clk_200 HIGH 50%;</twConstName><twItemCnt>24455</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2432</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x40f91740"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm&quot;         TS_ddr_clk_200 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>2393</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1030</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.966</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x40f91320"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD         TIMEGRP &quot;mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm&quot;         TS_ddr_clk_200 PHASE 2.5 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.335</twMinPer></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101c000"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.865</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40f68ed0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.630</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101bb10"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_WR_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.853</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40eedba0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.650</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101b620"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_REQ&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.684</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40ffcf50"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.641</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101b130"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_IN&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.728</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101ac40"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.767</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40f9d760"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.689</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40f65ac0"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.979</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101a750"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.731</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40f4d4b0"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.917</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40ed1610"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.990</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x4101a260"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.734</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x40536480"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.801</twMinOff></twConstHead></twConst><twConstRollupTable uID="0x40f6d300"><twConstRollup name="TS_ddr_clk_200" fullName="TS_ddr_clk_200 = PERIOD TIMEGRP &quot;ddr_clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="N/A" actualRollup="5.000" errors="0" errorRollup="0" items="0" itemsRollup="26852"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm&quot;         TS_ddr_clk_200 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="5.000" actualRollup="N/A" errors="0" errorRollup="0" items="24455" itemsRollup="0"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm&quot;         TS_ddr_clk_200 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.966" actualRollup="N/A" errors="0" errorRollup="0" items="2393" itemsRollup="0"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm" fullName="TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD         TIMEGRP &quot;mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm&quot;         TS_ddr_clk_200 PHASE 2.5 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.335" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt>0</twUnmetConstCnt><twDataSheet twNameLen="21"><twSUH2ClkList twDestWidth = "14" twPhaseWidth = "12"><twDest>core_clk</twDest><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.704</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.694</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.689</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.702</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.731</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.570</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.606</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.617</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.621</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.626</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.563</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.564</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.577</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.579</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.569</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.574</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.600</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.613</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.560</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.551</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.605</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.616</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.614</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.585</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.589</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.592</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.598</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.696</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.734</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.691</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.812</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList twDestWidth = "21" twPhaseWidth = "12"><twDest>cpci_clk</twDest><twSUH2Clk ><twSrc>cpci_addr(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.861</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.863</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.796</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.788</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.801</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.661</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.633</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.670</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.667</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.769</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_rd_wr_L</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_req</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.665</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.639</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.669</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.658</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.662</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.690</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.648</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.644</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_q_nearly_full_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_vld_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.962</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.978</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.982</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.987</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.992</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.997</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.961</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.552</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.960</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.984</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.955</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.957</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.080</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.065</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.066</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.086</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.063</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.126</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.072</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.097</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.088</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.008</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.602</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.012</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.966</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.990</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.952</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.998</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.007</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.989</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "14" twPhaseWidth = "12"><twSrc>core_clk</twSrc><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "2.172" twMinEdge ="twRising" twMaxTime = "3.438" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "1.630" twMinEdge ="twRising" twMaxTime = "2.762" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "2.192" twMinEdge ="twRising" twMaxTime = "3.460" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "1.633" twMinEdge ="twRising" twMaxTime = "2.763" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "2.604" twMinEdge ="twRising" twMaxTime = "3.979" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "1.680" twMinEdge ="twRising" twMaxTime = "2.821" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "2.400" twMinEdge ="twRising" twMaxTime = "3.731" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "2.569" twMinEdge ="twRising" twMaxTime = "3.939" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "2.437" twMinEdge ="twRising" twMaxTime = "3.777" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "2.336" twMinEdge ="twRising" twMaxTime = "3.646" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "1.529" twMinEdge ="twRising" twMaxTime = "2.641" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "1.509" twMinEdge ="twRising" twMaxTime = "2.621" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "1.523" twMinEdge ="twRising" twMaxTime = "2.633" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "1.534" twMinEdge ="twRising" twMaxTime = "2.644" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "1.742" twMinEdge ="twRising" twMaxTime = "2.903" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "1.745" twMinEdge ="twRising" twMaxTime = "2.905" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "1.636" twMinEdge ="twRising" twMaxTime = "2.768" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "1.640" twMinEdge ="twRising" twMaxTime = "2.770" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "2.479" twMinEdge ="twRising" twMaxTime = "3.824" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "1.179" twMinEdge ="twRising" twMaxTime = "2.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "1.195" twMinEdge ="twRising" twMaxTime = "2.211" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "1.209" twMinEdge ="twRising" twMaxTime = "2.227" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "1.222" twMinEdge ="twRising" twMaxTime = "2.248" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "1.081" twMinEdge ="twRising" twMaxTime = "3.888" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "1.081" twMinEdge ="twRising" twMaxTime = "3.832" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "1.057" twMinEdge ="twRising" twMaxTime = "3.710" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "1.052" twMinEdge ="twRising" twMaxTime = "3.743" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "1.073" twMinEdge ="twRising" twMaxTime = "3.824" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "1.065" twMinEdge ="twRising" twMaxTime = "3.752" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "1.060" twMinEdge ="twRising" twMaxTime = "3.747" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "1.045" twMinEdge ="twRising" twMaxTime = "3.800" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "1.040" twMinEdge ="twRising" twMaxTime = "3.795" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "1.050" twMinEdge ="twRising" twMaxTime = "3.648" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "1.054" twMinEdge ="twRising" twMaxTime = "3.687" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "1.060" twMinEdge ="twRising" twMaxTime = "3.693" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "1.062" twMinEdge ="twRising" twMaxTime = "3.707" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "3.917" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "1.063" twMinEdge ="twRising" twMaxTime = "3.502" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "1.068" twMinEdge ="twRising" twMaxTime = "3.507" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "1.068" twMinEdge ="twRising" twMaxTime = "3.713" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "1.080" twMinEdge ="twRising" twMaxTime = "3.700" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "1.198" twMinEdge ="twRising" twMaxTime = "3.679" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "1.216" twMinEdge ="twRising" twMaxTime = "3.702" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "1.219" twMinEdge ="twRising" twMaxTime = "3.705" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "1.199" twMinEdge ="twRising" twMaxTime = "3.675" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "1.201" twMinEdge ="twRising" twMaxTime = "3.677" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "1.204" twMinEdge ="twRising" twMaxTime = "3.880" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "1.208" twMinEdge ="twRising" twMaxTime = "3.884" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "2.943" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "1.201" twMinEdge ="twRising" twMaxTime = "2.947" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "1.224" twMinEdge ="twRising" twMaxTime = "3.698" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "1.234" twMinEdge ="twRising" twMaxTime = "3.708" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "1.220" twMinEdge ="twRising" twMaxTime = "3.694" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "1.265" twMinEdge ="twRising" twMaxTime = "3.681" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "1.270" twMinEdge ="twRising" twMaxTime = "3.686" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "1.230" twMinEdge ="twRising" twMaxTime = "3.711" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "1.232" twMinEdge ="twRising" twMaxTime = "3.713" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "1.268" twMinEdge ="twRising" twMaxTime = "3.677" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "1.273" twMinEdge ="twRising" twMaxTime = "3.682" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "2.387" twMinEdge ="twRising" twMaxTime = "3.718" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "1.906" twMinEdge ="twRising" twMaxTime = "3.112" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "2.433" twMinEdge ="twRising" twMaxTime = "3.769" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "1.524" twMinEdge ="twRising" twMaxTime = "2.633" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "2.341" twMinEdge ="twRising" twMaxTime = "3.664" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "2.323" twMinEdge ="twRising" twMaxTime = "3.639" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "2.266" twMinEdge ="twRising" twMaxTime = "3.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "2.540" twMinEdge ="twRising" twMaxTime = "3.903" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "2.340" twMinEdge ="twRising" twMaxTime = "3.655" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "2.336" twMinEdge ="twRising" twMaxTime = "3.644" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "2.437" twMinEdge ="twRising" twMaxTime = "3.777" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "2.480" twMinEdge ="twRising" twMaxTime = "3.835" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "2.611" twMinEdge ="twRising" twMaxTime = "3.990" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "2.410" twMinEdge ="twRising" twMaxTime = "3.738" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "2.254" twMinEdge ="twRising" twMaxTime = "3.552" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "2.391" twMinEdge ="twRising" twMaxTime = "3.718" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "2.313" twMinEdge ="twRising" twMaxTime = "3.618" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "2.273" twMinEdge ="twRising" twMaxTime = "3.577" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "2.558" twMinEdge ="twRising" twMaxTime = "3.932" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "2.509" twMinEdge ="twRising" twMaxTime = "3.867" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "1.088" twMinEdge ="twRising" twMaxTime = "2.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "1.044" twMinEdge ="twRising" twMaxTime = "2.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "1.042" twMinEdge ="twRising" twMaxTime = "2.038" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "1.050" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "3.436" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "1.191" twMinEdge ="twRising" twMaxTime = "3.645" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "1.182" twMinEdge ="twRising" twMaxTime = "3.636" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "1.200" twMinEdge ="twRising" twMaxTime = "3.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "1.203" twMinEdge ="twRising" twMaxTime = "3.581" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "1.225" twMinEdge ="twRising" twMaxTime = "3.669" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "1.218" twMinEdge ="twRising" twMaxTime = "3.662" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "1.257" twMinEdge ="twRising" twMaxTime = "3.801" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "1.248" twMinEdge ="twRising" twMaxTime = "3.792" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "1.191" twMinEdge ="twRising" twMaxTime = "3.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "1.168" twMinEdge ="twRising" twMaxTime = "3.331" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "3.339" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "1.193" twMinEdge ="twRising" twMaxTime = "3.432" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "1.201" twMinEdge ="twRising" twMaxTime = "3.277" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "1.168" twMinEdge ="twRising" twMaxTime = "3.403" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "1.172" twMinEdge ="twRising" twMaxTime = "3.407" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "1.187" twMinEdge ="twRising" twMaxTime = "3.443" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "1.193" twMinEdge ="twRising" twMaxTime = "3.449" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "1.043" twMinEdge ="twRising" twMaxTime = "3.251" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "1.043" twMinEdge ="twRising" twMaxTime = "3.256" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "1.071" twMinEdge ="twRising" twMaxTime = "3.151" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "1.066" twMinEdge ="twRising" twMaxTime = "3.244" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "1.057" twMinEdge ="twRising" twMaxTime = "3.235" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "1.050" twMinEdge ="twRising" twMaxTime = "3.142" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "1.041" twMinEdge ="twRising" twMaxTime = "3.133" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "1.035" twMinEdge ="twRising" twMaxTime = "3.113" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "1.071" twMinEdge ="twRising" twMaxTime = "3.322" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "1.053" twMinEdge ="twRising" twMaxTime = "3.261" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "1.060" twMinEdge ="twRising" twMaxTime = "3.278" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "1.069" twMinEdge ="twRising" twMaxTime = "3.287" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "1.074" twMinEdge ="twRising" twMaxTime = "3.287" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "1.048" twMinEdge ="twRising" twMaxTime = "3.770" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "1.053" twMinEdge ="twRising" twMaxTime = "3.775" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "1.061" twMinEdge ="twRising" twMaxTime = "3.282" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "1.066" twMinEdge ="twRising" twMaxTime = "3.287" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "1.078" twMinEdge ="twRising" twMaxTime = "3.291" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "2.509" twMinEdge ="twRising" twMaxTime = "3.864" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList twDestWidth = "21" twPhaseWidth = "12"><twSrc>cpci_clk</twSrc><twClk2Out  twOutPad = "cpci_data(0)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(1)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(2)" twMinTime = "3.812" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(3)" twMinTime = "3.820" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(4)" twMinTime = "3.833" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(5)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.616" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(6)" twMinTime = "3.828" twMinEdge ="twRising" twMaxTime = "4.609" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(7)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(8)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(9)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(10)" twMinTime = "3.780" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(11)" twMinTime = "3.783" twMinEdge ="twRising" twMaxTime = "4.559" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(12)" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(13)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.565" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(14)" twMinTime = "3.791" twMinEdge ="twRising" twMaxTime = "4.564" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(15)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(16)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.560" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(17)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.551" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(18)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "4.543" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(19)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(20)" twMinTime = "3.770" twMinEdge ="twRising" twMaxTime = "4.539" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(21)" twMinTime = "3.741" twMinEdge ="twRising" twMaxTime = "4.516" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(22)" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "4.523" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(23)" twMinTime = "3.753" twMinEdge ="twRising" twMaxTime = "4.524" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(24)" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "4.526" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(25)" twMinTime = "3.750" twMinEdge ="twRising" twMaxTime = "4.518" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(26)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.550" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(27)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "4.514" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(28)" twMinTime = "3.735" twMinEdge ="twRising" twMaxTime = "4.503" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(29)" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "4.506" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(30)" twMinTime = "3.732" twMinEdge ="twRising" twMaxTime = "4.498" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(31)" twMinTime = "3.646" twMinEdge ="twRising" twMaxTime = "4.400" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_rd_rdy" twMinTime = "3.907" twMinEdge ="twRising" twMaxTime = "4.627" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_wr_rdy" twMinTime = "3.930" twMinEdge ="twRising" twMaxTime = "4.650" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(0)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(1)" twMinTime = "3.844" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(2)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(3)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(4)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.558" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(5)" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(6)" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(7)" twMinTime = "3.831" twMinEdge ="twRising" twMaxTime = "4.618" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(8)" twMinTime = "3.827" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(9)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(10)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(11)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(12)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(13)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.633" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(14)" twMinTime = "3.849" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(15)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(16)" twMinTime = "3.871" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(17)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.669" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(18)" twMinTime = "3.855" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(19)" twMinTime = "3.864" twMinEdge ="twRising" twMaxTime = "4.652" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(20)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.655" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(21)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.664" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(22)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(23)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(24)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(25)" twMinTime = "3.898" twMinEdge ="twRising" twMaxTime = "4.689" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(26)" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(27)" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(28)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(29)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.668" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(30)" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(31)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(0)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.605" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(1)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_q_nearly_full_n2c" twMinTime = "3.921" twMinEdge ="twRising" twMaxTime = "4.641" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_vld_n2c" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "4.858" twMinEdge ="twRising" twMaxTime = "5.821" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "4.316" twMinEdge ="twRising" twMaxTime = "5.145" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "4.878" twMinEdge ="twRising" twMaxTime = "5.843" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "4.319" twMinEdge ="twRising" twMaxTime = "5.146" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "5.290" twMinEdge ="twRising" twMaxTime = "6.362" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "4.366" twMinEdge ="twRising" twMaxTime = "5.204" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "5.086" twMinEdge ="twRising" twMaxTime = "6.114" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "5.255" twMinEdge ="twRising" twMaxTime = "6.322" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "5.123" twMinEdge ="twRising" twMaxTime = "6.160" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "5.022" twMinEdge ="twRising" twMaxTime = "6.029" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "4.215" twMinEdge ="twRising" twMaxTime = "5.024" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "4.195" twMinEdge ="twRising" twMaxTime = "5.004" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "4.209" twMinEdge ="twRising" twMaxTime = "5.016" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "4.220" twMinEdge ="twRising" twMaxTime = "5.027" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "4.428" twMinEdge ="twRising" twMaxTime = "5.286" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "4.431" twMinEdge ="twRising" twMaxTime = "5.288" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "4.322" twMinEdge ="twRising" twMaxTime = "5.151" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "4.326" twMinEdge ="twRising" twMaxTime = "5.153" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "5.165" twMinEdge ="twRising" twMaxTime = "6.207" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "3.865" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "3.895" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "3.908" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "6.271" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "6.215" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "3.743" twMinEdge ="twRising" twMaxTime = "6.093" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "6.126" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "3.759" twMinEdge ="twRising" twMaxTime = "6.207" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "3.751" twMinEdge ="twRising" twMaxTime = "6.135" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "6.130" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "3.731" twMinEdge ="twRising" twMaxTime = "6.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "3.726" twMinEdge ="twRising" twMaxTime = "6.178" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "6.031" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "3.740" twMinEdge ="twRising" twMaxTime = "6.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "6.076" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "6.090" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "6.300" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "3.749" twMinEdge ="twRising" twMaxTime = "5.885" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "3.754" twMinEdge ="twRising" twMaxTime = "5.890" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "3.754" twMinEdge ="twRising" twMaxTime = "6.096" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "3.766" twMinEdge ="twRising" twMaxTime = "6.083" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "3.884" twMinEdge ="twRising" twMaxTime = "6.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "3.902" twMinEdge ="twRising" twMaxTime = "6.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "3.905" twMinEdge ="twRising" twMaxTime = "6.088" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "6.058" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "6.060" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "3.890" twMinEdge ="twRising" twMaxTime = "6.263" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "3.894" twMinEdge ="twRising" twMaxTime = "6.267" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "5.326" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "5.330" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "3.910" twMinEdge ="twRising" twMaxTime = "6.081" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "3.920" twMinEdge ="twRising" twMaxTime = "6.091" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "3.906" twMinEdge ="twRising" twMaxTime = "6.077" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "3.951" twMinEdge ="twRising" twMaxTime = "6.064" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "3.956" twMinEdge ="twRising" twMaxTime = "6.069" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "3.916" twMinEdge ="twRising" twMaxTime = "6.094" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "3.918" twMinEdge ="twRising" twMaxTime = "6.096" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "3.954" twMinEdge ="twRising" twMaxTime = "6.060" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "3.959" twMinEdge ="twRising" twMaxTime = "6.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "5.073" twMinEdge ="twRising" twMaxTime = "6.101" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "4.592" twMinEdge ="twRising" twMaxTime = "5.495" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "5.119" twMinEdge ="twRising" twMaxTime = "6.152" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "4.210" twMinEdge ="twRising" twMaxTime = "5.016" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "5.027" twMinEdge ="twRising" twMaxTime = "6.047" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "5.009" twMinEdge ="twRising" twMaxTime = "6.022" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "4.952" twMinEdge ="twRising" twMaxTime = "5.950" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "5.226" twMinEdge ="twRising" twMaxTime = "6.286" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "5.026" twMinEdge ="twRising" twMaxTime = "6.038" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "5.022" twMinEdge ="twRising" twMaxTime = "6.027" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "5.123" twMinEdge ="twRising" twMaxTime = "6.160" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "5.166" twMinEdge ="twRising" twMaxTime = "6.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "5.297" twMinEdge ="twRising" twMaxTime = "6.373" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "5.096" twMinEdge ="twRising" twMaxTime = "6.121" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "4.940" twMinEdge ="twRising" twMaxTime = "5.935" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "5.077" twMinEdge ="twRising" twMaxTime = "6.101" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "4.999" twMinEdge ="twRising" twMaxTime = "6.001" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "4.959" twMinEdge ="twRising" twMaxTime = "5.960" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "5.244" twMinEdge ="twRising" twMaxTime = "6.315" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "5.195" twMinEdge ="twRising" twMaxTime = "6.250" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "3.730" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "3.728" twMinEdge ="twRising" twMaxTime = "4.421" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "5.819" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "6.028" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "6.019" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "3.886" twMinEdge ="twRising" twMaxTime = "5.961" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "3.889" twMinEdge ="twRising" twMaxTime = "5.964" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "3.911" twMinEdge ="twRising" twMaxTime = "6.052" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "3.904" twMinEdge ="twRising" twMaxTime = "6.045" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "3.943" twMinEdge ="twRising" twMaxTime = "6.184" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "3.934" twMinEdge ="twRising" twMaxTime = "6.175" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "5.949" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "3.854" twMinEdge ="twRising" twMaxTime = "5.714" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "5.722" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "3.879" twMinEdge ="twRising" twMaxTime = "5.815" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "5.660" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "3.854" twMinEdge ="twRising" twMaxTime = "5.786" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "3.858" twMinEdge ="twRising" twMaxTime = "5.790" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "3.873" twMinEdge ="twRising" twMaxTime = "5.826" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "3.879" twMinEdge ="twRising" twMaxTime = "5.832" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "3.729" twMinEdge ="twRising" twMaxTime = "5.634" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "3.729" twMinEdge ="twRising" twMaxTime = "5.639" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "5.534" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "3.752" twMinEdge ="twRising" twMaxTime = "5.627" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "3.743" twMinEdge ="twRising" twMaxTime = "5.618" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "5.525" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "3.727" twMinEdge ="twRising" twMaxTime = "5.516" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "3.721" twMinEdge ="twRising" twMaxTime = "5.496" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "5.705" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "3.739" twMinEdge ="twRising" twMaxTime = "5.644" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "5.661" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "5.670" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "3.760" twMinEdge ="twRising" twMaxTime = "5.670" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "3.734" twMinEdge ="twRising" twMaxTime = "6.153" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "3.739" twMinEdge ="twRising" twMaxTime = "6.158" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "3.747" twMinEdge ="twRising" twMaxTime = "5.665" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "3.752" twMinEdge ="twRising" twMaxTime = "5.670" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "3.764" twMinEdge ="twRising" twMaxTime = "5.674" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "5.195" twMinEdge ="twRising" twMaxTime = "6.247" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "8"><twDest>core_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.984</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>7.984</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>cpci_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.984</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>12.909</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>ddr_clk_200</twDest><twClk2SU><twSrc>ddr_clk_200</twSrc><twRiseRise>4.966</twRiseRise><twFallRise>3.083</twFallRise><twRiseFall>2.500</twRiseFall><twFallFall>4.943</twFallFall></twClk2SU><twClk2SU><twSrc>ddr_clk_200b</twSrc><twRiseRise>4.966</twRiseRise><twFallRise>3.083</twFallRise><twRiseFall>2.500</twRiseFall><twFallFall>4.943</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>ddr_clk_200b</twDest><twClk2SU><twSrc>ddr_clk_200</twSrc><twRiseRise>4.966</twRiseRise><twFallRise>3.083</twFallRise><twRiseFall>2.500</twRiseFall><twFallFall>4.943</twFallFall></twClk2SU><twClk2SU><twSrc>ddr_clk_200b</twSrc><twRiseRise>4.966</twRiseRise><twFallRise>3.083</twFallRise><twRiseFall>2.500</twRiseFall><twFallFall>4.943</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "7"><twDest>gtx_clk</twDest><twClk2SU><twSrc>gtx_clk</twSrc><twRiseRise>7.915</twRiseRise><twRiseFall>2.840</twRiseFall><twFallFall>2.247</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_0_rxc</twDest><twClk2SU><twSrc>rgmii_0_rxc</twSrc><twRiseRise>7.376</twRiseRise><twFallRise>1.592</twFallRise><twFallFall>1.871</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_1_rxc</twDest><twClk2SU><twSrc>rgmii_1_rxc</twSrc><twRiseRise>7.146</twRiseRise><twFallRise>1.183</twFallRise><twFallFall>1.267</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_2_rxc</twDest><twClk2SU><twSrc>rgmii_2_rxc</twSrc><twRiseRise>7.373</twRiseRise><twFallRise>1.336</twFallRise><twFallFall>1.227</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_3_rxc</twDest><twClk2SU><twSrc>rgmii_3_rxc</twSrc><twRiseRise>7.739</twRiseRise><twFallRise>2.528</twFallRise><twFallFall>2.189</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "13" twMinSlack = "5.370" twMaxSlack = "5.600" twRelSkew = "0.230" ><twConstName>TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_data(0)" twSlack = "4.629" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(1)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(2)" twSlack = "4.600" twRelSkew = "0.200" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(3)" twSlack = "4.608" twRelSkew = "0.208" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(4)" twSlack = "4.619" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(5)" twSlack = "4.616" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(6)" twSlack = "4.609" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(7)" twSlack = "4.611" twRelSkew = "0.211" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(8)" twSlack = "4.630" twRelSkew = "0.230" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(9)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(10)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(11)" twSlack = "4.559" twRelSkew = "0.159" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(12)" twSlack = "4.567" twRelSkew = "0.167" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(13)" twSlack = "4.565" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(14)" twSlack = "4.564" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(15)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(16)" twSlack = "4.560" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(17)" twSlack = "4.551" twRelSkew = "0.151" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(18)" twSlack = "4.543" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(19)" twSlack = "4.555" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(20)" twSlack = "4.539" twRelSkew = "0.139" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(21)" twSlack = "4.516" twRelSkew = "0.116" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(22)" twSlack = "4.523" twRelSkew = "0.123" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(23)" twSlack = "4.524" twRelSkew = "0.124" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(24)" twSlack = "4.526" twRelSkew = "0.126" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(25)" twSlack = "4.518" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(26)" twSlack = "4.550" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(27)" twSlack = "4.514" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(28)" twSlack = "4.503" twRelSkew = "0.103" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(29)" twSlack = "4.506" twRelSkew = "0.106" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(30)" twSlack = "4.498" twRelSkew = "0.098" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(31)" twSlack = "4.400" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.350" twMaxSlack = "3.373" twRelSkew = "0.023" ><twConstName>TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_rd_rdy" twSlack = "4.627" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_wr_rdy" twSlack = "4.650" twRelSkew = "0.023" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "21" twMinSlack = "3.359" twMaxSlack = "3.408" twRelSkew = "0.049" ><twConstName>TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_op_code_ack(0)" twSlack = "4.605" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_op_code_ack(1)" twSlack = "4.592" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_q_nearly_full_n2c" twSlack = "4.641" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_vld_n2c" twSlack = "4.598" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "2.311" twMaxSlack = "2.445" twRelSkew = "0.134" ><twConstName>TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_data(0)" twSlack = "4.566" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(1)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(2)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(3)" twSlack = "4.555" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(4)" twSlack = "4.558" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(5)" twSlack = "4.610" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(6)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(7)" twSlack = "4.618" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(8)" twSlack = "4.608" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(9)" twSlack = "4.611" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(10)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(11)" twSlack = "4.631" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(12)" twSlack = "4.629" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(13)" twSlack = "4.633" twRelSkew = "0.078" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(14)" twSlack = "4.636" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(15)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(16)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(17)" twSlack = "4.669" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(18)" twSlack = "4.643" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(19)" twSlack = "4.652" twRelSkew = "0.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(20)" twSlack = "4.655" twRelSkew = "0.100" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(21)" twSlack = "4.664" twRelSkew = "0.109" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(22)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(23)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(24)" twSlack = "4.682" twRelSkew = "0.127" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(25)" twSlack = "4.689" twRelSkew = "0.134" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(26)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(27)" twSlack = "4.666" twRelSkew = "0.111" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(28)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(29)" twSlack = "4.668" twRelSkew = "0.113" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(30)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(31)" twSlack = "4.628" twRelSkew = "0.073" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.021" twMaxSlack = "1.805" twRelSkew = "1.784" ><twConstName>TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_addr(0)" twSlack = "3.438" twRelSkew = "1.243" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(1)" twSlack = "2.762" twRelSkew = "0.567" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(2)" twSlack = "3.460" twRelSkew = "1.265" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(3)" twSlack = "2.763" twRelSkew = "0.568" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(4)" twSlack = "3.979" twRelSkew = "1.784" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(5)" twSlack = "2.821" twRelSkew = "0.626" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(6)" twSlack = "3.731" twRelSkew = "1.536" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(7)" twSlack = "3.939" twRelSkew = "1.744" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(8)" twSlack = "3.777" twRelSkew = "1.582" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(9)" twSlack = "3.646" twRelSkew = "1.451" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(10)" twSlack = "2.641" twRelSkew = "0.446" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(11)" twSlack = "2.621" twRelSkew = "0.426" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(12)" twSlack = "2.633" twRelSkew = "0.438" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(13)" twSlack = "2.644" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(14)" twSlack = "2.903" twRelSkew = "0.708" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(15)" twSlack = "2.905" twRelSkew = "0.710" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(16)" twSlack = "2.768" twRelSkew = "0.573" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(17)" twSlack = "2.770" twRelSkew = "0.575" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(18)" twSlack = "3.824" twRelSkew = "1.629" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(0)" twSlack = "2.195" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(1)" twSlack = "2.211" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(2)" twSlack = "2.227" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(3)" twSlack = "2.248" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_we" twSlack = "3.718" twRelSkew = "1.523" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.083" twMaxSlack = "1.057" twRelSkew = "0.974" ><twConstName>TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_data(0)" twSlack = "3.888" twRelSkew = "0.945" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(1)" twSlack = "3.832" twRelSkew = "0.889" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(2)" twSlack = "3.710" twRelSkew = "0.767" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(3)" twSlack = "3.743" twRelSkew = "0.800" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(4)" twSlack = "3.824" twRelSkew = "0.881" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(5)" twSlack = "3.752" twRelSkew = "0.809" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(6)" twSlack = "3.747" twRelSkew = "0.804" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(7)" twSlack = "3.800" twRelSkew = "0.857" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(8)" twSlack = "3.795" twRelSkew = "0.852" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(9)" twSlack = "3.648" twRelSkew = "0.705" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(10)" twSlack = "3.687" twRelSkew = "0.744" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(11)" twSlack = "3.693" twRelSkew = "0.750" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(12)" twSlack = "3.707" twRelSkew = "0.764" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(13)" twSlack = "3.917" twRelSkew = "0.974" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(14)" twSlack = "3.502" twRelSkew = "0.559" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(15)" twSlack = "3.507" twRelSkew = "0.564" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(16)" twSlack = "3.713" twRelSkew = "0.770" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(17)" twSlack = "3.700" twRelSkew = "0.757" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(18)" twSlack = "3.679" twRelSkew = "0.736" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(19)" twSlack = "3.702" twRelSkew = "0.759" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(20)" twSlack = "3.705" twRelSkew = "0.762" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(21)" twSlack = "3.675" twRelSkew = "0.732" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(22)" twSlack = "3.677" twRelSkew = "0.734" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(23)" twSlack = "3.880" twRelSkew = "0.937" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(24)" twSlack = "3.884" twRelSkew = "0.941" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(25)" twSlack = "2.943" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(26)" twSlack = "2.947" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(27)" twSlack = "3.698" twRelSkew = "0.755" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(28)" twSlack = "3.708" twRelSkew = "0.765" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(29)" twSlack = "3.694" twRelSkew = "0.751" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(30)" twSlack = "3.681" twRelSkew = "0.738" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(31)" twSlack = "3.686" twRelSkew = "0.743" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(32)" twSlack = "3.711" twRelSkew = "0.768" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(33)" twSlack = "3.713" twRelSkew = "0.770" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(34)" twSlack = "3.677" twRelSkew = "0.734" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(35)" twSlack = "3.682" twRelSkew = "0.739" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.010" twMaxSlack = "1.962" twRelSkew = "1.952" ><twConstName>TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_addr(0)" twSlack = "3.112" twRelSkew = "1.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(1)" twSlack = "3.769" twRelSkew = "1.731" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(2)" twSlack = "2.633" twRelSkew = "0.595" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(3)" twSlack = "3.664" twRelSkew = "1.626" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(4)" twSlack = "3.639" twRelSkew = "1.601" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(5)" twSlack = "3.567" twRelSkew = "1.529" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(6)" twSlack = "3.903" twRelSkew = "1.865" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(7)" twSlack = "3.655" twRelSkew = "1.617" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(8)" twSlack = "3.644" twRelSkew = "1.606" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(9)" twSlack = "3.777" twRelSkew = "1.739" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(10)" twSlack = "3.835" twRelSkew = "1.797" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(11)" twSlack = "3.990" twRelSkew = "1.952" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(12)" twSlack = "3.738" twRelSkew = "1.700" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(13)" twSlack = "3.552" twRelSkew = "1.514" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(14)" twSlack = "3.718" twRelSkew = "1.680" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(15)" twSlack = "3.618" twRelSkew = "1.580" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(16)" twSlack = "3.577" twRelSkew = "1.539" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(17)" twSlack = "3.932" twRelSkew = "1.894" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(18)" twSlack = "3.867" twRelSkew = "1.829" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(0)" twSlack = "2.085" twRelSkew = "0.047" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(1)" twSlack = "2.041" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(2)" twSlack = "2.038" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(3)" twSlack = "2.046" twRelSkew = "0.008" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_we" twSlack = "3.864" twRelSkew = "1.826" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.199" twMaxSlack = "0.887" twRelSkew = "0.688" ><twConstName>TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_data(0)" twSlack = "3.436" twRelSkew = "0.323" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(1)" twSlack = "3.645" twRelSkew = "0.532" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(2)" twSlack = "3.636" twRelSkew = "0.523" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(3)" twSlack = "3.578" twRelSkew = "0.465" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(4)" twSlack = "3.581" twRelSkew = "0.468" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(5)" twSlack = "3.669" twRelSkew = "0.556" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(6)" twSlack = "3.662" twRelSkew = "0.549" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(7)" twSlack = "3.801" twRelSkew = "0.688" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(8)" twSlack = "3.792" twRelSkew = "0.679" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(9)" twSlack = "3.566" twRelSkew = "0.453" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(10)" twSlack = "3.331" twRelSkew = "0.218" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(11)" twSlack = "3.339" twRelSkew = "0.226" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(12)" twSlack = "3.432" twRelSkew = "0.319" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(13)" twSlack = "3.277" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(14)" twSlack = "3.403" twRelSkew = "0.290" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(15)" twSlack = "3.407" twRelSkew = "0.294" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(16)" twSlack = "3.443" twRelSkew = "0.330" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(17)" twSlack = "3.449" twRelSkew = "0.336" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(18)" twSlack = "3.251" twRelSkew = "0.138" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(19)" twSlack = "3.256" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(20)" twSlack = "3.151" twRelSkew = "0.038" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(21)" twSlack = "3.244" twRelSkew = "0.131" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(22)" twSlack = "3.235" twRelSkew = "0.122" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(23)" twSlack = "3.142" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(24)" twSlack = "3.133" twRelSkew = "0.020" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(25)" twSlack = "3.113" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(26)" twSlack = "3.322" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(27)" twSlack = "3.261" twRelSkew = "0.148" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(28)" twSlack = "3.278" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(29)" twSlack = "3.287" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(30)" twSlack = "3.287" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(31)" twSlack = "3.770" twRelSkew = "0.657" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(32)" twSlack = "3.775" twRelSkew = "0.662" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(33)" twSlack = "3.282" twRelSkew = "0.169" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(34)" twSlack = "3.287" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(35)" twSlack = "3.291" twRelSkew = "0.178" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>0</twErrCnt><twScore>0</twScore><twConstCov><twPathCnt>1654768</twPathCnt><twNetCnt>293</twNetCnt><twConnCnt>164315</twConnCnt></twConstCov><twStats><twMinPer>12.909</twMinPer><twMaxFreq>77.465</twMaxFreq><twMaxFromToDel>2.528</twMaxFromToDel><twMaxNetDel>2.766</twMaxNetDel><twMinInBeforeClk>2.865</twMinInBeforeClk><twMinOutAfterClk>4.689</twMinOutAfterClk></twStats></twSum><twFoot><twTimestamp>Fri Sep  9 10:41:53 2011 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1334 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
