$date
	Tue Oct 27 09:40:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jeff_74x157_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ EN $end
$var reg 1 % S $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ en $end
$var wire 1 % s $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b0 &
0%
0$
b1 #
b0 "
b0 !
$end
#20
b1010 !
b1010 (
b101 #
b101 '
b1010 "
b1010 &
#30
b101 !
b101 (
1%
#40
b111 !
b111 (
b111 #
b111 '
b11 "
b11 &
#50
b11 !
b11 (
0%
#60
b10 !
b10 (
b1000 #
b1000 '
b10 "
b10 &
#70
b1000 !
b1000 (
1%
#80
b100 !
b100 (
b100 #
b100 '
b1001 "
b1001 &
#90
b0 !
b0 (
1$
#120
