{
  "Top": "sobel",
  "RtlTop": "sobel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "23 ~ 932248",
    "Latency": "22"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel",
    "Version": "1.0",
    "DisplayName": "Sobel",
    "Revision": "2114299166",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/sobel_opt.cpp",
      "..\/..\/..\/src\/sobel.hpp"
    ],
    "TestBench": ["..\/..\/..\/src\/sobel_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_CTRL_s_axi.vhd",
      "impl\/vhdl\/sobel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sobel_LineBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_regslice_both.vhd",
      "impl\/vhdl\/sobel_sobel_Pipeline_VITIS_LOOP_88_1.vhd",
      "impl\/vhdl\/sobel_sobel_Pipeline_VITIS_LOOP_118_3.vhd",
      "impl\/vhdl\/sobel_sparsemux_5_2_2_1_1.vhd",
      "impl\/vhdl\/sobel_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_CTRL_s_axi.v",
      "impl\/verilog\/sobel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sobel_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/sobel_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/sobel_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/sobel_LineBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_regslice_both.v",
      "impl\/verilog\/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v",
      "impl\/verilog\/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v",
      "impl\/verilog\/sobel_sparsemux_5_2_2_1_1.v",
      "impl\/verilog\/sobel_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/sobel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sobel_v1_0\/data\/sobel.mdd",
      "impl\/misc\/drivers\/sobel_v1_0\/data\/sobel.tcl",
      "impl\/misc\/drivers\/sobel_v1_0\/data\/sobel.yaml",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/xsobel.c",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/xsobel.h",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/xsobel_hw.h",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/xsobel_linux.c",
      "impl\/misc\/drivers\/sobel_v1_0\/src\/xsobel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "cols"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel",
      "BindInstances": "LineBuffer_U LineBuffer_1_U LineBuffer_2_U sub_fu_444_p2 icmp_ln98_fu_484_p2 sparsemux_5_2_2_1_1_U46 sparsemux_5_2_2_1_1_U47 sparsemux_5_2_2_1_1_U48 cmp_i_i80_fu_537_p2 lb_r_i_1_fu_541_p2 icmp_ln150_fu_547_p2 lb_r_i_2_fu_553_p3 row_3_fu_561_p2 CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "sobel_Pipeline_VITIS_LOOP_88_1",
          "InstanceName": "grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335",
          "BindInstances": "icmp_ln88_fu_136_p2 col_2_fu_142_p2"
        },
        {
          "ModuleName": "sobel_Pipeline_VITIS_LOOP_118_3",
          "InstanceName": "grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352",
          "BindInstances": "cmp_i_i126_fu_414_p2 icmp_ln118_fu_470_p2 col_3_fu_475_p2 sparsemux_7_2_8_1_1_U9 sparsemux_7_2_8_1_1_U10 sparsemux_7_2_8_1_1_U11 add_ln13_1_fu_655_p2 add_ln13_fu_665_p2 add_ln18_fu_671_p2 icmp_ln24_fu_798_p2 xor_ln28_fu_808_p2 select_ln28_fu_814_p3 or_ln28_fu_822_p2 g_x_fu_828_p3 S00_fu_701_p2 icmp_ln46_fu_865_p2 xor_ln50_fu_875_p2 select_ln50_fu_881_p3 or_ln50_fu_889_p2 g_y_fu_895_p3 sobel_1_fu_909_p2 temp_fu_913_p2 dst_TDATA icmp_ln141_fu_481_p2 data_p_last_fu_486_p2"
        }
      ]
    },
    "Info": {
      "sobel_Pipeline_VITIS_LOOP_88_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_Pipeline_VITIS_LOOP_118_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sobel_Pipeline_VITIS_LOOP_88_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "642",
          "LatencyWorst": "1282",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1281",
          "PipelineII": "2 ~ 1281",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "1280",
            "Latency": "1 ~ 1280",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "30",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_Pipeline_VITIS_LOOP_118_3": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "648",
          "LatencyWorst": "1288",
          "PipelineIIMin": "9",
          "PipelineIIMax": "1288",
          "PipelineII": "9 ~ 1288",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.665"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_3",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "1284",
            "Latency": "5 ~ 1284",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "358",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "716",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "235727",
          "LatencyWorst": "932247",
          "PipelineIIMin": "23",
          "PipelineIIMax": "932248",
          "PipelineII": "23 ~ 932248",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.665"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_2",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "930960",
            "Latency": "14 ~ 930960",
            "PipelineII": "",
            "PipelineDepthMin": "14",
            "PipelineDepthMax": "1293",
            "PipelineDepth": "14 ~ 1293"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "820",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1611",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-11 17:26:31 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
