INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'RicNid' on host 'desktop-t43kdvg' (Windows NT_amd64 version 6.2) on Fri Oct 16 09:49:43 +0800 2020
INFO: [HLS 200-10] In directory 'E:/LtrProjects/SharedProjects/HLS/projects'
Sourcing Tcl script 'E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/csynth.tcl'
INFO: [HLS 200-10] Opening project 'E:/LtrProjects/SharedProjects/HLS/projects/FIRs'.
INFO: [HLS 200-10] Adding design file '../srcs/FIRs.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../srcs/FIRs_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=true
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=false
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=false
INFO: [HLS 200-1464] Running solution command: config_rtl -kernel_profile=false
INFO: [HLS 200-1464] Running solution command: config_rtl -m_axi_conservative_mode=false
INFO: [HLS 200-1464] Running solution command: config_rtl -module_auto_prefix=true
INFO: [HLS 200-1464] Running solution command: config_rtl -mult_keep_attribute=false
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=control
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=false
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=high
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.5ns.
INFO: [HLS 200-10] Analyzing design file '../srcs/FIRs.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: ../srcs/FIRs.cpp:17:9
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read(ap_uint<16>&)' into 'hls::stream<ap_uint<16>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<36>, 0>::write(ap_uint<36> const&)' into 'hls::stream<ap_uint<36>, 0>::operator<<(ap_uint<36> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint(int)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:10:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<36>, 0>::operator<<(ap_uint<36> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>& ap_int_base<36, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:18:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::operator=(ap_uint<16> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:16:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::operator=(ap_uint<16> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:14:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read()' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:14:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'standard' (../srcs/FIRs.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_1' (../srcs/FIRs.cpp:10) in function 'standard' completely with a factor of 11.
INFO: [XFORM 203-101] Partitioning array 'registers.V' (../srcs/FIRs.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'standard' (../srcs/FIRs.cpp:6)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'alloca' operation ('empty') due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'alloca' operation ('empty') due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'standard'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.141 seconds; current allocated memory: 192.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 192.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 193.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 193.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_21ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_4ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_6ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'standard'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 193.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/src_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dst_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 194.733 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_16ns_4ns_19_4_1_Mul_DSP_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_16ns_5ns_20_4_1_Mul_DSP_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1004.02 MHz
INFO: [HLS 200-112] Total elapsed time: 17.286 seconds; peak allocated memory: 194.733 MB.
