Running: xsim.dir/Decoder_TB_Verilog_behav/xsimk.exe -simmode gui -wdb Decoder_TB_Verilog_behav.wdb -simrunnum 0 -socket 63122
Design successfully loaded
Design Loading Memory Usage: 28284 KB (Peak: 28284 KB)
Design Loading CPU Usage: 937 ms
Simulation completed
Simulation Memory Usage: 29016 KB (Peak: 29016 KB)
Simulation CPU Usage: 999 ms
