// Seed: 1139547353
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  reg   id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  type_13(
      (1), 1, 1
  );
  always @(posedge "") id_4 <= id_6;
  logic id_10;
  always @(negedge 1) begin
    if (1)
      if ({id_9, 1})
        if (id_4) id_6 <= 1;
        else if (1'd0) begin
          @(posedge 1) id_3 = 1;
        end
  end
endmodule
