{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606383979019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606383979019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 17:46:18 2020 " "Processing started: Thu Nov 26 17:46:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606383979019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606383979019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606383979019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606383979172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp3.bdf 1 1 " "Using design file exp3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp3 " "Found entity 1: exp3" {  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp3 " "Elaborating entity \"exp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606383979233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "beatgen.bdf 1 1 " "Using design file beatgen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 beatGen " "Found entity 1: beatGen" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beatGen beatGen:exp3_beatGen_1 " "Elaborating entity \"beatGen\" for hierarchy \"beatGen:exp3_beatGen_1\"" {  } { { "exp3.bdf" "exp3_beatGen_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 264 1168 1264 392 "exp3_beatGen_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "starter.bdf 1 1 " "Using design file starter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 starter " "Found entity 1: starter" {  } { { "starter.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/starter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starter starter:exp3_starter_1 " "Elaborating entity \"starter\" for hierarchy \"starter:exp3_starter_1\"" {  } { { "exp3.bdf" "exp3_starter_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 264 1000 1160 392 "exp3_starter_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "crom.vhd 2 1 " "Using design file crom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crom-SYN " "Found design unit 1: crom-SYN" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979593 ""} { "Info" "ISGN_ENTITY_NAME" "1 CROM " "Found entity 1: CROM" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CROM CROM:exp3_CROM_1 " "Elaborating entity \"CROM\" for hierarchy \"CROM:exp3_CROM_1\"" {  } { { "exp3.bdf" "exp3_CROM_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 752 1120 1336 880 "exp3_CROM_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\"" {  } { { "crom.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\"" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../TTTT/Desktop/TTCD/exp3/CROM.mif " "Parameter \"init_file\" = \"../../../../TTTT/Desktop/TTCD/exp3/CROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979617 ""}  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606383979617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhe1 " "Found entity 1: altsyncram_fhe1" {  } { { "db/altsyncram_fhe1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_fhe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383979659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhe1 CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated " "Elaborating entity \"altsyncram_fhe1\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvf2 " "Found entity 1: altsyncram_nvf2" {  } { { "db/altsyncram_nvf2.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_nvf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383979707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nvf2 CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1 " "Elaborating entity \"altsyncram_nvf2\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\"" {  } { { "db/altsyncram_fhe1.tdf" "altsyncram1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_fhe1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fhe1.tdf" "mgl_prim2" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_fhe1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fhe1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_fhe1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129467725 " "Parameter \"NODE_NAME\" = \"1129467725\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979753 ""}  } { { "db/altsyncram_fhe1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_fhe1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606383979753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:exp3_uPC_1 " "Elaborating entity \"uPC\" for hierarchy \"uPC:exp3_uPC_1\"" {  } { { "exp3.bdf" "exp3_uPC_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 752 952 1096 880 "exp3_uPC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborating entity \"74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "upc.bdf" "uPC_74161_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub\", which is child of megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "74161.tdf" "" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:exp3_uPC_1\|74161:uPC_74161_2 " "Elaborating entity \"74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_2\"" {  } { { "upc.bdf" "uPC_74161_2" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 440 752 872 624 "uPC_74161_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:exp3_uPC_1\|74161:uPC_74161_2 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_2\"" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 440 752 872 624 "uPC_74161_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979801 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:exp3_RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:exp3_RAM_1\"" {  } { { "exp3.bdf" "exp3_RAM_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 472 1312 1528 600 "exp3_RAM_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../TTTT/Desktop/TTCD/exp3/fibonacci.mif " "Parameter \"init_file\" = \"../../../../TTTT/Desktop/TTCD/exp3/fibonacci.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979808 ""}  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606383979808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eok1 " "Found entity 1: altsyncram_eok1" {  } { { "db/altsyncram_eok1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eok1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383979853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eok1 RAM:exp3_RAM_1\|altsyncram:altsyncram_component\|altsyncram_eok1:auto_generated " "Elaborating entity \"altsyncram_eok1\" for hierarchy \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\|altsyncram_eok1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.bdf 1 1 " "Using design file mux21.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:exp3_mux21_1 " "Elaborating entity \"mux21\" for hierarchy \"mux21:exp3_mux21_1\"" {  } { { "exp3.bdf" "exp3_mux21_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 448 880 1040 576 "exp3_mux21_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.bdf 1 1 " "Using design file decoder24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/decoder24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 decoder24:exp3_decoder24_1 " "Elaborating entity \"decoder24\" for hierarchy \"decoder24:exp3_decoder24_1\"" {  } { { "exp3.bdf" "exp3_decoder24_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 464 648 768 592 "exp3_decoder24_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:exp3_PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:exp3_PC_1\"" {  } { { "exp3.bdf" "exp3_PC_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1112 1256 1320 "exp3_PC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:exp3_PC_1\|74161:PC_74161_1 " "Elaborating entity \"74161\" for hierarchy \"PC:exp3_PC_1\|74161:PC_74161_1\"" {  } { { "pc.bdf" "PC_74161_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { { 240 752 872 424 "PC_74161_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:exp3_PC_1\|74161:PC_74161_1 " "Elaborated megafunction instantiation \"PC:exp3_PC_1\|74161:PC_74161_1\"" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { { 240 752 872 424 "PC_74161_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979874 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg8.bdf 1 1 " "Using design file reg8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:exp3_reg8_R0 " "Elaborating entity \"reg8\" for hierarchy \"reg8:exp3_reg8_R0\"" {  } { { "exp3.bdf" "exp3_reg8_R0" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 904 1112 1256 1000 "exp3_reg8_R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 reg8:exp3_reg8_R0\|74273:reg8_74273_1 " "Elaborating entity \"74273\" for hierarchy \"reg8:exp3_reg8_R0\|74273:reg8_74273_1\"" {  } { { "reg8.bdf" "reg8_74273_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { { 208 520 640 400 "reg8_74273_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg8:exp3_reg8_R0\|74273:reg8_74273_1 " "Elaborated megafunction instantiation \"reg8:exp3_reg8_R0\|74273:reg8_74273_1\"" {  } { { "reg8.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { { 208 520 640 400 "reg8_74273_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:exp3_ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:exp3_ALU_1\"" {  } { { "exp3.bdf" "exp3_ALU_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1376 1144 1336 1600 "exp3_ALU_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.vhd 2 1 " "Using design file multiplier.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979902 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1 " "Elaborating entity \"multiplier\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\"" {  } { { "alu.bdf" "ALU_multiplier_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 416 728 904 512 "ALU_multiplier_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979917 ""}  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606383979917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5n " "Found entity 1: mult_p5n" {  } { { "db/mult_p5n.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/mult_p5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383979958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p5n ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\|mult_p5n:auto_generated " "Elaborating entity \"mult_p5n\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\|mult_p5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979968 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383979968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383979968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ALU:exp3_ALU_1\|divider:ALU_divider_1 " "Elaborating entity \"divider\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\"" {  } { { "alu.bdf" "ALU_divider_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 528 728 904 624 "ALU_divider_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383979982 ""}  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606383979982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ip.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ip.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ip " "Found entity 1: lpm_divide_0ip" {  } { { "db/lpm_divide_0ip.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/lpm_divide_0ip.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383980023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_0ip ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated " "Elaborating entity \"lpm_divide_0ip\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_96h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_96h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_96h " "Found entity 1: sign_div_unsign_96h" {  } { { "db/sign_div_unsign_96h.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/sign_div_unsign_96h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383980030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_96h ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider " "Elaborating entity \"sign_div_unsign_96h\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\"" {  } { { "db/lpm_divide_0ip.tdf" "divider" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/lpm_divide_0ip.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383980040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_i4f ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider " "Elaborating entity \"alt_u_div_i4f\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\"" {  } { { "db/sign_div_unsign_96h.tdf" "divider" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/sign_div_unsign_96h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383980083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_0" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606383980126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux31.bdf 1 1 " "Using design file mux31.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/mux31.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383980135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 ALU:exp3_ALU_1\|mux31:ALU_mux31_1 " "Elaborating entity \"mux31\" for hierarchy \"ALU:exp3_ALU_1\|mux31:ALU_mux31_1\"" {  } { { "alu.bdf" "ALU_mux31_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 440 1056 1216 600 "ALU_mux31_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606383980141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606383980141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:exp3_ALU_1\|adder:ALU_adder_1 " "Elaborating entity \"adder\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\"" {  } { { "alu.bdf" "ALU_adder_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 280 728 872 408 "ALU_adder_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980142 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 232 536 608 248 "B\[0\]" "" } { 216 560 608 232 "A\[0\]" "" } { 248 560 608 264 "A\[1\]" "" } { 312 560 608 328 "A\[3\]" "" } { 296 536 608 312 "B\[2\]" "" } { 280 560 608 296 "A\[2\]" "" } { 328 536 608 344 "B\[3\]" "" } { 488 536 608 504 "B\[4\]" "" } { 472 560 608 488 "A\[4\]" "" } { 504 560 608 520 "A\[5\]" "" } { 520 536 608 536 "B\[5\]" "" } { 568 560 608 584 "A\[7\]" "" } { 552 536 608 568 "B\[6\]" "" } { 536 560 608 552 "A\[6\]" "" } { 584 536 608 600 "B\[7\]" "" } { 200 384 560 200 "" "" } { 216 384 536 216 "" "" } { 280 536 560 280 "" "" } { 264 560 608 280 "B\[1\]" "" } { 312 536 536 344 "" "" } { 344 536 536 504 "" "" } { 504 536 536 536 "" "" } { 536 536 536 568 "" "" } { 568 536 536 600 "" "" } { 280 560 560 296 "" "" } { 296 560 560 328 "" "" } { 328 560 560 488 "" "" } { 488 560 560 520 "" "" } { 520 560 560 552 "" "" } { 552 560 560 584 "" "" } { 200 560 560 232 "" "" } { 232 560 560 264 "" "" } { 264 560 560 280 "" "" } { 216 536 536 248 "" "" } { 248 536 536 280 "" "" } { 280 536 536 312 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1606383980142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1 " "Elaborating entity \"74181\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1\"" {  } { { "adder.bdf" "adder_74181_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 208 608 728 464 "adder_74181_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1 " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1\"" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 208 608 728 464 "adder_74181_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383980149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1 " "Elaborating entity \"74182\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1\"" {  } { { "adder.bdf" "adder_74182_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 360 840 944 536 "adder_74182_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606383980156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1 " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1\"" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 360 840 944 536 "adder_74182_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383980156 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "46 " "Ignored 46 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "16 " "Ignored 16 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1606383980599 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1606383980599 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1606383980599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383981589 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606383981763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606383981763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606383981804 "|exp3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606383981804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383981870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606383982276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606383982276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606383982359 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606383982359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "542 " "Implemented 542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606383982359 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606383982359 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1606383982359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606383982359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606383982392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 17:46:22 2020 " "Processing ended: Thu Nov 26 17:46:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606383982392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606383982392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606383982392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606383982392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606383983219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606383983220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 17:46:23 2020 " "Processing started: Thu Nov 26 17:46:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606383983220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606383983220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp3 -c exp3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606383983220 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606383983258 ""}
{ "Info" "0" "" "Project  = exp3" {  } {  } 0 0 "Project  = exp3" 0 0 "Fitter" 0 0 1606383983258 ""}
{ "Info" "0" "" "Revision = exp3" {  } {  } 0 0 "Revision = exp3" 0 0 "Fitter" 0 0 1606383983258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606383983300 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp3 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"exp3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606383983311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606383983337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606383983338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606383983338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606383983396 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606383983519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606383983519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606383983519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606383983519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2383 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606383983521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2385 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606383983521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606383983521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2389 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606383983521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2391 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606383983521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606383983521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606383983522 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606383983525 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 79 " "No exact pin location assignment(s) for 79 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Pin T1 not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { T1 } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1064 1616 1792 1080 "T1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[31\] " "Pin INS\[31\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[31] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[30\] " "Pin INS\[30\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[30] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[29\] " "Pin INS\[29\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[29] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[28\] " "Pin INS\[28\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[28] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[27\] " "Pin INS\[27\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[27] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[26\] " "Pin INS\[26\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[26] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[25\] " "Pin INS\[25\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[25] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[24\] " "Pin INS\[24\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[24] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[23\] " "Pin INS\[23\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[23] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[22\] " "Pin INS\[22\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[22] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[21\] " "Pin INS\[21\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[21] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[20\] " "Pin INS\[20\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[20] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[19\] " "Pin INS\[19\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[19] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[18\] " "Pin INS\[18\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[18] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[17\] " "Pin INS\[17\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[17] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[16\] " "Pin INS\[16\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[16] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[15\] " "Pin INS\[15\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[15] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[14\] " "Pin INS\[14\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[14] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[13\] " "Pin INS\[13\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[13] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[12\] " "Pin INS\[12\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[12] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[11\] " "Pin INS\[11\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[11] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[10\] " "Pin INS\[10\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[10] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[9\] " "Pin INS\[9\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[9] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[8\] " "Pin INS\[8\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[8] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[7\] " "Pin INS\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[6\] " "Pin INS\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[5\] " "Pin INS\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[4\] " "Pin INS\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[3\] " "Pin INS\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[2\] " "Pin INS\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[1\] " "Pin INS\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INS\[0\] " "Pin INS\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { INS[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1616 1792 1208 "INS" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Pin T2 not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { T2 } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1080 1616 1792 1096 "T2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[7\] " "Pin PC_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[6\] " "Pin PC_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[5\] " "Pin PC_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[4\] " "Pin PC_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[3\] " "Pin PC_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[2\] " "Pin PC_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[1\] " "Pin PC_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA\[0\] " "Pin PC_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PC_DATA[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 984 1616 1806 1000 "PC_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[7\] " "Pin R0_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[6\] " "Pin R0_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[5\] " "Pin R0_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[4\] " "Pin R0_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[3\] " "Pin R0_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[2\] " "Pin R0_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[1\] " "Pin R0_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_DATA\[0\] " "Pin R0_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R0_DATA[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 936 1616 1805 952 "R0_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Pin T4 not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { T4 } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1112 1616 1792 1128 "T4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Pin T3 not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { T3 } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1096 1616 1792 1112 "T3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[7\] " "Pin RA_INPUT\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[6\] " "Pin RA_INPUT\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[5\] " "Pin RA_INPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[4\] " "Pin RA_INPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[3\] " "Pin RA_INPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[2\] " "Pin RA_INPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[1\] " "Pin RA_INPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA_INPUT\[0\] " "Pin RA_INPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RA_INPUT[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1152 1616 1812 1168 "RA_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RA_INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[7\] " "Pin RB_INPUT\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[6\] " "Pin RB_INPUT\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[5\] " "Pin RB_INPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[4\] " "Pin RB_INPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[3\] " "Pin RB_INPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[2\] " "Pin RB_INPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[1\] " "Pin RB_INPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB_INPUT\[0\] " "Pin RB_INPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { RB_INPUT[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1168 1616 1813 1184 "RB_INPUT" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB_INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[7\] " "Pin R1_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[7] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[6\] " "Pin R1_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[6] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[5\] " "Pin R1_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[5] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[4\] " "Pin R1_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[4] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[3\] " "Pin R1_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[3] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[2\] " "Pin R1_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[2] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[1\] " "Pin R1_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[1] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_DATA\[0\] " "Pin R1_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { R1_DATA[0] } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 952 1616 1805 968 "R1_DATA" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ON " "Pin ON not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { ON } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 344 536 704 360 "ON" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUL " "Pin PUL not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { PUL } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 288 816 984 304 "PUL" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PUL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/code/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/code/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 288 536 704 304 "CLK" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606383983737 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606383983737 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1606383984016 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1606383984016 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1606383984016 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606383984016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp3.sdc " "Synopsys Design Constraints File file not found: 'exp3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606383984018 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_1 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_2 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PUL " "Node: PUL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|PUL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a10~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a10~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a13~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a13~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a13~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a14~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a11~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a11~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a15~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a15~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a15~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a12~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a12~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a9~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a9~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606383984020 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a9~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383984023 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383984023 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1606383984023 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606383984023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1606383984023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1606383984023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1606383984023 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606383984023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984048 ""}  } { { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "beatGen:exp3_beatGen_1\|beatGen_DFF_1  " "Automatically promoted node beatGen:exp3_beatGen_1\|beatGen_DFF_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beatGen:exp3_beatGen_1\|beatGen_DFF_2 " "Destination node beatGen:exp3_beatGen_1\|beatGen_DFF_2" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 448 528 592 528 "beatGen_DFF_2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_DFF_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beatGen:exp3_beatGen_1\|beatGen_NOR_4~0 " "Destination node beatGen:exp3_beatGen_1\|beatGen_NOR_4~0" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 432 312 376 512 "beatGen_NOR_4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_NOR_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1~output " "Destination node T1~output" {  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1064 1616 1792 1080 "T1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 448 400 464 528 "beatGen_DFF_1" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_DFF_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_4  " "Automatically promoted node exp3_AND2_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1576 944 1008 1624 "exp3_AND2_4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "beatGen:exp3_beatGen_1\|beatGen_DFF_2  " "Automatically promoted node beatGen:exp3_beatGen_1\|beatGen_DFF_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beatGen:exp3_beatGen_1\|beatGen_DFF_3 " "Destination node beatGen:exp3_beatGen_1\|beatGen_DFF_3" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 448 656 720 528 "beatGen_DFF_3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_DFF_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beatGen:exp3_beatGen_1\|beatGen_NOR_4~0 " "Destination node beatGen:exp3_beatGen_1\|beatGen_NOR_4~0" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 432 312 376 512 "beatGen_NOR_4" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_NOR_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T2~output " "Destination node T2~output" {  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1080 1616 1792 1096 "T2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 2326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { { 448 528 592 528 "beatGen_DFF_2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beatGen:exp3_beatGen_1|beatGen_DFF_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_2  " "Automatically promoted node exp3_AND2_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1480 944 1008 1528 "exp3_AND2_2" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_3  " "Automatically promoted node exp3_AND2_3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1528 944 1008 1576 "exp3_AND2_3" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_5  " "Automatically promoted node exp3_AND2_5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984049 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 944 944 1008 992 "exp3_AND2_5" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_6  " "Automatically promoted node exp3_AND2_6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984050 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1040 944 1008 1088 "exp3_AND2_6" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_7  " "Automatically promoted node exp3_AND2_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984050 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1136 944 1008 1184 "exp3_AND2_7" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp3_AND2_8  " "Automatically promoted node exp3_AND2_8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606383984050 ""}  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1272 944 1008 1320 "exp3_AND2_8" "" } } } } { "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/code/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp3_AND2_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606383984050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606383984350 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606383984351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606383984351 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606383984352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606383984353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606383984354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606383984373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1606383984374 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1606383984374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606383984374 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "79 unused 2.5V 3 76 0 " "Number of I/O pins in group: 79 (unused VREF, 2.5V VCCIO, 3 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606383984379 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606383984379 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606383984379 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606383984379 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606383984379 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606383984379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606383984418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606383984961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606383985090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606383985099 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606383985590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606383985590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606383985998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606383986484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606383986484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606383986589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606383986590 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1606383986590 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606383986590 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606383986606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606383986651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606383986827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606383986870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606383987102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606383987417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2020/2020FallSeason/design/cpu-course-design/ex3/output_files/exp3.fit.smsg " "Generated suppressed messages file D:/2020/2020FallSeason/design/cpu-course-design/ex3/output_files/exp3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606383987700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5970 " "Peak virtual memory: 5970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606383988084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 17:46:28 2020 " "Processing ended: Thu Nov 26 17:46:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606383988084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606383988084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606383988084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606383988084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606383988860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606383988860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 17:46:28 2020 " "Processing started: Thu Nov 26 17:46:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606383988860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606383988860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp3 -c exp3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606383988860 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606383989276 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606383989291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606383989479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 17:46:29 2020 " "Processing ended: Thu Nov 26 17:46:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606383989479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606383989479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606383989479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606383989479 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606383990153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606383990419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 17:46:30 2020 " "Processing started: Thu Nov 26 17:46:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606383990420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606383990420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp3 -c exp3 " "Command: quartus_sta exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606383990420 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606383990461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606383990543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606383990543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606383990569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606383990569 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1606383990775 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1606383990775 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp3.sdc " "Synopsys Design Constraints File file not found: 'exp3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606383990777 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_1 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383990778 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_2 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383990779 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383990779 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383990779 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a14~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PUL " "Node: PUL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383990779 "|exp3|PUL"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383990842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383990842 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1606383990842 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606383990842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1606383990850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.092 " "Worst-case setup slack is 45.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.092         0.000 altera_reserved_tck  " "   45.092         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383990864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383990869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.887 " "Worst-case recovery slack is 47.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.887         0.000 altera_reserved_tck  " "   47.887         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383990874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.136 " "Worst-case removal slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136         0.000 altera_reserved_tck  " "    1.136         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383990880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.447 " "Worst-case minimum pulse width slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447         0.000 altera_reserved_tck  " "   49.447         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383990883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383990883 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606383990941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1606383990962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1606383991287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_1 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991361 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_2 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991361 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991361 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991361 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a14~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PUL " "Node: PUL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991361 "|exp3|PUL"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383991362 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383991362 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1606383991362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.497 " "Worst-case setup slack is 45.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.497         0.000 altera_reserved_tck  " "   45.497         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.178 " "Worst-case recovery slack is 48.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.178         0.000 altera_reserved_tck  " "   48.178         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036         0.000 altera_reserved_tck  " "    1.036         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.293 " "Worst-case minimum pulse width slack is 49.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293         0.000 altera_reserved_tck  " "   49.293         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991397 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606383991455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_1 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991624 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "beatGen:exp3_beatGen_1\|beatGen_DFF_2 " "Node: beatGen:exp3_beatGen_1\|beatGen_DFF_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991625 "|exp3|beatGen:exp3_beatGen_1|beatGen_DFF_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991625 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 " "Node: CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_fhe1:auto_generated\|altsyncram_nvf2:altsyncram1\|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991625 "|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_fhe1:auto_generated|altsyncram_nvf2:altsyncram1|ram_block3a14~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PUL " "Node: PUL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1606383991625 "|exp3|PUL"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383991626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1606383991626 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1606383991626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.046 " "Worst-case setup slack is 48.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.046         0.000 altera_reserved_tck  " "   48.046         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.238 " "Worst-case recovery slack is 49.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.238         0.000 altera_reserved_tck  " "   49.238         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 altera_reserved_tck  " "    0.498         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454         0.000 altera_reserved_tck  " "   49.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606383991665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606383991665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606383992055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606383992055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606383992145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 17:46:32 2020 " "Processing ended: Thu Nov 26 17:46:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606383992145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606383992145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606383992145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606383992145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606383992755 ""}
