
template_peripheral.elf:     file format elf32-pic30

Disassembly of section .aivt._AltADC1Interrupt:

0000012e <.aivt._AltADC1Interrupt>:
 12e:	76 1d 00    	nop       
Disassembly of section .aivt._AltAddressError:

00000108 <.aivt._AltAddressError>:
 108:	76 1d 00    	nop       
Disassembly of section .aivt._AltCNInterrupt:

0000013a <.aivt._AltCNInterrupt>:
 13a:	76 1d 00    	nop       
Disassembly of section .aivt._AltCRCInterrupt:

0000019a <.aivt._AltCRCInterrupt>:
 19a:	76 1d 00    	nop       
Disassembly of section .aivt._AltCTMUInterrupt:

000001ae <.aivt._AltCTMUInterrupt>:
 1ae:	76 1d 00    	nop       
Disassembly of section .aivt._AltCompInterrupt:

00000138 <.aivt._AltCompInterrupt>:
 138:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC1Interrupt:

00000116 <.aivt._AltIC1Interrupt>:
 116:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC2Interrupt:

0000011e <.aivt._AltIC2Interrupt>:
 11e:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC3Interrupt:

0000015e <.aivt._AltIC3Interrupt>:
 15e:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC4Interrupt:

00000160 <.aivt._AltIC4Interrupt>:
 160:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC5Interrupt:

00000162 <.aivt._AltIC5Interrupt>:
 162:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC6Interrupt:

00000164 <.aivt._AltIC6Interrupt>:
 164:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC7Interrupt:

00000140 <.aivt._AltIC7Interrupt>:
 140:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC8Interrupt:

00000142 <.aivt._AltIC8Interrupt>:
 142:	76 1d 00    	nop       
Disassembly of section .aivt._AltIC9Interrupt:

000001ce <.aivt._AltIC9Interrupt>:
 1ce:	76 1d 00    	nop       
Disassembly of section .aivt._AltINT0Interrupt:

00000114 <.aivt._AltINT0Interrupt>:
 114:	76 1d 00    	nop       
Disassembly of section .aivt._AltINT1Interrupt:

0000013c <.aivt._AltINT1Interrupt>:
 13c:	76 1d 00    	nop       
Disassembly of section .aivt._AltINT2Interrupt:

0000014e <.aivt._AltINT2Interrupt>:
 14e:	76 1d 00    	nop       
Disassembly of section .aivt._AltINT3Interrupt:

0000017e <.aivt._AltINT3Interrupt>:
 17e:	76 1d 00    	nop       
Disassembly of section .aivt._AltINT4Interrupt:

00000180 <.aivt._AltINT4Interrupt>:
 180:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt14:

00000130 <.aivt._AltInterrupt14>:
 130:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt15:

00000132 <.aivt._AltInterrupt15>:
 132:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt21:

0000013e <.aivt._AltInterrupt21>:
 13e:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt24:

00000144 <.aivt._AltInterrupt24>:
 144:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt34:

00000158 <.aivt._AltInterrupt34>:
 158:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt35:

0000015a <.aivt._AltInterrupt35>:
 15a:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt36:

0000015c <.aivt._AltInterrupt36>:
 15c:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt4:

0000011c <.aivt._AltInterrupt4>:
 11c:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt46:

00000170 <.aivt._AltInterrupt46>:
 170:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt47:

00000172 <.aivt._AltInterrupt47>:
 172:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt48:

00000174 <.aivt._AltInterrupt48>:
 174:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt51:

0000017a <.aivt._AltInterrupt51>:
 17a:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt52:

0000017c <.aivt._AltInterrupt52>:
 17c:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt55:

00000182 <.aivt._AltInterrupt55>:
 182:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt56:

00000184 <.aivt._AltInterrupt56>:
 184:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt57:

00000186 <.aivt._AltInterrupt57>:
 186:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt58:

00000188 <.aivt._AltInterrupt58>:
 188:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt59:

0000018a <.aivt._AltInterrupt59>:
 18a:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt60:

0000018c <.aivt._AltInterrupt60>:
 18c:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt61:

0000018e <.aivt._AltInterrupt61>:
 18e:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt63:

00000192 <.aivt._AltInterrupt63>:
 192:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt64:

00000194 <.aivt._AltInterrupt64>:
 194:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt68:

0000019c <.aivt._AltInterrupt68>:
 19c:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt69:

0000019e <.aivt._AltInterrupt69>:
 19e:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt70:

000001a0 <.aivt._AltInterrupt70>:
 1a0:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt71:

000001a2 <.aivt._AltInterrupt71>:
 1a2:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt73:

000001a6 <.aivt._AltInterrupt73>:
 1a6:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt74:

000001a8 <.aivt._AltInterrupt74>:
 1a8:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt75:

000001aa <.aivt._AltInterrupt75>:
 1aa:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt76:

000001ac <.aivt._AltInterrupt76>:
 1ac:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt78:

000001b0 <.aivt._AltInterrupt78>:
 1b0:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt79:

000001b2 <.aivt._AltInterrupt79>:
 1b2:	76 1d 00    	nop       
Disassembly of section .aivt._AltInterrupt80:

000001b4 <.aivt._AltInterrupt80>:
 1b4:	76 1d 00    	nop       
Disassembly of section .aivt._AltLVDInterrupt:

000001a4 <.aivt._AltLVDInterrupt>:
 1a4:	76 1d 00    	nop       
Disassembly of section .aivt._AltMI2C1Interrupt:

00000136 <.aivt._AltMI2C1Interrupt>:
 136:	76 1d 00    	nop       
Disassembly of section .aivt._AltMI2C2Interrupt:

00000178 <.aivt._AltMI2C2Interrupt>:
 178:	76 1d 00    	nop       
Disassembly of section .aivt._AltMI2C3Interrupt:

000001be <.aivt._AltMI2C3Interrupt>:
 1be:	76 1d 00    	nop       
Disassembly of section .aivt._AltMathError:

0000010c <.aivt._AltMathError>:
 10c:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC1Interrupt:

00000118 <.aivt._AltOC1Interrupt>:
 118:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC2Interrupt:

00000120 <.aivt._AltOC2Interrupt>:
 120:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC3Interrupt:

00000146 <.aivt._AltOC3Interrupt>:
 146:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC4Interrupt:

00000148 <.aivt._AltOC4Interrupt>:
 148:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC5Interrupt:

00000166 <.aivt._AltOC5Interrupt>:
 166:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC6Interrupt:

00000168 <.aivt._AltOC6Interrupt>:
 168:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC7Interrupt:

0000016a <.aivt._AltOC7Interrupt>:
 16a:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC8Interrupt:

0000016c <.aivt._AltOC8Interrupt>:
 16c:	76 1d 00    	nop       
Disassembly of section .aivt._AltOC9Interrupt:

000001cc <.aivt._AltOC9Interrupt>:
 1cc:	76 1d 00    	nop       
Disassembly of section .aivt._AltOscillatorFail:

00000106 <.aivt._AltOscillatorFail>:
 106:	76 1d 00    	nop       
Disassembly of section .aivt._AltPMPInterrupt:

0000016e <.aivt._AltPMPInterrupt>:
 16e:	76 1d 00    	nop       
Disassembly of section .aivt._AltRTCCInterrupt:

00000190 <.aivt._AltRTCCInterrupt>:
 190:	76 1d 00    	nop       
Disassembly of section .aivt._AltReservedTrap0:

00000104 <.aivt._AltReservedTrap0>:
 104:	76 1d 00    	nop       
Disassembly of section .aivt._AltReservedTrap5:

0000010e <.aivt._AltReservedTrap5>:
 10e:	76 1d 00    	nop       
Disassembly of section .aivt._AltReservedTrap6:

00000110 <.aivt._AltReservedTrap6>:
 110:	76 1d 00    	nop       
Disassembly of section .aivt._AltReservedTrap7:

00000112 <.aivt._AltReservedTrap7>:
 112:	76 1d 00    	nop       
Disassembly of section .aivt._AltSI2C1Interrupt:

00000134 <.aivt._AltSI2C1Interrupt>:
 134:	76 1d 00    	nop       
Disassembly of section .aivt._AltSI2C2Interrupt:

00000176 <.aivt._AltSI2C2Interrupt>:
 176:	76 1d 00    	nop       
Disassembly of section .aivt._AltSI2C3Interrupt:

000001bc <.aivt._AltSI2C3Interrupt>:
 1bc:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI1ErrInterrupt:

00000126 <.aivt._AltSPI1ErrInterrupt>:
 126:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI1Interrupt:

00000128 <.aivt._AltSPI1Interrupt>:
 128:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI2ErrInterrupt:

00000154 <.aivt._AltSPI2ErrInterrupt>:
 154:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI2Interrupt:

00000156 <.aivt._AltSPI2Interrupt>:
 156:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI3ErrInterrupt:

000001c8 <.aivt._AltSPI3ErrInterrupt>:
 1c8:	76 1d 00    	nop       
Disassembly of section .aivt._AltSPI3Interrupt:

000001ca <.aivt._AltSPI3Interrupt>:
 1ca:	76 1d 00    	nop       
Disassembly of section .aivt._AltStackError:

0000010a <.aivt._AltStackError>:
 10a:	76 1d 00    	nop       
Disassembly of section .aivt._AltT1Interrupt:

0000011a <.aivt._AltT1Interrupt>:
 11a:	76 1d 00    	nop       
Disassembly of section .aivt._AltT2Interrupt:

00000122 <.aivt._AltT2Interrupt>:
 122:	76 1d 00    	nop       
Disassembly of section .aivt._AltT3Interrupt:

00000124 <.aivt._AltT3Interrupt>:
 124:	76 1d 00    	nop       
Disassembly of section .aivt._AltT4Interrupt:

0000014a <.aivt._AltT4Interrupt>:
 14a:	76 1d 00    	nop       
Disassembly of section .aivt._AltT5Interrupt:

0000014c <.aivt._AltT5Interrupt>:
 14c:	76 1d 00    	nop       
Disassembly of section .aivt._AltU1ErrInterrupt:

00000196 <.aivt._AltU1ErrInterrupt>:
 196:	76 1d 00    	nop       
Disassembly of section .aivt._AltU1RXInterrupt:

0000012a <.aivt._AltU1RXInterrupt>:
 12a:	76 1d 00    	nop       
Disassembly of section .aivt._AltU1TXInterrupt:

0000012c <.aivt._AltU1TXInterrupt>:
 12c:	76 1d 00    	nop       
Disassembly of section .aivt._AltU2ErrInterrupt:

00000198 <.aivt._AltU2ErrInterrupt>:
 198:	76 1d 00    	nop       
Disassembly of section .aivt._AltU2RXInterrupt:

00000150 <.aivt._AltU2RXInterrupt>:
 150:	76 1d 00    	nop       
Disassembly of section .aivt._AltU2TXInterrupt:

00000152 <.aivt._AltU2TXInterrupt>:
 152:	76 1d 00    	nop       
Disassembly of section .aivt._AltU3ErrInterrupt:

000001b6 <.aivt._AltU3ErrInterrupt>:
 1b6:	76 1d 00    	nop       
Disassembly of section .aivt._AltU3RXInterrupt:

000001b8 <.aivt._AltU3RXInterrupt>:
 1b8:	76 1d 00    	nop       
Disassembly of section .aivt._AltU3TXInterrupt:

000001ba <.aivt._AltU3TXInterrupt>:
 1ba:	76 1d 00    	nop       
Disassembly of section .aivt._AltU4ErrInterrupt:

000001c2 <.aivt._AltU4ErrInterrupt>:
 1c2:	76 1d 00    	nop       
Disassembly of section .aivt._AltU4RXInterrupt:

000001c4 <.aivt._AltU4RXInterrupt>:
 1c4:	76 1d 00    	nop       
Disassembly of section .aivt._AltU4TXInterrupt:

000001c6 <.aivt._AltU4TXInterrupt>:
 1c6:	76 1d 00    	nop       
Disassembly of section .aivt._AltUSB1Interrupt:

000001c0 <.aivt._AltUSB1Interrupt>:
 1c0:	76 1d 00    	nop       
Disassembly of section .reset:

00000000 <.reset>:
   0:	10 11 04    	goto      0x1110 <__reset>
   2:	00 00 00 
Disassembly of section .text:

00001110 <__reset>:
    1110:	8f 02 21    	mov.w     #0x1028, w15
    1112:	0e ff 27    	mov.w     #0x7ff0, w14
    1114:	0e 01 88    	mov.w     w14, 0x20
    1116:	00 00 00    	nop       
    1118:	00 00 20    	mov.w     #0x0, w0
    111a:	00 00 e0    	cp0.w     w0
    111c:	02 00 32    	bra       Z, 0x1122 <CORCON_RESET>
    111e:	00 01 20    	mov.w     #0x10, w0
    1120:	20 02 88    	mov.w     w0, 0x44

00001122 <CORCON_RESET>:
    1122:	14 00 07    	rcall     0x114c <__psv_init>
    1124:	81 00 07    	rcall     0x1228 <__crt_start_mode> <__crt_start_mode_normal>
    1126:	00 00 e0    	cp0.w     w0
    1128:	03 00 3a    	bra       NZ, 0x1130 <L11>
    112a:	c0 d5 21    	mov.w     #0x1d5c, w0
    112c:	01 00 20    	mov.w     #0x0, w1
    112e:	02 00 37    	bra       0x1134 <L21>

00001130 <L11>:
    1130:	00 00 20    	mov.w     #0x0, w0
    1132:	01 00 20    	mov.w     #0x0, w1

00001134 <L21>:
    1134:	81 0f 70    	ior.w     w0, w1, [w15]
    1136:	01 00 32    	bra       Z, 0x113a <L12>
    1138:	14 00 07    	rcall     0x1162 <__data_init> <__data_init_da>

0000113a <L12>:
    113a:	00 00 20    	mov.w     #0x0, w0
    113c:	00 00 e0    	cp0.w     w0
    113e:	02 00 32    	bra       Z, 0x1144 <L13>
    1140:	00 00 02    	call      0x0 <__DEFAULT_VECTOR-0x110c>
    1142:	00 00 00 

00001144 <L13>:
    1144:	72 19 02    	call      0x1972 <_main>
    1146:	00 00 00 
    1148:	00 40 da    	break     
    114a:	00 00 fe    	reset     

0000114c <__psv_init>:
    114c:	44 40 a9    	bclr.b    0x44, #0x2
    114e:	20 00 20    	mov.w     #0x2, w0
    1150:	00 00 e0    	cp0.w     w0
    1152:	03 00 32    	bra       Z, 0x115a <L14>
    1154:	10 00 20    	mov.w     #0x1, w0
    1156:	90 01 88    	mov.w     w0, 0x32
    1158:	44 40 a8    	bset.b    0x44, #0x2

0000115a <L14>:
    115a:	00 00 06    	return    

0000115c <__long_indirect_call>:
    115c:	8a 1f 78    	mov.w     w10, [w15++]
    115e:	8b 1f 78    	mov.w     w11, [w15++]
    1160:	00 00 06    	return    

00001162 <__data_init>:
    1162:	a1 02 88    	mov.w     w1, 0x54
    1164:	80 04 78    	mov.w     w0, w9
    1166:	00 00 eb    	clr.w     w0
    1168:	1f 00 37    	bra       0x11a8 <L41>

0000116a <L11>:
    116a:	e2 84 44    	add.w     w9, #0x2, w9
    116c:	54 a0 b4    	addc.w    0x54
    116e:	99 05 ba    	tblrdl.w  [w9], w11
    1170:	e2 84 44    	add.w     w9, #0x2, w9
    1172:	54 a0 b4    	addc.w    0x54
    1174:	99 06 ba    	tblrdl.w  [w9], w13
    1176:	e2 84 44    	add.w     w9, #0x2, w9
    1178:	54 a0 b4    	addc.w    0x54
    117a:	00 06 eb    	clr.w     w12
    117c:	47 6f de    	lsr.w     w13, #0x7, w14
    117e:	fd 07 b2    	and.w     #0x7f, w13
    1180:	ae 01 88    	mov.w     w14, 0x34
    1182:	63 6c e1    	cp.b      w13, #0x3
    1184:	03 00 3a    	bra       NZ, 0x118c <L21>
    1186:	ea ff 07    	rcall     0x115c <__long_indirect_call>
    1188:	00 00 eb    	clr.w     w0
    118a:	0e 00 37    	bra       0x11a8 <L41>

0000118c <L21>:
    118c:	60 6c e1    	cp.b      w13, #0x0
    118e:	08 00 3a    	bra       NZ, 0x11a0 <L22>

00001190 <L91>:
    1190:	00 4d eb    	clr.b     [w10]
    1192:	0a 05 e8    	inc.w     w10, w10
    1194:	02 00 39    	bra       NC, 0x119a <L81>
    1196:	34 20 ec    	inc.w     0x34
    1198:	0a f0 a0    	bset.w    w10, #0xf

0000119a <L81>:
    119a:	8b 05 e9    	dec.w     w11, w11
    119c:	f9 ff 3e    	bra       GTU, 0x1190 <L91>
    119e:	04 00 37    	bra       0x11a8 <L41>

000011a0 <L22>:
    11a0:	61 68 e1    	cp.w      w13, #0x1
    11a2:	01 00 32    	bra       Z, 0x11a6 <L31>
    11a4:	00 86 eb    	setm.w    w12

000011a6 <L31>:
    11a6:	0b 00 07    	rcall     0x11be <L13> <__memcpyd3extended>

000011a8 <L41>:
    11a8:	19 c7 ba    	tblrdh.b  [w9], w14
    11aa:	19 05 ba    	tblrdl.w  [w9], w10
    11ac:	0e 04 e0    	cp0.b     w14
    11ae:	03 00 3a    	bra       NZ, 0x11b6 <L12>
    11b0:	0a 00 e0    	cp0.w     w10
    11b2:	db ff 3a    	bra       NZ, 0x116a <L11>
    11b4:	00 00 06    	return    

000011b6 <L12>:
    11b6:	fe 07 b2    	and.w     #0x7f, w14
    11b8:	ae 02 88    	mov.w     w14, 0x54
    11ba:	8a 04 78    	mov.w     w10, w9
    11bc:	f5 ff 37    	bra       0x11a8 <L41>

000011be <L13>:
    11be:	0c d0 a3    	btst.c    w12, #0xd
    11c0:	e2 0f 4d    	addc.w    w10, #0x2, [w15]
    11c2:	1c 00 39    	bra       NC, 0x11fc <L23>
    11c4:	89 02 78    	mov.w     w9, w5
    11c6:	35 4d ba    	tblrdl.b  [w5++], [w10]
    11c8:	0a 05 e8    	inc.w     w10, w10
    11ca:	02 00 39    	bra       NC, 0x11d0 <L32>
    11cc:	34 20 ec    	inc.w     0x34
    11ce:	0a f0 a0    	bset.w    w10, #0xf

000011d0 <L32>:
    11d0:	8b 05 e9    	dec.w     w11, w11
    11d2:	0f 00 32    	bra       Z, 0x11f2 <L42>
    11d4:	25 4d ba    	tblrdl.b  [w5--], [w10]
    11d6:	0a 05 e8    	inc.w     w10, w10
    11d8:	02 00 39    	bra       NC, 0x11de <L33>
    11da:	34 20 ec    	inc.w     0x34
    11dc:	0a f0 a0    	bset.w    w10, #0xf

000011de <L33>:
    11de:	8b 05 e9    	dec.w     w11, w11
    11e0:	08 00 32    	bra       Z, 0x11f2 <L42>
    11e2:	0c 00 e0    	cp0.w     w12
    11e4:	06 00 32    	bra       Z, 0x11f2 <L42>
    11e6:	15 cd ba    	tblrdh.b  [w5], [w10]
    11e8:	0a 05 e8    	inc.w     w10, w10
    11ea:	02 00 39    	bra       NC, 0x11f0 <L34>
    11ec:	34 20 ec    	inc.w     0x34
    11ee:	0a f0 a0    	bset.w    w10, #0xf

000011f0 <L34>:
    11f0:	8b 05 e9    	dec.w     w11, w11

000011f2 <L42>:
    11f2:	89 84 e8    	inc2.w    w9, w9
    11f4:	54 a0 b4    	addc.w    0x54
    11f6:	0b 00 e0    	cp0.w     w11
    11f8:	e2 ff 3a    	bra       NZ, 0x11be <L13> <__memcpyd3extended>
    11fa:	00 00 06    	return    

000011fc <L23>:
    11fc:	99 02 ba    	tblrdl.w  [w9], w5
    11fe:	05 5d 78    	mov.b     w5, [w10++]
    1200:	8b 05 e9    	dec.w     w11, w11
    1202:	f7 ff 32    	bra       Z, 0x11f2 <L42>
    1204:	c8 2a de    	lsr.w     w5, #0x8, w5
    1206:	05 5d 78    	mov.b     w5, [w10++]
    1208:	8b 05 e9    	dec.w     w11, w11
    120a:	f3 ff 32    	bra       Z, 0x11f2 <L42>
    120c:	0c 00 e0    	cp0.w     w12
    120e:	f1 ff 32    	bra       Z, 0x11f2 <L42>
    1210:	19 dd ba    	tblrdh.b  [w9], [w10++]
    1212:	ee ff 37    	bra       0x11f0 <L34>

00001214 <.handle>:
    1214:	92 19 04    	goto      0x1992 <_setup>
    1216:	00 00 00 
    1218:	da 19 04    	goto      0x19da <_run>
    121a:	00 00 00 
    121c:	ae 1a 04    	goto      0x1aae <_end_win>
    121e:	00 00 00 
    1220:	02 1b 04    	goto      0x1b02 <_end_fail>
    1222:	00 00 00 
    1224:	70 1a 04    	goto      0x1a70 <_solved>
    1226:	00 00 00 

00001228 <__crt_start_mode>:
    1228:	00 00 05    	retlw.w   #0x0, w0
Disassembly of section .application_ivt:

00001000 <__DEFAULT_VECTOR-0x10c>:
    1000:	10 11 04    	goto      0x1110 <__reset>
    1002:	00 00 00 
    1004:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1006:	00 00 00 
    1008:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    100a:	00 00 00 
    100c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    100e:	00 00 00 
    1010:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1012:	00 00 00 
    1014:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1016:	00 00 00 
    1018:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    101a:	00 00 00 
    101c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    101e:	00 00 00 
    1020:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1022:	00 00 00 
    1024:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1026:	00 00 00 
    1028:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    102a:	00 00 00 
    102c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    102e:	00 00 00 
    1030:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1032:	00 00 00 
    1034:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1036:	00 00 00 
    1038:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    103a:	00 00 00 
    103c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    103e:	00 00 00 
    1040:	8c 1c 04    	goto      0x1c8c <__U1RXInterrupt>
    1042:	00 00 00 
    1044:	2a 1c 04    	goto      0x1c2a <__U1TXInterrupt>
    1046:	00 00 00 
    1048:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    104a:	00 00 00 
    104c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    104e:	00 00 00 
    1050:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1052:	00 00 00 
    1054:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1056:	00 00 00 
    1058:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    105a:	00 00 00 
    105c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    105e:	00 00 00 
    1060:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1062:	00 00 00 
    1064:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1066:	00 00 00 
    1068:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    106a:	00 00 00 
    106c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    106e:	00 00 00 
    1070:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1072:	00 00 00 
    1074:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1076:	00 00 00 
    1078:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    107a:	00 00 00 
    107c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    107e:	00 00 00 
    1080:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1082:	00 00 00 
    1084:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1086:	00 00 00 
    1088:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    108a:	00 00 00 
    108c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    108e:	00 00 00 
    1090:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1092:	00 00 00 
    1094:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1096:	00 00 00 
    1098:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    109a:	00 00 00 
    109c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    109e:	00 00 00 
    10a0:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10a2:	00 00 00 
    10a4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10a6:	00 00 00 
    10a8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10aa:	00 00 00 
    10ac:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ae:	00 00 00 
    10b0:	5a 1b 04    	goto      0x1b5a <__SI2C2Interrupt>
    10b2:	00 00 00 
    10b4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10b6:	00 00 00 
    10b8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ba:	00 00 00 
    10bc:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10be:	00 00 00 
    10c0:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10c2:	00 00 00 
    10c4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10c6:	00 00 00 
    10c8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ca:	00 00 00 
    10cc:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ce:	00 00 00 
    10d0:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10d2:	00 00 00 
    10d4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10d6:	00 00 00 
    10d8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10da:	00 00 00 
    10dc:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10de:	00 00 00 
    10e0:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10e2:	00 00 00 
    10e4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10e6:	00 00 00 
    10e8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ea:	00 00 00 
    10ec:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10ee:	00 00 00 
    10f0:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10f2:	00 00 00 
    10f4:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10f6:	00 00 00 
    10f8:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10fa:	00 00 00 
    10fc:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    10fe:	00 00 00 
    1100:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1102:	00 00 00 
    1104:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    1106:	00 00 00 
    1108:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    110a:	00 00 00 

0000110c <__DEFAULT_VECTOR>:
    110c:	76 1d 04    	goto      0x1d76 <__DefaultInterrupt>
    110e:	00 00 00 
Disassembly of section .ivt:

00000004 <.ivt>:
   4:	04 10 00    	nop       
   6:	08 10 00    	nop       
   8:	0c 10 00    	nop       
   a:	10 10 00    	nop       
   c:	14 10 00    	nop       
   e:	0c 11 00    	nop       
  10:	0c 11 00    	nop       
  12:	0c 11 00    	nop       
  14:	18 10 00    	nop       
  16:	1c 10 00    	nop       
  18:	20 10 00    	nop       
  1a:	24 10 00    	nop       
  1c:	0c 11 00    	nop       
  1e:	28 10 00    	nop       
  20:	2c 10 00    	nop       
  22:	30 10 00    	nop       
  24:	34 10 00    	nop       
  26:	38 10 00    	nop       
  28:	3c 10 00    	nop       
  2a:	40 10 00    	nop       
  2c:	44 10 00    	nop       
  2e:	48 10 00    	nop       
  30:	0c 11 00    	nop       
  32:	0c 11 00    	nop       
  34:	4c 10 00    	nop       
  36:	50 10 00    	nop       
  38:	54 10 00    	nop       
  3a:	58 10 00    	nop       
  3c:	5c 10 00    	nop       
  3e:	0c 11 00    	nop       
  40:	60 10 00    	nop       
  42:	64 10 00    	nop       
  44:	0c 11 00    	nop       
  46:	68 10 00    	nop       
  48:	6c 10 00    	nop       
  4a:	70 10 00    	nop       
  4c:	74 10 00    	nop       
  4e:	78 10 00    	nop       
  50:	7c 10 00    	nop       
  52:	80 10 00    	nop       
  54:	84 10 00    	nop       
  56:	88 10 00    	nop       
  58:	0c 11 00    	nop       
  5a:	0c 11 00    	nop       
  5c:	0c 11 00    	nop       
  5e:	8c 10 00    	nop       
  60:	90 10 00    	nop       
  62:	94 10 00    	nop       
  64:	98 10 00    	nop       
  66:	9c 10 00    	nop       
  68:	a0 10 00    	nop       
  6a:	a4 10 00    	nop       
  6c:	a8 10 00    	nop       
  6e:	ac 10 00    	nop       
  70:	0c 11 00    	nop       
  72:	0c 11 00    	nop       
  74:	0c 11 00    	nop       
  76:	b0 10 00    	nop       
  78:	b4 10 00    	nop       
  7a:	0c 11 00    	nop       
  7c:	0c 11 00    	nop       
  7e:	b8 10 00    	nop       
  80:	bc 10 00    	nop       
  82:	0c 11 00    	nop       
  84:	0c 11 00    	nop       
  86:	0c 11 00    	nop       
  88:	0c 11 00    	nop       
  8a:	0c 11 00    	nop       
  8c:	0c 11 00    	nop       
  8e:	0c 11 00    	nop       
  90:	c0 10 00    	nop       
  92:	0c 11 00    	nop       
  94:	0c 11 00    	nop       
  96:	c4 10 00    	nop       
  98:	c8 10 00    	nop       
  9a:	cc 10 00    	nop       
  9c:	0c 11 00    	nop       
  9e:	0c 11 00    	nop       
  a0:	0c 11 00    	nop       
  a2:	0c 11 00    	nop       
  a4:	d0 10 00    	nop       
  a6:	0c 11 00    	nop       
  a8:	0c 11 00    	nop       
  aa:	0c 11 00    	nop       
  ac:	0c 11 00    	nop       
  ae:	d4 10 00    	nop       
  b0:	0c 11 00    	nop       
  b2:	0c 11 00    	nop       
  b4:	0c 11 00    	nop       
  b6:	d8 10 00    	nop       
  b8:	dc 10 00    	nop       
  ba:	e0 10 00    	nop       
  bc:	e4 10 00    	nop       
  be:	e8 10 00    	nop       
  c0:	ec 10 00    	nop       
  c2:	f0 10 00    	nop       
  c4:	f4 10 00    	nop       
  c6:	f8 10 00    	nop       
  c8:	fc 10 00    	nop       
  ca:	00 11 00    	nop       
  cc:	04 11 00    	nop       
  ce:	08 11 00    	nop       
  d0:	0c 11 00    	nop       
  d2:	0c 11 00    	nop       
  d4:	0c 11 00    	nop       
  d6:	0c 11 00    	nop       
  d8:	0c 11 00    	nop       
  da:	0c 11 00    	nop       
  dc:	0c 11 00    	nop       
  de:	0c 11 00    	nop       
  e0:	0c 11 00    	nop       
  e2:	0c 11 00    	nop       
  e4:	0c 11 00    	nop       
  e6:	0c 11 00    	nop       
  e8:	0c 11 00    	nop       
  ea:	0c 11 00    	nop       
  ec:	0c 11 00    	nop       
  ee:	0c 11 00    	nop       
  f0:	0c 11 00    	nop       
  f2:	0c 11 00    	nop       
  f4:	0c 11 00    	nop       
  f6:	0c 11 00    	nop       
  f8:	0c 11 00    	nop       
  fa:	0c 11 00    	nop       
  fc:	0c 11 00    	nop       
  fe:	0c 11 00    	nop       
Disassembly of section .text:

0000122a <_delay_by_nop>:
// From https://web.archive.org/web/20161223060411/http://www.engscope.com/pic24-tutorial/10-2-i2c-basic-functions/

#include "i2c_reg.h"

void delay_by_nop(uint32_t num_nops){    // 1 nop= 375ns
    122a:	08 00 fa    	lnk       #0x8
    122c:	20 07 98    	mov.w     w0, [w14+4]
    122e:	31 07 98    	mov.w     w1, [w14+6]
    uint32_t count = 0;
    1230:	60 00 b8    	mul.uu    w0, #0x0, w0
    1232:	00 8f be    	mov.d     w0, [w14]
    while (count < num_nops){
    1234:	05 00 37    	bra       0x1240 <.L2>

00001236 <.L3>:
        __asm__("nop");
    1236:	00 00 00    	nop       
        count +=1;
    1238:	12 00 20    	mov.w     #0x1, w2
    123a:	03 00 20    	mov.w     #0x0, w3
    123c:	1e 0f 41    	add.w     w2, [w14], [w14]
    123e:	5e 97 49    	addc.w    w3, [++w14], [w14--]

00001240 <.L2>:
    1240:	2e 00 90    	mov.w     [w14+4], w0
    1242:	be 00 90    	mov.w     [w14+6], w1
    1244:	1e 01 be    	mov.d     [w14], w2
    1246:	80 0f 51    	sub.w     w2, w0, [w15]
    1248:	81 8f 59    	subb.w    w3, w1, [w15]
    124a:	f5 ff 39    	bra       NC, 0x1236 <.L3>
    }
}
    124c:	00 80 fa    	ulnk      
    124e:	00 00 06    	return    

00001250 <_i2c_init>:

// initiates I2C3 module to baud rate BRG
void i2c_init(int BRG){      // I2CBRG = 157 for 16Mhz OSC with 100kHz I2C clock
    1250:	04 00 fa    	lnk       #0x4
    1252:	10 07 98    	mov.w     w0, [w14+2]
   int temp;
   I2C3BRG = BRG;           // Sets freq to 100kHz
    1254:	1e 00 90    	mov.w     [w14+2], w0
    1256:	a0 13 88    	mov.w     w0, 0x274
   I2C3CONbits.I2CEN = 0;	// Disable I2C Mode
    1258:	77 e2 a9    	bclr.b    0x277, #0x7
   I2C3CONbits.DISSLW = 1;	// Disable slew rate control
    125a:	77 22 a8    	bset.b    0x277, #0x1
   IFS5bits.MI2C3IF = 0;	 // Clear Interrupt
    125c:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3CONbits.I2CEN = 1;	// Enable I2C Mode
    125e:	77 e2 a8    	bset.b    0x277, #0x7
   temp = I2C3RCV;	 // read buffer to clear buffer full
    1260:	80 13 80    	mov.w     0x270, w0
    1262:	00 0f 78    	mov.w     w0, [w14]
   reset_i2c_bus();	 // set bus to idle
    1264:	36 00 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    1266:	00 80 fa    	ulnk      
    1268:	00 00 06    	return    

0000126a <_i2c_start>:

//function iniates a start condition on bus
void i2c_start(void){
    126a:	02 00 fa    	lnk       #0x2
   int x = 0;
    126c:	00 00 eb    	clr.w     w0
    126e:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.ACKDT = 0;	//Reset any previous Ack
    1270:	76 a2 a9    	bclr.b    0x276, #0x5
   delay_by_nop(10);
    1272:	a0 00 20    	mov.w     #0xa, w0
    1274:	01 00 20    	mov.w     #0x0, w1
    1276:	d9 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   I2C3CONbits.SEN = 1;	//Initiate Start condition
    1278:	76 02 a8    	bset.b    0x276, #0x0
   __asm__("nop");
    127a:	00 00 00    	nop       

   while (I2C3CONbits.SEN){    //the hardware will automatically clear Start Bit
    127c:	07 00 37    	bra       0x128c <.L6>

0000127e <.L8>:
      delay_by_nop(1);      //wait for automatic clear before proceding
    127e:	10 00 20    	mov.w     #0x1, w0
    1280:	01 00 20    	mov.w     #0x0, w1
    1282:	d3 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    1284:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)
    1286:	1e 00 78    	mov.w     [w14], w0
    1288:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    128a:	05 00 3c    	bra       GT, 0x1296 <.L9>

0000128c <.L6>:
    128c:	b0 13 80    	mov.w     0x276, w0
    128e:	61 00 60    	and.w     w0, #0x1, w0
    1290:	00 00 e0    	cp0.w     w0
    1292:	f5 ff 3a    	bra       NZ, 0x127e <.L8>
    1294:	01 00 37    	bra       0x1298 <.L7>

00001296 <.L9>:
      break;
    1296:	00 00 00    	nop       

00001298 <.L7>:
   }
   delay_by_nop(2);
    1298:	20 00 20    	mov.w     #0x2, w0
    129a:	01 00 20    	mov.w     #0x0, w1
    129c:	c6 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    129e:	00 80 fa    	ulnk      
    12a0:	00 00 06    	return    

000012a2 <_i2c_restart>:

void i2c_restart(void){
    12a2:	02 00 fa    	lnk       #0x2
   int x = 0;
    12a4:	00 00 eb    	clr.w     w0
    12a6:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.RSEN = 1;	//Initiate restart condition
    12a8:	76 22 a8    	bset.b    0x276, #0x1
   __asm__("nop");
    12aa:	00 00 00    	nop       
   //the hardware will automatically clear restart bit
   //wait for automatic clear before proceding
   while (I2C3CONbits.RSEN){
    12ac:	07 00 37    	bra       0x12bc <.L11>

000012ae <.L13>:
      delay_by_nop(1);
    12ae:	10 00 20    	mov.w     #0x1, w0
    12b0:	01 00 20    	mov.w     #0x0, w1
    12b2:	bb ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    12b4:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)	break;
    12b6:	1e 00 78    	mov.w     [w14], w0
    12b8:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    12ba:	05 00 3c    	bra       GT, 0x12c6 <.L14>

000012bc <.L11>:
    12bc:	b0 13 80    	mov.w     0x276, w0
    12be:	62 00 60    	and.w     w0, #0x2, w0
    12c0:	00 00 e0    	cp0.w     w0
    12c2:	f5 ff 3a    	bra       NZ, 0x12ae <.L13>
    12c4:	01 00 37    	bra       0x12c8 <.L12>

000012c6 <.L14>:
    12c6:	00 00 00    	nop       

000012c8 <.L12>:
   }
   delay_by_nop(2);
    12c8:	20 00 20    	mov.w     #0x2, w0
    12ca:	01 00 20    	mov.w     #0x0, w1
    12cc:	ae ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    12ce:	00 80 fa    	ulnk      
    12d0:	00 00 06    	return    

000012d2 <_reset_i2c_bus>:


//Resets the I2C bus to Idle
void reset_i2c_bus(void){
    12d2:	02 00 fa    	lnk       #0x2
   int x = 0;
    12d4:	00 00 eb    	clr.w     w0
    12d6:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.PEN = 1;     //initiate stop bit
    12d8:	76 42 a8    	bset.b    0x276, #0x2
   while (I2C3CONbits.PEN) {     //wait for hardware clear of stop bit
    12da:	07 00 37    	bra       0x12ea <.L16>

000012dc <.L18>:
      // delay_by_nop(1);
      delay_by_nop(1);
    12dc:	10 00 20    	mov.w     #0x1, w0
    12de:	01 00 20    	mov.w     #0x0, w1
    12e0:	a4 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x ++;
    12e2:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20) break;
    12e4:	1e 00 78    	mov.w     [w14], w0
    12e6:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    12e8:	05 00 3c    	bra       GT, 0x12f4 <.L19>

000012ea <.L16>:
    12ea:	b0 13 80    	mov.w     0x276, w0
    12ec:	64 00 60    	and.w     w0, #0x4, w0
    12ee:	00 00 e0    	cp0.w     w0
    12f0:	f5 ff 3a    	bra       NZ, 0x12dc <.L18>
    12f2:	01 00 37    	bra       0x12f6 <.L17>

000012f4 <.L19>:
    12f4:	00 00 00    	nop       

000012f6 <.L17>:
   }

   I2C3CONbits.RCEN = 0;
    12f6:	76 62 a9    	bclr.b    0x276, #0x3
   IFS5bits.MI2C3IF = 0; // Clear Interrupt
    12f8:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3STATbits.IWCOL = 0;
    12fa:	78 e2 a9    	bclr.b    0x278, #0x7
   I2C3STATbits.BCL = 0;
    12fc:	79 42 a9    	bclr.b    0x279, #0x2
   // delay_by_nop(10);
   delay_by_nop(20);
    12fe:	40 01 20    	mov.w     #0x14, w0
    1300:	01 00 20    	mov.w     #0x0, w1
    1302:	93 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    1304:	00 80 fa    	ulnk      
    1306:	00 00 06    	return    

00001308 <_send_i2c_byte>:


//basic I2C byte send
char send_i2c_byte(int data){
    1308:	04 00 fa    	lnk       #0x4
    130a:	10 07 98    	mov.w     w0, [w14+2]
   int i;
   while (I2C3STATbits.TBF) { }
    130c:	00 00 00    	nop       

0000130e <.L21>:
    130e:	c0 13 80    	mov.w     0x278, w0
    1310:	61 00 60    	and.w     w0, #0x1, w0
    1312:	00 00 e0    	cp0.w     w0
    1314:	fc ff 3a    	bra       NZ, 0x130e <.L21>
   IFS5bits.MI2C3IF = 0; // Clear Interrupt
    1316:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3TRN = data; // load the outgoing data byte
    1318:	1e 00 90    	mov.w     [w14+2], w0
    131a:	90 13 88    	mov.w     w0, 0x272

   for (i=0; i<500; i++){           // wait for transmission
    131c:	00 00 eb    	clr.w     w0
    131e:	00 0f 78    	mov.w     w0, [w14]
    1320:	09 00 37    	bra       0x1334 <.L22>

00001322 <.L25>:
      if (!I2C3STATbits.TRSTAT) break; // if master transmit not in progress break
    1322:	c1 13 80    	mov.w     0x278, w1
    1324:	00 00 24    	mov.w     #0x4000, w0
    1326:	00 80 60    	and.w     w1, w0, w0
    1328:	00 00 e0    	cp0.w     w0
    132a:	09 00 32    	bra       Z, 0x133e <.L29>
      delay_by_nop(1); }
    132c:	10 00 20    	mov.w     #0x1, w0
    132e:	01 00 20    	mov.w     #0x0, w1
    1330:	7c ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1332:	1e 0f e8    	inc.w     [w14], [w14]

00001334 <.L22>:
    1334:	30 1f 20    	mov.w     #0x1f3, w0
    1336:	9e 00 78    	mov.w     [w14], w1
    1338:	80 8f 50    	sub.w     w1, w0, [w15]
    133a:	f3 ff 34    	bra       LE, 0x1322 <.L25>
    133c:	01 00 37    	bra       0x1340 <.L24>

0000133e <.L29>:
    133e:	00 00 00    	nop       

00001340 <.L24>:

    if (i == 500) {     // if i got to 500, then there was an issue`
    1340:	40 1f 20    	mov.w     #0x1f4, w0
    1342:	9e 00 78    	mov.w     [w14], w1
    1344:	80 8f 50    	sub.w     w1, w0, [w15]
    1346:	02 00 3a    	bra       NZ, 0x134c <.L26>
        return(1); }    // return 1 to indicate failure
    1348:	10 c0 b3    	mov.b     #0x1, w0
    134a:	0c 00 37    	bra       0x1364 <.L27>

0000134c <.L26>:

   if (I2C3STATbits.ACKSTAT == 1){   // Check for NO_ACK from slave,
    134c:	c1 13 80    	mov.w     0x278, w1
    134e:	00 00 28    	mov.w     #0x8000, w0
    1350:	00 80 60    	and.w     w1, w0, w0
    1352:	00 00 e0    	cp0.w     w0
    1354:	03 00 32    	bra       Z, 0x135c <.L28>
      reset_i2c_bus();
    1356:	bd ff 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
      return(1); }            // abort if not found
    1358:	10 c0 b3    	mov.b     #0x1, w0
    135a:	04 00 37    	bra       0x1364 <.L27>

0000135c <.L28>:

   delay_by_nop(2);
    135c:	20 00 20    	mov.w     #0x2, w0
    135e:	01 00 20    	mov.w     #0x0, w1
    1360:	64 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return(0);
    1362:	00 40 eb    	clr.b     w0

00001364 <.L27>:
}
    1364:	00 80 fa    	ulnk      
    1366:	00 00 06    	return    

00001368 <_i2c_read>:


//function reads data, returns the read data, no ack
// helper function
char i2c_read(void){
    1368:	04 00 fa    	lnk       #0x4
   int i = 0;
    136a:	00 00 eb    	clr.w     w0
    136c:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    136e:	00 40 eb    	clr.b     w0
    1370:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    1372:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {           //if no response, break
    1374:	05 00 37    	bra       0x1380 <.L31>

00001376 <.L33>:
      i ++;
    1376:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;  }
    1378:	00 7d 20    	mov.w     #0x7d0, w0
    137a:	9e 00 78    	mov.w     [w14], w1
    137c:	80 8f 50    	sub.w     w1, w0, [w15]
    137e:	05 00 3c    	bra       GT, 0x138a <.L34>

00001380 <.L31>:
    1380:	c0 13 80    	mov.w     0x278, w0
    1382:	62 00 60    	and.w     w0, #0x2, w0
    1384:	00 00 e0    	cp0.w     w0
    1386:	f7 ff 32    	bra       Z, 0x1376 <.L33>
    1388:	01 00 37    	bra       0x138c <.L32>

0000138a <.L34>:
    138a:	00 00 00    	nop       

0000138c <.L32>:

   data = I2C3RCV;       //get data from I2C3RCV register
    138c:	80 13 80    	mov.w     0x270, w0
    138e:	20 47 98    	mov.b     w0, [w14+2]
   return data;
    1390:	2e 40 90    	mov.b     [w14+2], w0
}
    1392:	00 80 fa    	ulnk      
    1394:	00 00 06    	return    

00001396 <_i2c_read_ack>:


//function reads data, returns the read data, with ack
char i2c_read_ack(void){	//does not reset bus!!!
    1396:	04 00 fa    	lnk       #0x4
   int i = 0;
    1398:	00 00 eb    	clr.w     w0
    139a:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    139c:	00 40 eb    	clr.b     w0
    139e:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    13a0:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {       //if no response, break
    13a2:	05 00 37    	bra       0x13ae <.L36>

000013a4 <.L38>:
      i++;
    13a4:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    13a6:	00 7d 20    	mov.w     #0x7d0, w0
    13a8:	9e 00 78    	mov.w     [w14], w1
    13aa:	80 8f 50    	sub.w     w1, w0, [w15]
    13ac:	05 00 3c    	bra       GT, 0x13b8 <.L39>

000013ae <.L36>:
    13ae:	c0 13 80    	mov.w     0x278, w0
    13b0:	62 00 60    	and.w     w0, #0x2, w0
    13b2:	00 00 e0    	cp0.w     w0
    13b4:	f7 ff 32    	bra       Z, 0x13a4 <.L38>
    13b6:	01 00 37    	bra       0x13ba <.L37>

000013b8 <.L39>:
    13b8:	00 00 00    	nop       

000013ba <.L37>:

   data = I2C3RCV;               //get data from I2C3RCV register
    13ba:	80 13 80    	mov.w     0x270, w0
    13bc:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.ACKEN = 1;        //start ACK generation
    13be:	76 82 a8    	bset.b    0x276, #0x4
   delay_by_nop(10);             //wait before exiting
    13c0:	a0 00 20    	mov.w     #0xa, w0
    13c2:	01 00 20    	mov.w     #0x0, w1
    13c4:	32 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    13c6:	2e 40 90    	mov.b     [w14+2], w0
}
    13c8:	00 80 fa    	ulnk      
    13ca:	00 00 06    	return    

000013cc <_i2c_read_nack>:

char i2c_read_nack(void){	//does not reset bus!!!
    13cc:	04 00 fa    	lnk       #0x4
   int i = 0;
    13ce:	00 00 eb    	clr.w     w0
    13d0:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    13d2:	00 40 eb    	clr.b     w0
    13d4:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    13d6:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {       //if no response, break
    13d8:	05 00 37    	bra       0x13e4 <.L41>

000013da <.L43>:
      i++;
    13da:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    13dc:	00 7d 20    	mov.w     #0x7d0, w0
    13de:	9e 00 78    	mov.w     [w14], w1
    13e0:	80 8f 50    	sub.w     w1, w0, [w15]
    13e2:	05 00 3c    	bra       GT, 0x13ee <.L44>

000013e4 <.L41>:
    13e4:	c0 13 80    	mov.w     0x278, w0
    13e6:	62 00 60    	and.w     w0, #0x2, w0
    13e8:	00 00 e0    	cp0.w     w0
    13ea:	f7 ff 32    	bra       Z, 0x13da <.L43>
    13ec:	01 00 37    	bra       0x13f0 <.L42>

000013ee <.L44>:
    13ee:	00 00 00    	nop       

000013f0 <.L42>:

   data = I2C3RCV;               //get data from I2C3RCV register
    13f0:	80 13 80    	mov.w     0x270, w0
    13f2:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.ACKDT = 1;        // set mastrer to nack instead of ack
    13f4:	76 a2 a8    	bset.b    0x276, #0x5
   I2C3CONbits.ACKEN = 1;        //start ack generation
    13f6:	76 82 a8    	bset.b    0x276, #0x4
   delay_by_nop(10);             //wait before exiting
    13f8:	a0 00 20    	mov.w     #0xa, w0
    13fa:	01 00 20    	mov.w     #0x0, w1
    13fc:	16 ff 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    13fe:	2e 40 90    	mov.b     [w14+2], w0
}
    1400:	00 80 fa    	ulnk      
    1402:	00 00 06    	return    

00001404 <_I2Cwrite>:

// function puts together I2C protocol for random write
void I2Cwrite(char addr, char subaddr, char value){
    1404:	04 00 fa    	lnk       #0x4
    1406:	00 4f 78    	mov.b     w0, [w14]
    1408:	11 47 98    	mov.b     w1, [w14+1]
    140a:	22 47 98    	mov.b     w2, [w14+2]
   i2c_start();
    140c:	2e ff 07    	rcall     0x126a <_i2c_start> <.LFB2> <.LFE1>
   send_i2c_byte(addr & 0xfffe); // set /W bit, turns least sig, bit to 0
    140e:	1e 00 fb    	se        [w14], w0
    1410:	80 00 78    	mov.w     w0, w1
    1412:	e0 ff 2f    	mov.w     #0xfffe, w0
    1414:	00 80 60    	and.w     w1, w0, w0
    1416:	78 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(subaddr);
    1418:	1e 40 90    	mov.b     [w14+1], w0
    141a:	00 00 fb    	se        w0, w0
    141c:	75 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(value);
    141e:	2e 40 90    	mov.b     [w14+2], w0
    1420:	00 00 fb    	se        w0, w0
    1422:	72 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   reset_i2c_bus();
    1424:	56 ff 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    1426:	00 80 fa    	ulnk      
    1428:	00 00 06    	return    

0000142a <_I2Cread>:

// function puts together I2C protocol for random read
char I2Cread(char addr, char subaddr){
    142a:	04 00 fa    	lnk       #0x4
    142c:	20 47 98    	mov.b     w0, [w14+2]
    142e:	31 47 98    	mov.b     w1, [w14+3]
   char temp;
   i2c_start();
    1430:	1c ff 07    	rcall     0x126a <_i2c_start> <.LFB2> <.LFE1>
   send_i2c_byte(addr);
    1432:	2e 40 90    	mov.b     [w14+2], w0
    1434:	00 00 fb    	se        w0, w0
    1436:	68 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(subaddr);
    1438:	3e 40 90    	mov.b     [w14+3], w0
    143a:	00 00 fb    	se        w0, w0
    143c:	65 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   delay_by_nop(10);
    143e:	a0 00 20    	mov.w     #0xa, w0
    1440:	01 00 20    	mov.w     #0x0, w1
    1442:	f3 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   i2c_restart();
    1444:	2e ff 07    	rcall     0x12a2 <_i2c_restart> <.LFB3> <.LFE2>

   send_i2c_byte(addr | 0x01); // set R bit, turn least sig. bit to 1
    1446:	2e 40 90    	mov.b     [w14+2], w0
    1448:	00 04 a0    	bset.b    w0, #0x0
    144a:	00 00 fb    	se        w0, w0
    144c:	5d ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
   temp = i2c_read();
    144e:	8c ff 07    	rcall     0x1368 <_i2c_read> <.LFB6> <.LFE5>
    1450:	00 4f 78    	mov.b     w0, [w14]

   reset_i2c_bus();
    1452:	3f ff 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
   return temp;
    1454:	1e 40 78    	mov.b     [w14], w0
}
    1456:	00 80 fa    	ulnk      
    1458:	00 00 06    	return    

0000145a <_I2Cpoll>:

// function checks if device at addr is on bus
// 1 means it is there, 0 means it is not there
unsigned char I2Cpoll(char addr){
    145a:	04 00 fa    	lnk       #0x4
    145c:	20 47 98    	mov.b     w0, [w14+2]
    unsigned char temp = 0;
    145e:	00 40 eb    	clr.b     w0
    1460:	00 4f 78    	mov.b     w0, [w14]
    i2c_start();
    1462:	03 ff 07    	rcall     0x126a <_i2c_start> <.LFB2> <.LFE1>
    temp = send_i2c_byte((addr) & (0xfffe)); // set /W bit
    1464:	2e 40 90    	mov.b     [w14+2], w0
    1466:	00 00 fb    	se        w0, w0
    1468:	80 00 78    	mov.w     w0, w1
    146a:	e0 ff 2f    	mov.w     #0xfffe, w0
    146c:	00 80 60    	and.w     w1, w0, w0
    146e:	4c ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
    1470:	00 4f 78    	mov.b     w0, [w14]
    reset_i2c_bus();
    1472:	2f ff 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
    if (temp == 0) {
    1474:	1e 40 78    	mov.b     [w14], w0
    1476:	00 04 e0    	cp0.b     w0
    1478:	02 00 3a    	bra       NZ, 0x147e <.L48>
        return 1; // We found it, no error
    147a:	10 c0 b3    	mov.b     #0x1, w0
    147c:	01 00 37    	bra       0x1480 <.L49>

0000147e <.L48>:
    } else return 0;
    147e:	00 40 eb    	clr.b     w0

00001480 <.L49>:
}
    1480:	00 80 fa    	ulnk      
    1482:	00 00 06    	return    

00001484 <_I2Cwritearray>:

// function writes a byte array over i2c
unsigned char I2Cwritearray(char addr, char dat[], uint8_t len) {
    1484:	08 00 fa    	lnk       #0x8
    1486:	20 47 98    	mov.b     w0, [w14+2]
    1488:	21 07 98    	mov.w     w1, [w14+4]
    148a:	62 47 98    	mov.b     w2, [w14+6]
  unsigned char err = 0;
    148c:	00 40 eb    	clr.b     w0
    148e:	00 4f 78    	mov.b     w0, [w14]
  i2c_start();
    1490:	ec fe 07    	rcall     0x126a <_i2c_start> <.LFB2> <.LFE1>
  err = send_i2c_byte(addr & (0xfffe)); // takes 7 bit address and adds /W bit
    1492:	2e 40 90    	mov.b     [w14+2], w0
    1494:	00 00 fb    	se        w0, w0
    1496:	80 00 78    	mov.w     w0, w1
    1498:	e0 ff 2f    	mov.w     #0xfffe, w0
    149a:	00 80 60    	and.w     w1, w0, w0
    149c:	35 ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
    149e:	00 4f 78    	mov.b     w0, [w14]
  uint8_t j;
  for (j = 0; j < len; j++) { // keep sending data bytes til we're done unless it misses an ack
    14a0:	00 40 eb    	clr.b     w0
    14a2:	10 47 98    	mov.b     w0, [w14+1]
    14a4:	0d 00 37    	bra       0x14c0 <.L51>

000014a6 <.L52>:
    err |= send_i2c_byte(dat[j]);
    14a6:	1e 40 90    	mov.b     [w14+1], w0
    14a8:	00 80 fb    	ze        w0, w0
    14aa:	ae 00 90    	mov.w     [w14+4], w1
    14ac:	00 80 40    	add.w     w1, w0, w0
    14ae:	10 40 78    	mov.b     [w0], w0
    14b0:	00 00 fb    	se        w0, w0
    14b2:	2a ff 07    	rcall     0x1308 <_send_i2c_byte> <.LFB5> <.LFE4>
    14b4:	9e 40 78    	mov.b     [w14], w1
    14b6:	01 40 70    	ior.b     w0, w1, w0
    14b8:	00 4f 78    	mov.b     w0, [w14]
    14ba:	1e 40 90    	mov.b     [w14+1], w0
    14bc:	00 40 e8    	inc.b     w0, w0
    14be:	10 47 98    	mov.b     w0, [w14+1]

000014c0 <.L51>:
    14c0:	9e 40 90    	mov.b     [w14+1], w1
    14c2:	6e 40 90    	mov.b     [w14+6], w0
    14c4:	80 cf 50    	sub.b     w1, w0, [w15]
    14c6:	ef ff 39    	bra       NC, 0x14a6 <.L52>
  }
  reset_i2c_bus();
    14c8:	04 ff 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
  return err;
    14ca:	1e 40 78    	mov.b     [w14], w0
}
    14cc:	00 80 fa    	ulnk      
    14ce:	00 00 06    	return    

000014d0 <_i2c2_init>:

////////////////////////////////////////////////////////////////////////////////
// I2C2 ////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

// initiates I2C3 module to baud rate BRG
void i2c2_init(int BRG){      // I2CBRG = 157 for 16Mhz OSC with 100kHz I2C clock
    14d0:	04 00 fa    	lnk       #0x4
    14d2:	10 07 98    	mov.w     w0, [w14+2]
   int temp;
   I2C2BRG = BRG;           // Sets freq to 100kHz
    14d4:	1e 00 90    	mov.w     [w14+2], w0
    14d6:	a0 10 88    	mov.w     w0, 0x214
   I2C2CONbits.I2CEN = 0;	// Disable I2C Mode
    14d8:	17 e2 a9    	bclr.b    0x217, #0x7
   I2C2CONbits.DISSLW = 1;	// Disable slew rate control
    14da:	17 22 a8    	bset.b    0x217, #0x1
   IFS3bits.MI2C2IF = 0;	 // Clear Interrupt
    14dc:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2CONbits.I2CEN = 1;	// Enable I2C Mode
    14de:	17 e2 a8    	bset.b    0x217, #0x7
   temp = I2C2RCV;	 // read buffer to clear buffer full
    14e0:	80 10 80    	mov.w     0x210, w0
    14e2:	00 0f 78    	mov.w     w0, [w14]
   reset_i2c_bus();	 // set bus to idle
    14e4:	f6 fe 07    	rcall     0x12d2 <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    14e6:	00 80 fa    	ulnk      
    14e8:	00 00 06    	return    

000014ea <_i2c2_start>:

//function iniates a start condition on bus
void i2c2_start(void){
    14ea:	02 00 fa    	lnk       #0x2
   int x = 0;
    14ec:	00 00 eb    	clr.w     w0
    14ee:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.ACKDT = 0;	//Reset any previous Ack
    14f0:	16 a2 a9    	bclr.b    0x216, #0x5
   delay_by_nop(10);
    14f2:	a0 00 20    	mov.w     #0xa, w0
    14f4:	01 00 20    	mov.w     #0x0, w1
    14f6:	99 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   I2C2CONbits.SEN = 1;	//Initiate Start condition
    14f8:	16 02 a8    	bset.b    0x216, #0x0
   __asm__("nop");
    14fa:	00 00 00    	nop       

   while (I2C2CONbits.SEN){    //the hardware will automatically clear Start Bit
    14fc:	07 00 37    	bra       0x150c <.L55>

000014fe <.L57>:
      delay_by_nop(1);      //wait for automatic clear before proceding
    14fe:	10 00 20    	mov.w     #0x1, w0
    1500:	01 00 20    	mov.w     #0x0, w1
    1502:	93 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    1504:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)
    1506:	1e 00 78    	mov.w     [w14], w0
    1508:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    150a:	05 00 3c    	bra       GT, 0x1516 <.L58>

0000150c <.L55>:
    150c:	b0 10 80    	mov.w     0x216, w0
    150e:	61 00 60    	and.w     w0, #0x1, w0
    1510:	00 00 e0    	cp0.w     w0
    1512:	f5 ff 3a    	bra       NZ, 0x14fe <.L57>
    1514:	01 00 37    	bra       0x1518 <.L56>

00001516 <.L58>:
      break;
    1516:	00 00 00    	nop       

00001518 <.L56>:
   }
   delay_by_nop(2);
    1518:	20 00 20    	mov.w     #0x2, w0
    151a:	01 00 20    	mov.w     #0x0, w1
    151c:	86 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    151e:	00 80 fa    	ulnk      
    1520:	00 00 06    	return    

00001522 <_i2c2_restart>:

void i2c2_restart(void){
    1522:	02 00 fa    	lnk       #0x2
   int x = 0;
    1524:	00 00 eb    	clr.w     w0
    1526:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.RSEN = 1;	//Initiate restart condition
    1528:	16 22 a8    	bset.b    0x216, #0x1
   __asm__("nop");
    152a:	00 00 00    	nop       
   //the hardware will automatically clear restart bit
   //wait for automatic clear before proceding
   while (I2C2CONbits.RSEN){
    152c:	07 00 37    	bra       0x153c <.L60>

0000152e <.L62>:
      delay_by_nop(1);
    152e:	10 00 20    	mov.w     #0x1, w0
    1530:	01 00 20    	mov.w     #0x0, w1
    1532:	7b fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    1534:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)	break;
    1536:	1e 00 78    	mov.w     [w14], w0
    1538:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    153a:	05 00 3c    	bra       GT, 0x1546 <.L63>

0000153c <.L60>:
    153c:	b0 10 80    	mov.w     0x216, w0
    153e:	62 00 60    	and.w     w0, #0x2, w0
    1540:	00 00 e0    	cp0.w     w0
    1542:	f5 ff 3a    	bra       NZ, 0x152e <.L62>
    1544:	01 00 37    	bra       0x1548 <.L61>

00001546 <.L63>:
    1546:	00 00 00    	nop       

00001548 <.L61>:
   }
   delay_by_nop(2);
    1548:	20 00 20    	mov.w     #0x2, w0
    154a:	01 00 20    	mov.w     #0x0, w1
    154c:	6e fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    154e:	00 80 fa    	ulnk      
    1550:	00 00 06    	return    

00001552 <_reset_i2c2_bus>:


//Resets the I2C bus to Idle
void reset_i2c2_bus(void){
    1552:	02 00 fa    	lnk       #0x2
   int x = 0;
    1554:	00 00 eb    	clr.w     w0
    1556:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.PEN = 1;     //initiate stop bit
    1558:	16 42 a8    	bset.b    0x216, #0x2
   while (I2C2CONbits.PEN) {     //wait for hardware clear of stop bit
    155a:	07 00 37    	bra       0x156a <.L65>

0000155c <.L67>:
      // delay_by_nop(1);
      delay_by_nop(1);
    155c:	10 00 20    	mov.w     #0x1, w0
    155e:	01 00 20    	mov.w     #0x0, w1
    1560:	64 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x ++;
    1562:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20) break;
    1564:	1e 00 78    	mov.w     [w14], w0
    1566:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    1568:	05 00 3c    	bra       GT, 0x1574 <.L68>

0000156a <.L65>:
    156a:	b0 10 80    	mov.w     0x216, w0
    156c:	64 00 60    	and.w     w0, #0x4, w0
    156e:	00 00 e0    	cp0.w     w0
    1570:	f5 ff 3a    	bra       NZ, 0x155c <.L67>
    1572:	01 00 37    	bra       0x1576 <.L66>

00001574 <.L68>:
    1574:	00 00 00    	nop       

00001576 <.L66>:
   }

   I2C2CONbits.RCEN = 0;
    1576:	16 62 a9    	bclr.b    0x216, #0x3
   IFS3bits.MI2C2IF = 0; // Clear Interrupt
    1578:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2STATbits.IWCOL = 0;
    157a:	18 e2 a9    	bclr.b    0x218, #0x7
   I2C2STATbits.BCL = 0;
    157c:	19 42 a9    	bclr.b    0x219, #0x2
   // delay_by_nop(10);
   delay_by_nop(20);
    157e:	40 01 20    	mov.w     #0x14, w0
    1580:	01 00 20    	mov.w     #0x0, w1
    1582:	53 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    1584:	00 80 fa    	ulnk      
    1586:	00 00 06    	return    

00001588 <_send_i2c2_byte>:


//basic I2C byte send
char send_i2c2_byte(int data){
    1588:	04 00 fa    	lnk       #0x4
    158a:	10 07 98    	mov.w     w0, [w14+2]
   int i;
   while (I2C2STATbits.TBF) { }
    158c:	00 00 00    	nop       

0000158e <.L70>:
    158e:	c0 10 80    	mov.w     0x218, w0
    1590:	61 00 60    	and.w     w0, #0x1, w0
    1592:	00 00 e0    	cp0.w     w0
    1594:	fc ff 3a    	bra       NZ, 0x158e <.L70>
   IFS3bits.MI2C2IF = 0; // Clear Interrupt
    1596:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2TRN = data; // load the outgoing data byte
    1598:	1e 00 90    	mov.w     [w14+2], w0
    159a:	90 10 88    	mov.w     w0, 0x212

   for (i=0; i<500; i++){           // wait for transmission
    159c:	00 00 eb    	clr.w     w0
    159e:	00 0f 78    	mov.w     w0, [w14]
    15a0:	09 00 37    	bra       0x15b4 <.L71>

000015a2 <.L74>:
      if (!I2C2STATbits.TRSTAT) break; // if master transmit not in progress break
    15a2:	c1 10 80    	mov.w     0x218, w1
    15a4:	00 00 24    	mov.w     #0x4000, w0
    15a6:	00 80 60    	and.w     w1, w0, w0
    15a8:	00 00 e0    	cp0.w     w0
    15aa:	09 00 32    	bra       Z, 0x15be <.L78>
      delay_by_nop(1); }
    15ac:	10 00 20    	mov.w     #0x1, w0
    15ae:	01 00 20    	mov.w     #0x0, w1
    15b0:	3c fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    15b2:	1e 0f e8    	inc.w     [w14], [w14]

000015b4 <.L71>:
    15b4:	30 1f 20    	mov.w     #0x1f3, w0
    15b6:	9e 00 78    	mov.w     [w14], w1
    15b8:	80 8f 50    	sub.w     w1, w0, [w15]
    15ba:	f3 ff 34    	bra       LE, 0x15a2 <.L74>
    15bc:	01 00 37    	bra       0x15c0 <.L73>

000015be <.L78>:
    15be:	00 00 00    	nop       

000015c0 <.L73>:

    if (i == 500) {     // if i got to 500, then there was an issue`
    15c0:	40 1f 20    	mov.w     #0x1f4, w0
    15c2:	9e 00 78    	mov.w     [w14], w1
    15c4:	80 8f 50    	sub.w     w1, w0, [w15]
    15c6:	02 00 3a    	bra       NZ, 0x15cc <.L75>
        return(1); }    // return 1 to indicate failure
    15c8:	10 c0 b3    	mov.b     #0x1, w0
    15ca:	0c 00 37    	bra       0x15e4 <.L76>

000015cc <.L75>:

   if (I2C2STATbits.ACKSTAT == 1){   // Check for NO_ACK from slave,
    15cc:	c1 10 80    	mov.w     0x218, w1
    15ce:	00 00 28    	mov.w     #0x8000, w0
    15d0:	00 80 60    	and.w     w1, w0, w0
    15d2:	00 00 e0    	cp0.w     w0
    15d4:	03 00 32    	bra       Z, 0x15dc <.L77>
      reset_i2c2_bus();
    15d6:	bd ff 07    	rcall     0x1552 <_reset_i2c2_bus> <.LFB16> <.LFE15>
      return(1); }            // abort if not found
    15d8:	10 c0 b3    	mov.b     #0x1, w0
    15da:	04 00 37    	bra       0x15e4 <.L76>

000015dc <.L77>:

   delay_by_nop(2);
    15dc:	20 00 20    	mov.w     #0x2, w0
    15de:	01 00 20    	mov.w     #0x0, w1
    15e0:	24 fe 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return(0);
    15e2:	00 40 eb    	clr.b     w0

000015e4 <.L76>:
}
    15e4:	00 80 fa    	ulnk      
    15e6:	00 00 06    	return    

000015e8 <_i2c2_read>:


//function reads data, returns the read data, no ack
// helper function
char i2c2_read(void){
    15e8:	04 00 fa    	lnk       #0x4
   int i = 0;
    15ea:	00 00 eb    	clr.w     w0
    15ec:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    15ee:	00 40 eb    	clr.b     w0
    15f0:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    15f2:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {           //if no response, break
    15f4:	05 00 37    	bra       0x1600 <.L80>

000015f6 <.L82>:
      i ++;
    15f6:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;  }
    15f8:	00 7d 20    	mov.w     #0x7d0, w0
    15fa:	9e 00 78    	mov.w     [w14], w1
    15fc:	80 8f 50    	sub.w     w1, w0, [w15]
    15fe:	05 00 3c    	bra       GT, 0x160a <.L83>

00001600 <.L80>:
    1600:	c0 10 80    	mov.w     0x218, w0
    1602:	62 00 60    	and.w     w0, #0x2, w0
    1604:	00 00 e0    	cp0.w     w0
    1606:	f7 ff 32    	bra       Z, 0x15f6 <.L82>
    1608:	01 00 37    	bra       0x160c <.L81>

0000160a <.L83>:
    160a:	00 00 00    	nop       

0000160c <.L81>:

   data = I2C2RCV;       //get data from I2C2RCV register
    160c:	80 10 80    	mov.w     0x210, w0
    160e:	20 47 98    	mov.b     w0, [w14+2]
   return data;
    1610:	2e 40 90    	mov.b     [w14+2], w0
}
    1612:	00 80 fa    	ulnk      
    1614:	00 00 06    	return    

00001616 <_i2c2_read_ack>:


//function reads data, returns the read data, with ack
char i2c2_read_ack(void){	//does not reset bus!!!
    1616:	04 00 fa    	lnk       #0x4
   int i = 0;
    1618:	00 00 eb    	clr.w     w0
    161a:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    161c:	00 40 eb    	clr.b     w0
    161e:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    1620:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {       //if no response, break
    1622:	05 00 37    	bra       0x162e <.L85>

00001624 <.L87>:
      i++;
    1624:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    1626:	00 7d 20    	mov.w     #0x7d0, w0
    1628:	9e 00 78    	mov.w     [w14], w1
    162a:	80 8f 50    	sub.w     w1, w0, [w15]
    162c:	05 00 3c    	bra       GT, 0x1638 <.L88>

0000162e <.L85>:
    162e:	c0 10 80    	mov.w     0x218, w0
    1630:	62 00 60    	and.w     w0, #0x2, w0
    1632:	00 00 e0    	cp0.w     w0
    1634:	f7 ff 32    	bra       Z, 0x1624 <.L87>
    1636:	01 00 37    	bra       0x163a <.L86>

00001638 <.L88>:
    1638:	00 00 00    	nop       

0000163a <.L86>:

   data = I2C2RCV;               //get data from I2C2RCV register
    163a:	80 10 80    	mov.w     0x210, w0
    163c:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.ACKEN = 1;        //start ACK generation
    163e:	16 82 a8    	bset.b    0x216, #0x4
   delay_by_nop(10);             //wait before exiting
    1640:	a0 00 20    	mov.w     #0xa, w0
    1642:	01 00 20    	mov.w     #0x0, w1
    1644:	f2 fd 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    1646:	2e 40 90    	mov.b     [w14+2], w0
}
    1648:	00 80 fa    	ulnk      
    164a:	00 00 06    	return    

0000164c <_i2c2_read_nack>:

char i2c2_read_nack(void){	//does not reset bus!!!
    164c:	04 00 fa    	lnk       #0x4
   int i = 0;
    164e:	00 00 eb    	clr.w     w0
    1650:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    1652:	00 40 eb    	clr.b     w0
    1654:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    1656:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {       //if no response, break
    1658:	05 00 37    	bra       0x1664 <.L90>

0000165a <.L92>:
      i++;
    165a:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    165c:	00 7d 20    	mov.w     #0x7d0, w0
    165e:	9e 00 78    	mov.w     [w14], w1
    1660:	80 8f 50    	sub.w     w1, w0, [w15]
    1662:	05 00 3c    	bra       GT, 0x166e <.L93>

00001664 <.L90>:
    1664:	c0 10 80    	mov.w     0x218, w0
    1666:	62 00 60    	and.w     w0, #0x2, w0
    1668:	00 00 e0    	cp0.w     w0
    166a:	f7 ff 32    	bra       Z, 0x165a <.L92>
    166c:	01 00 37    	bra       0x1670 <.L91>

0000166e <.L93>:
    166e:	00 00 00    	nop       

00001670 <.L91>:

   data = I2C2RCV;               //get data from I2C2RCV register
    1670:	80 10 80    	mov.w     0x210, w0
    1672:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.ACKDT = 1;        // set mastrer to nack instead of ack
    1674:	16 a2 a8    	bset.b    0x216, #0x5
   I2C2CONbits.ACKEN = 1;        //start ack generation
    1676:	16 82 a8    	bset.b    0x216, #0x4
   delay_by_nop(10);             //wait before exiting
    1678:	a0 00 20    	mov.w     #0xa, w0
    167a:	01 00 20    	mov.w     #0x0, w1
    167c:	d6 fd 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    167e:	2e 40 90    	mov.b     [w14+2], w0
}
    1680:	00 80 fa    	ulnk      
    1682:	00 00 06    	return    

00001684 <_I2C2poll>:

// function checks if device at addr i bus
// 1 means it is not there, 0 means it is not there
unsigned char I2C2poll(char addr){
    1684:	04 00 fa    	lnk       #0x4
    1686:	20 47 98    	mov.b     w0, [w14+2]
   unsigned char temp = 0;
    1688:	00 40 eb    	clr.b     w0
    168a:	00 4f 78    	mov.b     w0, [w14]
   i2c2_start();
    168c:	2e ff 07    	rcall     0x14ea <_i2c2_start> <.LFB14> <.LFE13>
   temp = send_i2c2_byte((addr) & (0xfffe)); // set /W bit
    168e:	2e 40 90    	mov.b     [w14+2], w0
    1690:	00 00 fb    	se        w0, w0
    1692:	80 00 78    	mov.w     w0, w1
    1694:	e0 ff 2f    	mov.w     #0xfffe, w0
    1696:	00 80 60    	and.w     w1, w0, w0
    1698:	77 ff 07    	rcall     0x1588 <_send_i2c2_byte> <.LFB17> <.LFE16>
    169a:	00 4f 78    	mov.b     w0, [w14]
   reset_i2c2_bus();
    169c:	5a ff 07    	rcall     0x1552 <_reset_i2c2_bus> <.LFB16> <.LFE15>
   if (temp == 0) {
    169e:	1e 40 78    	mov.b     [w14], w0
    16a0:	00 04 e0    	cp0.b     w0
    16a2:	02 00 3a    	bra       NZ, 0x16a8 <.L95>
       return 1; // We found it, no error
    16a4:	10 c0 b3    	mov.b     #0x1, w0
    16a6:	01 00 37    	bra       0x16aa <.L96>

000016a8 <.L95>:
   } else return 0;
    16a8:	00 40 eb    	clr.b     w0

000016aa <.L96>:
}
    16aa:	00 80 fa    	ulnk      
    16ac:	00 00 06    	return    

000016ae <_init_ajuart>:
uint8_t U1TXbuffer[U1_TX_BUFFER_LENGTH];
uint8_t U1RXbuffer[U1_RX_BUFFER_LENGTH];
uint16_t U1_tx_threshold;

void init_ajuart(void) {
    16ae:	04 00 fa    	lnk       #0x4
    uint8_t *RPOR, *RPINR;

    // Configure audio jack UART pins and connect them to UART1
    AJ_TX_DIR = OUT; AJ_TX = 1;
    16b0:	f0 c2 a9    	bclr.b    0x2f0, #0x6
    16b2:	f2 c2 a8    	bset.b    0x2f2, #0x6
    AJ_RX_DIR = IN;
    16b4:	f0 e2 a8    	bset.b    0x2f0, #0x7

    RPOR = (uint8_t *)&RPOR0;
    16b6:	00 6c 20    	mov.w     #0x6c0, w0
    16b8:	00 0f 78    	mov.w     w0, [w14]
    RPINR = (uint8_t *)&RPINR0;
    16ba:	00 68 20    	mov.w     #0x680, w0
    16bc:	10 07 98    	mov.w     w0, [w14+2]

    __builtin_write_OSCCONL(OSCCON & 0xBF);
    16be:	11 3a 80    	mov.w     0x742, w1
    16c0:	f0 0b 20    	mov.w     #0xbf, w0
    16c2:	00 81 60    	and.w     w1, w0, w2
    16c4:	60 04 20    	mov.w     #0x46, w0
    16c6:	71 05 20    	mov.w     #0x57, w1
    16c8:	23 74 20    	mov.w     #0x742, w3
    16ca:	80 49 78    	mov.b     w0, [w3]
    16cc:	81 49 78    	mov.b     w1, [w3]
    16ce:	82 49 78    	mov.b     w2, [w3]
    RPINR[U1RX_RP] = AJ_RX_RP;
    16d0:	1e 00 90    	mov.w     [w14+2], w0
    16d2:	40 02 b0    	add.w     #0x24, w0
    16d4:	a1 c1 b3    	mov.b     #0x1a, w1
    16d6:	01 48 78    	mov.b     w1, [w0]
    RPOR[AJ_TX_RP] = U1TX_RP;
    16d8:	9e 00 78    	mov.w     [w14], w1
    16da:	75 80 40    	add.w     w1, #0x15, w0
    16dc:	31 c0 b3    	mov.b     #0x3, w1
    16de:	01 48 78    	mov.b     w1, [w0]
    __builtin_write_OSCCONL(OSCCON | 0x40);
    16e0:	10 3a 80    	mov.w     0x742, w0
    16e2:	00 01 78    	mov.w     w0, w2
    16e4:	02 60 a0    	bset.w    w2, #0x6
    16e6:	60 04 20    	mov.w     #0x46, w0
    16e8:	71 05 20    	mov.w     #0x57, w1
    16ea:	23 74 20    	mov.w     #0x742, w3
    16ec:	80 49 78    	mov.b     w0, [w3]
    16ee:	81 49 78    	mov.b     w1, [w3]
    16f0:	82 49 78    	mov.b     w2, [w3]

    U1MODE = 0x0008;                // configure UART1 for transmission at
    16f2:	80 00 20    	mov.w     #0x8, w0
    16f4:	00 11 88    	mov.w     w0, 0x220
    U1BRG = 0x0022;                 //   115,200 baud, no parity, 1 stop bit
    16f6:	20 02 20    	mov.w     #0x22, w0
    16f8:	40 11 88    	mov.w     w0, 0x228

    U1_tx_buffer.data = U1TXbuffer;
    16fa:	80 82 20    	mov.w     #0x828, w0
    16fc:	a0 40 88    	mov.w     w0, 0x814
    U1_tx_buffer.length = U1_TX_BUFFER_LENGTH;
    16fe:	00 40 20    	mov.w     #0x400, w0
    1700:	b0 40 88    	mov.w     w0, 0x816
    U1_tx_buffer.head = 0;
    1702:	00 00 eb    	clr.w     w0
    1704:	c0 40 88    	mov.w     w0, 0x818
    U1_tx_buffer.tail = 0;
    1706:	00 00 eb    	clr.w     w0
    1708:	d0 40 88    	mov.w     w0, 0x81a
    U1_tx_buffer.count = 0;
    170a:	00 00 eb    	clr.w     w0
    170c:	e0 40 88    	mov.w     w0, 0x81c
    U1_tx_threshold = 3 * U1_TX_BUFFER_LENGTH / 4;
    170e:	00 30 20    	mov.w     #0x300, w0
    1710:	90 40 88    	mov.w     w0, 0x812

    U1_rx_buffer.data = U1RXbuffer;
    1712:	80 c2 20    	mov.w     #0xc28, w0
    1714:	f0 40 88    	mov.w     w0, 0x81e
    U1_rx_buffer.length = U1_RX_BUFFER_LENGTH;
    1716:	00 40 20    	mov.w     #0x400, w0
    1718:	00 41 88    	mov.w     w0, 0x820
    U1_rx_buffer.head = 0;
    171a:	00 00 eb    	clr.w     w0
    171c:	10 41 88    	mov.w     w0, 0x822
    U1_rx_buffer.tail = 0;
    171e:	00 00 eb    	clr.w     w0
    1720:	20 41 88    	mov.w     w0, 0x824
    U1_rx_buffer.count = 0;
    1722:	00 00 eb    	clr.w     w0
    1724:	30 41 88    	mov.w     w0, 0x826

    U1STAbits.UTXISEL1 = 0;         // set UART1 UTXISEL<1:0> = 01, TX interrupt
    1726:	23 e2 a9    	bclr.b    0x223, #0x7
    U1STAbits.UTXISEL0 = 1;         //   when all transmit operations are done
    1728:	23 a2 a8    	bset.b    0x223, #0x5

    IFS0bits.U1TXIF = 0;            // lower UART1 TX interrupt flag
    172a:	85 80 a9    	bclr.b    0x85, #0x4
    IEC0bits.U1TXIE = 1;            // enable UART1 TX interrupt
    172c:	95 80 a8    	bset.b    0x95, #0x4

    IFS0bits.U1RXIF = 0;            // lower UART1 RX interrupt flag
    172e:	85 60 a9    	bclr.b    0x85, #0x3
    IEC0bits.U1RXIE = 1;            // enable UART1 RX interrupt
    1730:	95 60 a8    	bset.b    0x95, #0x3

    U1MODEbits.UARTEN = 1;          // enable UART1 module
    1732:	21 e2 a8    	bset.b    0x221, #0x7
    U1STAbits.UTXEN = 1;            // enable UART1 data transmission
    1734:	23 42 a8    	bset.b    0x223, #0x2
}
    1736:	00 80 fa    	ulnk      
    1738:	00 00 06    	return    

0000173a <_U1_in_waiting>:

void __attribute__((interrupt, auto_psv)) _U1TXInterrupt(void) {
    uint8_t ch;

    IFS0bits.U1TXIF = 0;            // lower UART1 TX interrupt flag

    if (U1_tx_buffer.count == 0)    // if nothing left in UART1 TX buffer, 
        U1STAbits.UTXEN = 0;        //   disable data transmission

    while ((U1STAbits.UTXBF == 0) && (U1_tx_buffer.count != 0)) {
        disable_interrupts();
        ch = U1_tx_buffer.data[U1_tx_buffer.head];
        U1_tx_buffer.head++;
        if (U1_tx_buffer.head == U1_tx_buffer.length)
            U1_tx_buffer.head = 0;
        U1_tx_buffer.count--;
        enable_interrupts();
        U1TXREG = (uint16_t)ch;
    }
}

void __attribute__((interrupt, auto_psv)) _U1RXInterrupt(void) {
    IFS0bits.U1RXIF = 0;            // lower UART1 RX interrupt flag

    while ((U1STAbits.URXDA == 1) && (U1_rx_buffer.count != U1_rx_buffer.length)) {
        disable_interrupts();
        U1_rx_buffer.data[U1_rx_buffer.tail] = (uint8_t)U1RXREG;
        U1_rx_buffer.tail++;
        if (U1_rx_buffer.tail == U1_rx_buffer.length)
            U1_rx_buffer.tail = 0;
        U1_rx_buffer.count++;
        enable_interrupts();
    }
}

uint16_t U1_in_waiting(void) {
    173a:	00 00 fa    	lnk       #0x0
    return U1_rx_buffer.count;
    173c:	30 41 80    	mov.w     0x826, w0
}
    173e:	00 80 fa    	ulnk      
    1740:	00 00 06    	return    

00001742 <_U1_flush_tx_buffer>:

void U1_flush_tx_buffer(void) {
    1742:	00 00 fa    	lnk       #0x0
    if (U1STAbits.UTXEN == 0)       // if UART1 transmission is disabled,
    1744:	11 11 80    	mov.w     0x222, w1
    1746:	00 40 20    	mov.w     #0x400, w0
    1748:	00 80 60    	and.w     w1, w0, w0
    174a:	00 00 e0    	cp0.w     w0
    174c:	01 00 3a    	bra       NZ, 0x1750 <.L15>
        U1STAbits.UTXEN = 1;        //   enable it
    174e:	23 42 a8    	bset.b    0x223, #0x2

00001750 <.L15>:
}
    1750:	00 80 fa    	ulnk      
    1752:	00 00 06    	return    

00001754 <_U1_putc>:

void U1_putc(uint8_t ch) {
    1754:	02 00 fa    	lnk       #0x2
    1756:	00 4f 78    	mov.b     w0, [w14]
    // Wait until UART1 TX buffer is not full
    while (U1_tx_buffer.count == U1_tx_buffer.length) {}
    1758:	00 00 00    	nop       

0000175a <.L18>:
    175a:	e1 40 80    	mov.w     0x81c, w1
    175c:	b0 40 80    	mov.w     0x816, w0
    175e:	80 8f 50    	sub.w     w1, w0, [w15]
    1760:	fc ff 32    	bra       Z, 0x175a <.L18>

    disable_interrupts();
    1762:	ff 3f fc    	disi      #0x3fff
    U1_tx_buffer.data[U1_tx_buffer.tail] = ch;
    1764:	a1 40 80    	mov.w     0x814, w1
    1766:	d0 40 80    	mov.w     0x81a, w0
    1768:	00 80 40    	add.w     w1, w0, w0
    176a:	1e 48 78    	mov.b     [w14], [w0]
    U1_tx_buffer.tail++;
    176c:	d0 40 80    	mov.w     0x81a, w0
    176e:	00 00 e8    	inc.w     w0, w0
    1770:	d0 40 88    	mov.w     w0, 0x81a
    if (U1_tx_buffer.tail == U1_tx_buffer.length)
    1772:	d1 40 80    	mov.w     0x81a, w1
    1774:	b0 40 80    	mov.w     0x816, w0
    1776:	80 8f 50    	sub.w     w1, w0, [w15]
    1778:	02 00 3a    	bra       NZ, 0x177e <.L19>
        U1_tx_buffer.tail = 0;
    177a:	00 00 eb    	clr.w     w0
    177c:	d0 40 88    	mov.w     w0, 0x81a

0000177e <.L19>:
    U1_tx_buffer.count++;
    177e:	e0 40 80    	mov.w     0x81c, w0
    1780:	00 00 e8    	inc.w     w0, w0
    1782:	e0 40 88    	mov.w     w0, 0x81c
    enable_interrupts();
    1784:	52 20 ef    	clr.w     0x52

    // If UART1 TX buffer is full enough, enable data transmission
    if (U1_tx_buffer.count >= U1_tx_threshold)
    1786:	e1 40 80    	mov.w     0x81c, w1
    1788:	90 40 80    	mov.w     0x812, w0
    178a:	80 8f 50    	sub.w     w1, w0, [w15]
    178c:	01 00 39    	bra       NC, 0x1790 <.L17>
        U1STAbits.UTXEN = 1;
    178e:	23 42 a8    	bset.b    0x223, #0x2

00001790 <.L17>:
}
    1790:	00 80 fa    	ulnk      
    1792:	00 00 06    	return    

00001794 <_U1_getc>:

uint8_t U1_getc(void) {
    1794:	02 00 fa    	lnk       #0x2
    uint8_t ch;

    // Wait until UART1 RX buffer is not empty
    while (U1_rx_buffer.count == 0) {}
    1796:	00 00 00    	nop       

00001798 <.L22>:
    1798:	30 41 80    	mov.w     0x826, w0
    179a:	00 00 e0    	cp0.w     w0
    179c:	fd ff 32    	bra       Z, 0x1798 <.L22>

    disable_interrupts();
    179e:	ff 3f fc    	disi      #0x3fff
    ch = U1_rx_buffer.data[U1_rx_buffer.head];
    17a0:	f1 40 80    	mov.w     0x81e, w1
    17a2:	10 41 80    	mov.w     0x822, w0
    17a4:	00 80 40    	add.w     w1, w0, w0
    17a6:	10 4f 78    	mov.b     [w0], [w14]
    U1_rx_buffer.head++;
    17a8:	10 41 80    	mov.w     0x822, w0
    17aa:	00 00 e8    	inc.w     w0, w0
    17ac:	10 41 88    	mov.w     w0, 0x822
    if (U1_rx_buffer.head == U1_rx_buffer.length)
    17ae:	11 41 80    	mov.w     0x822, w1
    17b0:	00 41 80    	mov.w     0x820, w0
    17b2:	80 8f 50    	sub.w     w1, w0, [w15]
    17b4:	02 00 3a    	bra       NZ, 0x17ba <.L23>
        U1_rx_buffer.head = 0;
    17b6:	00 00 eb    	clr.w     w0
    17b8:	10 41 88    	mov.w     w0, 0x822

000017ba <.L23>:
    U1_rx_buffer.count--;
    17ba:	30 41 80    	mov.w     0x826, w0
    17bc:	00 00 e9    	dec.w     w0, w0
    17be:	30 41 88    	mov.w     w0, 0x826
    enable_interrupts();
    17c0:	52 20 ef    	clr.w     0x52

    return ch;
    17c2:	1e 40 78    	mov.b     [w14], w0
}
    17c4:	00 80 fa    	ulnk      
    17c6:	00 00 06    	return    

000017c8 <_U1_puts>:

void U1_puts(uint8_t *str) {
    17c8:	02 00 fa    	lnk       #0x2
    17ca:	00 0f 78    	mov.w     w0, [w14]
    while (*str)
    17cc:	04 00 37    	bra       0x17d6 <.L25>

000017ce <.L26>:
        U1_putc(*str++);
    17ce:	1e 00 78    	mov.w     [w14], w0
    17d0:	10 40 78    	mov.b     [w0], w0
    17d2:	1e 0f e8    	inc.w     [w14], [w14]
    17d4:	bf ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>

000017d6 <.L25>:
    17d6:	1e 00 78    	mov.w     [w14], w0
    17d8:	10 40 78    	mov.b     [w0], w0
    17da:	00 04 e0    	cp0.b     w0
    17dc:	f8 ff 3a    	bra       NZ, 0x17ce <.L26>
    U1_flush_tx_buffer();
    17de:	b1 ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
}
    17e0:	00 80 fa    	ulnk      
    17e2:	00 00 06    	return    

000017e4 <_U1_gets>:

void U1_gets(uint8_t *str, uint16_t len) {
    17e4:	04 00 fa    	lnk       #0x4
    17e6:	00 0f 78    	mov.w     w0, [w14]
    17e8:	11 07 98    	mov.w     w1, [w14+2]
    if (len == 0)
    17ea:	1e 00 90    	mov.w     [w14+2], w0
    17ec:	00 00 e0    	cp0.w     w0
    17ee:	1a 00 32    	bra       Z, 0x1824 <.L32>
        return;

    if (len == 1) {
    17f0:	1e 00 90    	mov.w     [w14+2], w0
    17f2:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    17f4:	04 00 3a    	bra       NZ, 0x17fe <.L30>
        *str = '\0';
    17f6:	1e 00 78    	mov.w     [w14], w0
    17f8:	80 40 eb    	clr.b     w1
    17fa:	01 48 78    	mov.b     w1, [w0]
        return;
    17fc:	14 00 37    	bra       0x1826 <.L27>

000017fe <.L30>:
    }

    while (1) {
        *str = U1_getc();
    17fe:	ca ff 07    	rcall     0x1794 <_U1_getc> <.LFB6> <.LFE5>
    1800:	9e 00 78    	mov.w     [w14], w1
    1802:	80 48 78    	mov.b     w0, [w1]
        if ((*str == '\r') || (len == 1))
    1804:	1e 00 78    	mov.w     [w14], w0
    1806:	10 40 78    	mov.b     [w0], w0
    1808:	ed 4f 50    	sub.b     w0, #0xd, [w15]
    180a:	08 00 32    	bra       Z, 0x181c <.L31>
    180c:	1e 00 90    	mov.w     [w14+2], w0
    180e:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1810:	05 00 32    	bra       Z, 0x181c <.L31>
            break;
        str++;
    1812:	1e 0f e8    	inc.w     [w14], [w14]
        len--;
    1814:	1e 00 90    	mov.w     [w14+2], w0
    1816:	00 00 e9    	dec.w     w0, w0
    1818:	10 07 98    	mov.w     w0, [w14+2]
    }
    181a:	f1 ff 37    	bra       0x17fe <.L30>

0000181c <.L31>:
    *str = '\0';
    181c:	1e 00 78    	mov.w     [w14], w0
    181e:	80 40 eb    	clr.b     w1
    1820:	01 48 78    	mov.b     w1, [w0]
    1822:	01 00 37    	bra       0x1826 <.L27>

00001824 <.L32>:
    1824:	00 00 00    	nop       

00001826 <.L27>:
}
    1826:	00 80 fa    	ulnk      
    1828:	00 00 06    	return    

0000182a <_U1_gets_term>:

void U1_gets_term(uint8_t *str, uint16_t len) {
    182a:	08 00 fa    	lnk       #0x8
    182c:	20 07 98    	mov.w     w0, [w14+4]
    182e:	31 07 98    	mov.w     w1, [w14+6]
    uint8_t *start;
    uint16_t left;

    if (len == 0)
    1830:	3e 00 90    	mov.w     [w14+6], w0
    1832:	00 00 e0    	cp0.w     w0
    1834:	6f 00 32    	bra       Z, 0x1914 <.L46>
        return;

    if (len == 1) {
    1836:	3e 00 90    	mov.w     [w14+6], w0
    1838:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    183a:	04 00 3a    	bra       NZ, 0x1844 <.L36>
        *str = '\0';
    183c:	2e 00 90    	mov.w     [w14+4], w0
    183e:	80 40 eb    	clr.b     w1
    1840:	01 48 78    	mov.b     w1, [w0]
        return;
    1842:	69 00 37    	bra       0x1916 <.L33>

00001844 <.L36>:
    }

    U1_putc(0x1B);                          // save current cursor position
    1844:	b0 c1 b3    	mov.b     #0x1b, w0
    1846:	86 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    U1_putc('7');
    1848:	70 c3 b3    	mov.b     #0x37, w0
    184a:	84 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    U1_flush_tx_buffer();
    184c:	7a ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    start = str;
    184e:	ae 00 90    	mov.w     [w14+4], w1
    1850:	11 07 98    	mov.w     w1, [w14+2]
    left = len;
    1852:	be 00 90    	mov.w     [w14+6], w1
    1854:	01 0f 78    	mov.w     w1, [w14]
    1856:	03 00 37    	bra       0x185e <.L45>

00001858 <.L47>:
    while (1) {
        *str = U1_getc();                   // get a character
        if (*str == '\r')                   // if character is return,
            break;                          //   end the loop
        if (*str == 0x1B) {                 // if character is escape,
            U1_putc(0x1B);                  //   restore cursor position,
            U1_putc('8');
            U1_putc(0x1B);                  //   clear to end of line, and
            U1_putc('[');
            U1_putc('K');
            U1_flush_tx_buffer();
            str = start;                    //   start over at the beginning
            left = len;
            continue;
        }
        if ((*str == '\b') ||               // if character is backspace
            (*str == 0x7F)) {               //   or delete, 
            if (str > start) {              //   and we are not at the start, 
                U1_putc('\b');              //   erase the last character and
                U1_putc(' ');
                U1_putc('\b');
                U1_flush_tx_buffer();
                str--;                      //   back up the pointer,
                left++;
            } else {                        //   otherwise
                U1_putc('\a');              //   send alert/bell character
                U1_flush_tx_buffer();
            }
            continue;
        }
        if (left == 1) {                    // if string buffer is full,
            U1_putc('\a');                  //   send alert/bell character
            U1_flush_tx_buffer();
            continue;
        }
        if ((*str >= 32) && (*str < 127)) { // if character is printable,
            U1_putc(*str);                  //   echo the received character
            U1_flush_tx_buffer();
            str++;                          //   and advance the pointer
            left--;
        }
    }
    1858:	00 00 00    	nop       
    185a:	01 00 37    	bra       0x185e <.L45>

0000185c <.L48>:
    185c:	00 00 00    	nop       

0000185e <.L45>:
    185e:	9a ff 07    	rcall     0x1794 <_U1_getc> <.LFB6> <.LFE5>
    1860:	ae 00 90    	mov.w     [w14+4], w1
    1862:	80 48 78    	mov.b     w0, [w1]
    1864:	2e 00 90    	mov.w     [w14+4], w0
    1866:	10 40 78    	mov.b     [w0], w0
    1868:	ed 4f 50    	sub.b     w0, #0xd, [w15]
    186a:	09 00 3a    	bra       NZ, 0x187e <.L37>
    *str = '\0';                            // terminarte the string with null
    186c:	2e 00 90    	mov.w     [w14+4], w0
    186e:	80 40 eb    	clr.b     w1
    1870:	01 48 78    	mov.b     w1, [w0]
    U1_putc('\n');                          // send newline and
    1872:	a0 c0 b3    	mov.b     #0xa, w0
    1874:	6f ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    U1_putc('\r');                          //   carriage return
    1876:	d0 c0 b3    	mov.b     #0xd, w0
    1878:	6d ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    U1_flush_tx_buffer();
    187a:	63 ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    187c:	4c 00 37    	bra       0x1916 <.L33>

0000187e <.L37>:
    187e:	2e 00 90    	mov.w     [w14+4], w0
    1880:	10 40 78    	mov.b     [w0], w0
    1882:	fb 4f 50    	sub.b     w0, #0x1b, [w15]
    1884:	10 00 3a    	bra       NZ, 0x18a6 <.L38>
    1886:	b0 c1 b3    	mov.b     #0x1b, w0
    1888:	65 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    188a:	80 c3 b3    	mov.b     #0x38, w0
    188c:	63 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    188e:	b0 c1 b3    	mov.b     #0x1b, w0
    1890:	61 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1892:	b0 c5 b3    	mov.b     #0x5b, w0
    1894:	5f ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1896:	b0 c4 b3    	mov.b     #0x4b, w0
    1898:	5d ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    189a:	53 ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    189c:	9e 00 90    	mov.w     [w14+2], w1
    189e:	21 07 98    	mov.w     w1, [w14+4]
    18a0:	be 00 90    	mov.w     [w14+6], w1
    18a2:	01 0f 78    	mov.w     w1, [w14]
    18a4:	36 00 37    	bra       0x1912 <.L39>

000018a6 <.L38>:
    18a6:	2e 00 90    	mov.w     [w14+4], w0
    18a8:	10 40 78    	mov.b     [w0], w0
    18aa:	e8 4f 50    	sub.b     w0, #0x8, [w15]
    18ac:	05 00 32    	bra       Z, 0x18b8 <.L40>
    18ae:	2e 00 90    	mov.w     [w14+4], w0
    18b0:	90 40 78    	mov.b     [w0], w1
    18b2:	f0 c7 b3    	mov.b     #0x7f, w0
    18b4:	80 cf 50    	sub.b     w1, w0, [w15]
    18b6:	14 00 3a    	bra       NZ, 0x18e0 <.L41>

000018b8 <.L40>:
    18b8:	ae 00 90    	mov.w     [w14+4], w1
    18ba:	1e 00 90    	mov.w     [w14+2], w0
    18bc:	80 8f 50    	sub.w     w1, w0, [w15]
    18be:	0c 00 36    	bra       LEU, 0x18d8 <.L42>
    18c0:	80 c0 b3    	mov.b     #0x8, w0
    18c2:	48 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    18c4:	00 c2 b3    	mov.b     #0x20, w0
    18c6:	46 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    18c8:	80 c0 b3    	mov.b     #0x8, w0
    18ca:	44 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    18cc:	3a ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    18ce:	2e 00 90    	mov.w     [w14+4], w0
    18d0:	00 00 e9    	dec.w     w0, w0
    18d2:	20 07 98    	mov.w     w0, [w14+4]
    18d4:	1e 0f e8    	inc.w     [w14], [w14]
    18d6:	03 00 37    	bra       0x18de <.L43>

000018d8 <.L42>:
    18d8:	70 c0 b3    	mov.b     #0x7, w0
    18da:	3c ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    18dc:	32 ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>

000018de <.L43>:
    18de:	19 00 37    	bra       0x1912 <.L39>

000018e0 <.L41>:
    18e0:	1e 00 78    	mov.w     [w14], w0
    18e2:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    18e4:	04 00 3a    	bra       NZ, 0x18ee <.L44>
    18e6:	70 c0 b3    	mov.b     #0x7, w0
    18e8:	35 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    18ea:	2b ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    18ec:	12 00 37    	bra       0x1912 <.L39>

000018ee <.L44>:
    18ee:	2e 00 90    	mov.w     [w14+4], w0
    18f0:	10 40 78    	mov.b     [w0], w0
    18f2:	ff 4f 50    	sub.b     w0, #0x1f, [w15]
    18f4:	b1 ff 36    	bra       LEU, 0x1858 <.L47>
    18f6:	2e 00 90    	mov.w     [w14+4], w0
    18f8:	90 40 78    	mov.b     [w0], w1
    18fa:	e0 c7 b3    	mov.b     #0x7e, w0
    18fc:	80 cf 50    	sub.b     w1, w0, [w15]
    18fe:	ae ff 3e    	bra       GTU, 0x185c <.L48>
    1900:	2e 00 90    	mov.w     [w14+4], w0
    1902:	10 40 78    	mov.b     [w0], w0
    1904:	27 ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1906:	1d ff 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    1908:	2e 00 90    	mov.w     [w14+4], w0
    190a:	00 00 e8    	inc.w     w0, w0
    190c:	20 07 98    	mov.w     w0, [w14+4]
    190e:	1e 0f e9    	dec.w     [w14], [w14]
    1910:	a6 ff 37    	bra       0x185e <.L45>

00001912 <.L39>:
    1912:	a5 ff 37    	bra       0x185e <.L45>

00001914 <.L46>:
    1914:	00 00 00    	nop       

00001916 <.L33>:
}
    1916:	00 80 fa    	ulnk      
    1918:	00 00 06    	return    

0000191a <_write>:

int16_t write(int16_t handle, void *buffer, uint16_t len) {
    191a:	08 00 fa    	lnk       #0x8
    191c:	10 07 98    	mov.w     w0, [w14+2]
    191e:	21 07 98    	mov.w     w1, [w14+4]
    1920:	32 07 98    	mov.w     w2, [w14+6]
    int16_t i;

    switch (handle) {
    1922:	1e 00 90    	mov.w     [w14+2], w0
    1924:	60 00 40    	add.w     w0, #0x0, w0
    1926:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1928:	10 00 3e    	bra       GTU, 0x194a <.L55>
        case 0:
        case 1:
        case 2:
            for (i = 0; i < len; i++)
    192a:	00 00 eb    	clr.w     w0
    192c:	00 0f 78    	mov.w     w0, [w14]
    192e:	07 00 37    	bra       0x193e <.L52>

00001930 <.L53>:
                U1_putc(*(uint8_t *)buffer++);
    1930:	2e 00 90    	mov.w     [w14+4], w0
    1932:	10 40 78    	mov.b     [w0], w0
    1934:	ae 00 90    	mov.w     [w14+4], w1
    1936:	81 00 e8    	inc.w     w1, w1
    1938:	21 07 98    	mov.w     w1, [w14+4]
    193a:	0c ff 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    193c:	1e 0f e8    	inc.w     [w14], [w14]

0000193e <.L52>:
    193e:	9e 00 78    	mov.w     [w14], w1
    1940:	3e 00 90    	mov.w     [w14+6], w0
    1942:	80 8f 50    	sub.w     w1, w0, [w15]
    1944:	f5 ff 39    	bra       NC, 0x1930 <.L53>
            U1_flush_tx_buffer();
    1946:	fd fe 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
            break;
    1948:	01 00 37    	bra       0x194c <.L54>

0000194a <.L55>:
        default:
            break;
    194a:	00 00 00    	nop       

0000194c <.L54>:
    }
    return len;
    194c:	3e 00 90    	mov.w     [w14+6], w0
}
    194e:	00 80 fa    	ulnk      
    1950:	00 00 06    	return    

00001952 <_ledoff>:
    1952:	00 00 fa    	lnk       #0x0
    1954:	dc e2 a9    	bclr.b    0x2dc, #0x7
    1956:	10 00 20    	mov.w     #0x1, w0
    1958:	01 00 20    	mov.w     #0x0, w1
    195a:	67 fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    195c:	ec 02 a9    	bclr.b    0x2ec, #0x0
    195e:	10 00 20    	mov.w     #0x1, w0
    1960:	01 00 20    	mov.w     #0x0, w1
    1962:	63 fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1964:	ec 22 a9    	bclr.b    0x2ec, #0x1
    1966:	10 00 20    	mov.w     #0x1, w0
    1968:	01 00 20    	mov.w     #0x0, w1
    196a:	5f fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    196c:	da a2 a9    	bclr.b    0x2da, #0x5
    196e:	00 80 fa    	ulnk      
    1970:	00 00 06    	return    

00001972 <_main>:
    1972:	00 00 fa    	lnk       #0x0
    1974:	b6 01 07    	rcall     0x1ce2 <.LFE2> <_init_elecanisms> <.L0> <.LFB0> <.Ltext0>
    1976:	d0 09 20    	mov.w     #0x9d, w0
    1978:	ab fd 07    	rcall     0x14d0 <_i2c2_init> <.LFB13> <.LFE12>
    197a:	99 fe 07    	rcall     0x16ae <_init_ajuart> <.L0> <.LFB0> <.LFE21> <.Letext0> <.Ltext0>
    197c:	80 00 20    	mov.w     #0x8, w0
    197e:	d0 10 88    	mov.w     w0, 0x21a
    1980:	1c 22 ef    	clr.w     0x21c
    1982:	9a 20 a8    	bset.b    0x9a, #0x1
    1984:	d8 a2 a9    	bclr.b    0x2d8, #0x5
    1986:	d8 82 a9    	bclr.b    0x2d8, #0x4
    1988:	20 99 21    	mov.w     #0x1992, w0
    198a:	70 40 88    	mov.w     w0, 0x80e

0000198c <.L3>:
    198c:	70 40 80    	mov.w     0x80e, w0
    198e:	00 00 01    	call      w0
    1990:	fd ff 37    	bra       0x198c <.L3>

00001992 <_setup>:
    1992:	00 00 fa    	lnk       #0x0
    1994:	71 40 80    	mov.w     0x80e, w1
    1996:	80 40 80    	mov.w     0x810, w0
    1998:	80 8f 50    	sub.w     w1, w0, [w15]
    199a:	0a 00 32    	bra       Z, 0x19b0 <.L5>
    199c:	70 40 80    	mov.w     0x80e, w0
    199e:	80 40 88    	mov.w     w0, 0x810
    19a0:	da 82 a8    	bset.b    0x2da, #0x4
    19a2:	10 00 20    	mov.w     #0x1, w0
    19a4:	01 00 20    	mov.w     #0x0, w1
    19a6:	41 fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    19a8:	da a2 a8    	bset.b    0x2da, #0x5
    19aa:	03 68 ef    	clr.b     0x803
    19ac:	04 68 ef    	clr.b     0x804
    19ae:	05 68 ef    	clr.b     0x805

000019b0 <.L5>:
    19b0:	06 c8 bf    	mov.b     0x806, WREG
    19b2:	e1 4f 50    	sub.b     w0, #0x1, [w15]
    19b4:	05 00 32    	bra       Z, 0x19c0 <.L6>
    19b6:	91 16 80    	mov.w     0x2d2, w1
    19b8:	00 00 21    	mov.w     #0x1000, w0
    19ba:	00 80 60    	and.w     w1, w0, w0
    19bc:	00 00 e0    	cp0.w     w0
    19be:	02 00 3a    	bra       NZ, 0x19c4 <.L7>

000019c0 <.L6>:
    19c0:	a0 9d 21    	mov.w     #0x19da, w0
    19c2:	70 40 88    	mov.w     w0, 0x80e

000019c4 <.L7>:
    19c4:	71 40 80    	mov.w     0x80e, w1
    19c6:	80 40 80    	mov.w     0x810, w0
    19c8:	80 8f 50    	sub.w     w1, w0, [w15]
    19ca:	05 00 32    	bra       Z, 0x19d6 <.L4>
    19cc:	da a2 a9    	bclr.b    0x2da, #0x5
    19ce:	10 00 20    	mov.w     #0x1, w0
    19d0:	01 00 20    	mov.w     #0x0, w1
    19d2:	2b fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    19d4:	da 82 a9    	bclr.b    0x2da, #0x4

000019d6 <.L4>:
    19d6:	00 80 fa    	ulnk      
    19d8:	00 00 06    	return    

000019da <_run>:
    19da:	00 00 fa    	lnk       #0x0
    19dc:	71 40 80    	mov.w     0x80e, w1
    19de:	80 40 80    	mov.w     0x810, w0
    19e0:	80 8f 50    	sub.w     w1, w0, [w15]
    19e2:	08 00 32    	bra       Z, 0x19f4 <.L10>
    19e4:	70 40 80    	mov.w     0x80e, w0
    19e6:	80 40 88    	mov.w     w0, 0x810
    19e8:	dc e2 a8    	bset.b    0x2dc, #0x7
    19ea:	10 00 20    	mov.w     #0x1, w0
    19ec:	01 00 20    	mov.w     #0x0, w1
    19ee:	1d fc 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    19f0:	da a2 a8    	bset.b    0x2da, #0x5
    19f2:	0c 68 ef    	clr.b     0x80c

000019f4 <.L10>:
    19f4:	07 c8 bf    	mov.b     0x807, WREG
    19f6:	e1 4f 50    	sub.b     w0, #0x1, [w15]
    19f8:	03 00 3a    	bra       NZ, 0x1a00 <.L11>
    19fa:	e0 aa 21    	mov.w     #0x1aae, w0
    19fc:	70 40 88    	mov.w     w0, 0x80e
    19fe:	05 00 37    	bra       0x1a0a <.L12>

00001a00 <.L11>:
    1a00:	08 c8 bf    	mov.b     0x808, WREG
    1a02:	e1 4f 50    	sub.b     w0, #0x1, [w15]
    1a04:	02 00 3a    	bra       NZ, 0x1a0a <.L12>
    1a06:	20 b0 21    	mov.w     #0x1b02, w0
    1a08:	70 40 88    	mov.w     w0, 0x80e

00001a0a <.L12>:
    1a0a:	91 16 80    	mov.w     0x2d2, w1
    1a0c:	00 00 21    	mov.w     #0x1000, w0
    1a0e:	00 80 60    	and.w     w1, w0, w0
    1a10:	00 00 e0    	cp0.w     w0
    1a12:	02 00 3a    	bra       NZ, 0x1a18 <.L13>
    1a14:	00 a7 21    	mov.w     #0x1a70, w0
    1a16:	70 40 88    	mov.w     w0, 0x80e

00001a18 <.L13>:
    1a18:	91 16 80    	mov.w     0x2d2, w1
    1a1a:	00 00 28    	mov.w     #0x8000, w0
    1a1c:	00 80 60    	and.w     w1, w0, w0
    1a1e:	00 00 e0    	cp0.w     w0
    1a20:	08 00 3a    	bra       NZ, 0x1a32 <.L14>
    1a22:	0c c8 bf    	mov.b     0x80c, WREG
    1a24:	00 04 e0    	cp0.b     w0
    1a26:	05 00 3a    	bra       NZ, 0x1a32 <.L14>
    1a28:	04 c8 bf    	mov.b     0x804, WREG
    1a2a:	00 40 e8    	inc.b     w0, w0
    1a2c:	04 e8 b7    	mov.b     WREG, 0x804
    1a2e:	10 c0 b3    	mov.b     #0x1, w0
    1a30:	0c e8 b7    	mov.b     WREG, 0x80c

00001a32 <.L14>:
    1a32:	51 16 80    	mov.w     0x2ca, w1
    1a34:	00 00 21    	mov.w     #0x1000, w0
    1a36:	00 80 60    	and.w     w1, w0, w0
    1a38:	00 00 e0    	cp0.w     w0
    1a3a:	08 00 3a    	bra       NZ, 0x1a4c <.L15>
    1a3c:	0c c8 bf    	mov.b     0x80c, WREG
    1a3e:	00 04 e0    	cp0.b     w0
    1a40:	05 00 3a    	bra       NZ, 0x1a4c <.L15>
    1a42:	04 c8 bf    	mov.b     0x804, WREG
    1a44:	63 40 40    	add.b     w0, #0x3, w0
    1a46:	04 e8 b7    	mov.b     WREG, 0x804
    1a48:	10 c0 b3    	mov.b     #0x1, w0
    1a4a:	0c e8 b7    	mov.b     WREG, 0x80c

00001a4c <.L15>:
    1a4c:	04 c8 bf    	mov.b     0x804, WREG
    1a4e:	82 fe 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1a50:	d0 c0 b3    	mov.b     #0xd, w0
    1a52:	80 fe 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1a54:	a0 c0 b3    	mov.b     #0xa, w0
    1a56:	7e fe 07    	rcall     0x1754 <_U1_putc> <.LFB5> <.LFE4>
    1a58:	74 fe 07    	rcall     0x1742 <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    1a5a:	71 40 80    	mov.w     0x80e, w1
    1a5c:	80 40 80    	mov.w     0x810, w0
    1a5e:	80 8f 50    	sub.w     w1, w0, [w15]
    1a60:	05 00 32    	bra       Z, 0x1a6c <.L9>
    1a62:	dc e2 a9    	bclr.b    0x2dc, #0x7
    1a64:	10 00 20    	mov.w     #0x1, w0
    1a66:	01 00 20    	mov.w     #0x0, w1
    1a68:	e0 fb 07    	rcall     0x122a <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1a6a:	da a2 a9    	bclr.b    0x2da, #0x5

00001a6c <.L9>:
    1a6c:	00 80 fa    	ulnk      
    1a6e:	00 00 06    	return    

00001a70 <_solved>:
    1a70:	00 00 fa    	lnk       #0x0
    1a72:	71 40 80    	mov.w     0x80e, w1
    1a74:	80 40 80    	mov.w     0x810, w0
    1a76:	80 8f 50    	sub.w     w1, w0, [w15]
    1a78:	06 00 32    	bra       Z, 0x1a86 <.L18>
    1a7a:	70 40 80    	mov.w     0x80e, w0
    1a7c:	80 40 88    	mov.w     w0, 0x810
    1a7e:	ec 22 a8    	bset.b    0x2ec, #0x1
    1a80:	10 c0 b3    	mov.b     #0x1, w0
    1a82:	03 e8 b7    	mov.b     WREG, 0x803
    1a84:	da 82 a8    	bset.b    0x2da, #0x4

00001a86 <.L18>:
    1a86:	07 c8 bf    	mov.b     0x807, WREG
    1a88:	e1 4f 50    	sub.b     w0, #0x1, [w15]
    1a8a:	03 00 3a    	bra       NZ, 0x1a92 <.L19>
    1a8c:	e0 aa 21    	mov.w     #0x1aae, w0
    1a8e:	70 40 88    	mov.w     w0, 0x80e
    1a90:	05 00 37    	bra       0x1a9c <.L20>

00001a92 <.L19>:
    1a92:	08 c8 bf    	mov.b     0x808, WREG
    1a94:	e1 4f 50    	sub.b     w0, #0x1, [w15]
    1a96:	02 00 3a    	bra       NZ, 0x1a9c <.L20>
    1a98:	20 b0 21    	mov.w     #0x1b02, w0
    1a9a:	70 40 88    	mov.w     w0, 0x80e

00001a9c <.L20>:
    1a9c:	71 40 80    	mov.w     0x80e, w1
    1a9e:	80 40 80    	mov.w     0x810, w0
    1aa0:	80 8f 50    	sub.w     w1, w0, [w15]
    1aa2:	03 00 32    	bra       Z, 0x1aaa <.L17>
    1aa4:	ec 22 a9    	bclr.b    0x2ec, #0x1
    1aa6:	03 68 ef    	clr.b     0x803
    1aa8:	da 82 a9    	bclr.b    0x2da, #0x4

00001aaa <.L17>:
    1aaa:	00 80 fa    	ulnk      
    1aac:	00 00 06    	return    

00001aae <_end_win>:
    1aae:	00 00 fa    	lnk       #0x0
    1ab0:	71 40 80    	mov.w     0x80e, w1
    1ab2:	80 40 80    	mov.w     0x810, w0
    1ab4:	80 8f 50    	sub.w     w1, w0, [w15]
    1ab6:	0a 00 32    	bra       Z, 0x1acc <.L23>
    1ab8:	70 40 80    	mov.w     0x80e, w0
    1aba:	80 40 88    	mov.w     w0, 0x810
    1abc:	da 82 a8    	bset.b    0x2da, #0x4
    1abe:	00 03 20    	mov.w     #0x30, w0
    1ac0:	20 08 88    	mov.w     w0, 0x104
    1ac2:	10 a1 27    	mov.w     #0x7a11, w0
    1ac4:	10 08 88    	mov.w     w0, 0x102
    1ac6:	00 21 ef    	clr.w     0x100
    1ac8:	84 60 a9    	bclr.b    0x84, #0x3
    1aca:	05 e1 a8    	bset.b    0x105, #0x7

00001acc <.L23>:
    1acc:	20 04 80    	mov.w     0x84, w0
    1ace:	68 00 60    	and.w     w0, #0x8, w0
    1ad0:	00 00 e0    	cp0.w     w0
    1ad2:	10 00 32    	bra       Z, 0x1af4 <.L24>
    1ad4:	84 60 a9    	bclr.b    0x84, #0x3
    1ad6:	d0 16 80    	mov.w     0x2da, w0
    1ad8:	70 00 60    	and.w     w0, #0x10, w0
    1ada:	00 f0 a7    	btsc.w    w0, #0xf
    1adc:	00 00 ea    	neg.w     w0, w0
    1ade:	00 00 e9    	dec.w     w0, w0
    1ae0:	4f 00 de    	lsr.w     w0, #0xf, w0
    1ae2:	00 40 78    	mov.b     w0, w0
    1ae4:	00 80 fb    	ze        w0, w0
    1ae6:	61 00 60    	and.w     w0, #0x1, w0
    1ae8:	44 00 dd    	sl.w      w0, #0x4, w0
    1aea:	d2 16 80    	mov.w     0x2da, w2
    1aec:	f1 fe 2f    	mov.w     #0xffef, w1
    1aee:	81 00 61    	and.w     w2, w1, w1
    1af0:	01 00 70    	ior.w     w0, w1, w0
    1af2:	d0 16 88    	mov.w     w0, 0x2da

00001af4 <.L24>:
    1af4:	71 40 80    	mov.w     0x80e, w1
    1af6:	80 40 80    	mov.w     0x810, w0
    1af8:	80 8f 50    	sub.w     w1, w0, [w15]
    1afa:	01 00 32    	bra       Z, 0x1afe <.L22>
    1afc:	da 82 a9    	bclr.b    0x2da, #0x4

00001afe <.L22>:
    1afe:	00 80 fa    	ulnk      
    1b00:	00 00 06    	return    

00001b02 <_end_fail>:
    1b02:	00 00 fa    	lnk       #0x0
    1b04:	71 40 80    	mov.w     0x80e, w1
    1b06:	80 40 80    	mov.w     0x810, w0
    1b08:	80 8f 50    	sub.w     w1, w0, [w15]
    1b0a:	0a 00 32    	bra       Z, 0x1b20 <.L27>
    1b0c:	70 40 80    	mov.w     0x80e, w0
    1b0e:	80 40 88    	mov.w     w0, 0x810
    1b10:	da a2 a8    	bset.b    0x2da, #0x5
    1b12:	00 03 20    	mov.w     #0x30, w0
    1b14:	20 08 88    	mov.w     w0, 0x104
    1b16:	10 a1 27    	mov.w     #0x7a11, w0
    1b18:	10 08 88    	mov.w     w0, 0x102
    1b1a:	00 21 ef    	clr.w     0x100
    1b1c:	84 60 a9    	bclr.b    0x84, #0x3
    1b1e:	05 e1 a8    	bset.b    0x105, #0x7

00001b20 <.L27>:
    1b20:	20 04 80    	mov.w     0x84, w0
    1b22:	68 00 60    	and.w     w0, #0x8, w0
    1b24:	00 00 e0    	cp0.w     w0
    1b26:	11 00 32    	bra       Z, 0x1b4a <.L28>
    1b28:	84 60 a9    	bclr.b    0x84, #0x3
    1b2a:	d1 16 80    	mov.w     0x2da, w1
    1b2c:	00 02 20    	mov.w     #0x20, w0
    1b2e:	00 80 60    	and.w     w1, w0, w0
    1b30:	00 f0 a7    	btsc.w    w0, #0xf
    1b32:	00 00 ea    	neg.w     w0, w0
    1b34:	00 00 e9    	dec.w     w0, w0
    1b36:	4f 00 de    	lsr.w     w0, #0xf, w0
    1b38:	00 40 78    	mov.b     w0, w0
    1b3a:	00 80 fb    	ze        w0, w0
    1b3c:	61 00 60    	and.w     w0, #0x1, w0
    1b3e:	45 00 dd    	sl.w      w0, #0x5, w0
    1b40:	d2 16 80    	mov.w     0x2da, w2
    1b42:	f1 fd 2f    	mov.w     #0xffdf, w1
    1b44:	81 00 61    	and.w     w2, w1, w1
    1b46:	01 00 70    	ior.w     w0, w1, w0
    1b48:	d0 16 88    	mov.w     w0, 0x2da

00001b4a <.L28>:
    1b4a:	71 40 80    	mov.w     0x80e, w1
    1b4c:	80 40 80    	mov.w     0x810, w0
    1b4e:	80 8f 50    	sub.w     w1, w0, [w15]
    1b50:	02 00 32    	bra       Z, 0x1b56 <.L26>
    1b52:	da a2 a9    	bclr.b    0x2da, #0x5
    1b54:	05 e1 a9    	bclr.b    0x105, #0x7

00001b56 <.L26>:
    1b56:	00 80 fa    	ulnk      
    1b58:	00 00 06    	return    
Disassembly of section .isr.text:

00001b5a <__SI2C2Interrupt>:
uint8_t lose_flag = 0;

volatile I2CSTATE i2c2_state = STATE_WAIT_FOR_ADDR;

void __attribute__((interrupt, auto_psv)) _SI2C2Interrupt(void) {
    1b5a:	80 9f be    	mov.d     w0, [w15++]
    1b5c:	32 00 f8    	push      0x32
    1b5e:	34 00 f8    	push      0x34
    1b60:	10 00 20    	mov.w     #0x1, w0
    1b62:	a0 01 88    	mov.w     w0, 0x34
    1b64:	10 00 20    	mov.w     #0x1, w0
    1b66:	90 01 88    	mov.w     w0, 0x32
    1b68:	02 00 fa    	lnk       #0x2
    uint8_t u8_c;
    _SI2C2IF = 0;
    1b6a:	8a 20 a9    	bclr.b    0x8a, #0x1

    switch (i2c2_state) {
    1b6c:	50 40 80    	mov.w     0x80a, w0
    1b6e:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1b70:	23 00 32    	bra       Z, 0x1bb8 <.L4>
    1b72:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1b74:	03 00 39    	bra       NC, 0x1b7c <.L3>
    1b76:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1b78:	50 00 32    	bra       Z, 0x1c1a <.L5>
    1b7a:	51 00 37    	bra       0x1c1e <.L18>

00001b7c <.L3>:

    case STATE_WAIT_FOR_ADDR:
        u8_c = I2C2RCV;     //clear RBF bit for address
    1b7c:	80 10 80    	mov.w     0x210, w0
    1b7e:	00 4f 78    	mov.b     w0, [w14]
        if (I2C2STATbits.R_W) {   // if data transfer is out from slave // check R/W bit of address byte
    1b80:	c0 10 80    	mov.w     0x218, w0
    1b82:	64 00 60    	and.w     w0, #0x4, w0
    1b84:	00 00 e0    	cp0.w     w0
    1b86:	15 00 32    	bra       Z, 0x1bb2 <.L6>
            _byte_to_master = (complete_flag << 7) | ((num_strikes & 0b111) << 4) | (error_code & 0b1111) ; // assemble
    1b88:	03 c8 bf    	mov.b     0x803, WREG
    1b8a:	00 80 fb    	ze        w0, w0
    1b8c:	47 00 dd    	sl.w      w0, #0x7, w0
    1b8e:	80 40 78    	mov.b     w0, w1
    1b90:	04 c8 bf    	mov.b     0x804, WREG
    1b92:	00 80 fb    	ze        w0, w0
    1b94:	67 00 60    	and.w     w0, #0x7, w0
    1b96:	44 00 dd    	sl.w      w0, #0x4, w0
    1b98:	00 40 78    	mov.b     w0, w0
    1b9a:	80 c0 70    	ior.b     w1, w0, w1
    1b9c:	05 c8 bf    	mov.b     0x805, WREG
    1b9e:	6f 40 60    	and.b     w0, #0xf, w0
    1ba0:	00 c0 70    	ior.b     w1, w0, w0
    1ba2:	00 e8 b7    	mov.b     WREG, 0x800
            I2C2TRN = _byte_to_master;   //Set transmit register to first data byte to send back to master
    1ba4:	00 c8 bf    	mov.b     0x800, WREG
    1ba6:	00 80 fb    	ze        w0, w0
    1ba8:	90 10 88    	mov.w     w0, 0x212
            I2C2CONbits.SCLREL = 1;    //  SCL released during slave read so master can drive it
    1baa:	17 82 a8    	bset.b    0x217, #0x4
            i2c2_state = STATE_END_TRANSACTION; //goes to read transaction
    1bac:	20 00 20    	mov.w     #0x2, w0
    1bae:	50 40 88    	mov.w     w0, 0x80a
        }
        else i2c2_state = STATE_RECEIVE_FROM_MASTER;     // goes to write transaction
        break;
    1bb0:	37 00 37    	bra       0x1c20 <.L1>

00001bb2 <.L6>:
    1bb2:	10 00 20    	mov.w     #0x1, w0
    1bb4:	50 40 88    	mov.w     w0, 0x80a
    1bb6:	34 00 37    	bra       0x1c20 <.L1>

00001bb8 <.L4>:

    case STATE_RECEIVE_FROM_MASTER:     // write transaction state, character arrived, place in buffer
        _data_from_master = I2C2RCV;        //read the byte
    1bb8:	80 10 80    	mov.w     0x210, w0
    1bba:	00 40 78    	mov.b     w0, w0
    1bbc:	01 e8 b7    	mov.b     WREG, 0x801
        switch (_data_from_master >> 5){
    1bbe:	01 c8 bf    	mov.b     0x801, WREG
    1bc0:	00 80 fb    	ze        w0, w0
    1bc2:	45 00 de    	lsr.w     w0, #0x5, w0
    1bc4:	00 40 78    	mov.b     w0, w0
    1bc6:	00 80 fb    	ze        w0, w0
    1bc8:	e4 0f 50    	sub.w     w0, #0x4, [w15]
    1bca:	0f 00 32    	bra       Z, 0x1bea <.L12>
    1bcc:	e4 0f 50    	sub.w     w0, #0x4, [w15]
    1bce:	05 00 3c    	bra       GT, 0x1bda <.L16>
    1bd0:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1bd2:	16 00 32    	bra       Z, 0x1c00 <.L10>
    1bd4:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1bd6:	17 00 32    	bra       Z, 0x1c06 <.L11>
    1bd8:	19 00 37    	bra       0x1c0c <.L9>

00001bda <.L16>:
    1bda:	e7 0f 50    	sub.w     w0, #0x7, [w15]
    1bdc:	0a 00 32    	bra       Z, 0x1bf2 <.L14>
    1bde:	11 10 20    	mov.w     #0x101, w1
    1be0:	81 0f 50    	sub.w     w0, w1, [w15]
    1be2:	18 00 32    	bra       Z, 0x1c14 <.L19>
    1be4:	e6 0f 50    	sub.w     w0, #0x6, [w15]
    1be6:	09 00 32    	bra       Z, 0x1bfa <.L13>
    1be8:	11 00 37    	bra       0x1c0c <.L9>

00001bea <.L12>:
            case HEADER_SERIAL_NUMBER: // 100
                serial_number = _data_from_master & 0b00011111 ;
    1bea:	01 c8 bf    	mov.b     0x801, WREG
    1bec:	7f 40 60    	and.b     w0, #0x1f, w0
    1bee:	02 e8 b7    	mov.b     WREG, 0x802
            break;
    1bf0:	12 00 37    	bra       0x1c16 <.L17>

00001bf2 <.L14>:
            case HEADER_NUM_STRIKES:    // 111
                num_strikes = _data_from_master & 0b00011111 ;
    1bf2:	01 c8 bf    	mov.b     0x801, WREG
    1bf4:	7f 40 60    	and.b     w0, #0x1f, w0
    1bf6:	04 e8 b7    	mov.b     WREG, 0x804
            break;
    1bf8:	0e 00 37    	bra       0x1c16 <.L17>

00001bfa <.L13>:
            case HEADER_START_GAME:    // 110
                start_flag = 1 ;
    1bfa:	10 c0 b3    	mov.b     #0x1, w0
    1bfc:	06 e8 b7    	mov.b     WREG, 0x806
            break;
    1bfe:	0b 00 37    	bra       0x1c16 <.L17>

00001c00 <.L10>:
            case HEADER_END_WIN:    // 001
                win_flag = 1 ;
    1c00:	10 c0 b3    	mov.b     #0x1, w0
    1c02:	07 e8 b7    	mov.b     WREG, 0x807
            break;
    1c04:	08 00 37    	bra       0x1c16 <.L17>

00001c06 <.L11>:
            case HEADER_END_LOSE:    // 010
                lose_flag = 1 ;
    1c06:	10 c0 b3    	mov.b     #0x1, w0
    1c08:	08 e8 b7    	mov.b     WREG, 0x808
            break;
    1c0a:	05 00 37    	bra       0x1c16 <.L17>

00001c0c <.L9>:
            case HEADER_RST_FSM:    // 101
                //this is just to reset the fsm after i2c poll
            break;

            default: error_code ++ ;
    1c0c:	05 c8 bf    	mov.b     0x805, WREG
    1c0e:	00 40 e8    	inc.b     w0, w0
    1c10:	05 e8 b7    	mov.b     WREG, 0x805
    1c12:	01 00 37    	bra       0x1c16 <.L17>

00001c14 <.L19>:
    1c14:	00 00 00    	nop       

00001c16 <.L17>:

        }
        i2c2_state = STATE_WAIT_FOR_ADDR;    // go to wait for next transaction
    1c16:	0a 28 ef    	clr.w     0x80a
        break;
    1c18:	03 00 37    	bra       0x1c20 <.L1>

00001c1a <.L5>:

    case STATE_END_TRANSACTION:  //interrupt for last character finished shifting out to master
        i2c2_state = STATE_WAIT_FOR_ADDR;
    1c1a:	0a 28 ef    	clr.w     0x80a
        break;
    1c1c:	01 00 37    	bra       0x1c20 <.L1>

00001c1e <.L18>:

    default:
        i2c2_state = STATE_WAIT_FOR_ADDR;
    1c1e:	0a 28 ef    	clr.w     0x80a

00001c20 <.L1>:

    } // end of switch statements
}   // end of ISR
    1c20:	00 80 fa    	ulnk      
    1c22:	34 00 f9    	pop       0x34
    1c24:	32 00 f9    	pop       0x32
    1c26:	4f 00 be    	mov.d     [--w15], w0
    1c28:	00 40 06    	retfie    

00001c2a <__U1TXInterrupt>:
    1c2a:	80 9f be    	mov.d     w0, [w15++]
    1c2c:	32 00 f8    	push      0x32
    1c2e:	34 00 f8    	push      0x34
    1c30:	10 00 20    	mov.w     #0x1, w0
    1c32:	a0 01 88    	mov.w     w0, 0x34
    1c34:	10 00 20    	mov.w     #0x1, w0
    1c36:	90 01 88    	mov.w     w0, 0x32
    1c38:	02 00 fa    	lnk       #0x2
    1c3a:	85 80 a9    	bclr.b    0x85, #0x4
    1c3c:	e0 40 80    	mov.w     0x81c, w0
    1c3e:	00 00 e0    	cp0.w     w0
    1c40:	17 00 3a    	bra       NZ, 0x1c70 <.L8>
    1c42:	23 42 a9    	bclr.b    0x223, #0x2
    1c44:	16 00 37    	bra       0x1c72 <.L4>

00001c46 <.L7>:
    1c46:	ff 3f fc    	disi      #0x3fff
    1c48:	a1 40 80    	mov.w     0x814, w1
    1c4a:	c0 40 80    	mov.w     0x818, w0
    1c4c:	00 80 40    	add.w     w1, w0, w0
    1c4e:	10 4f 78    	mov.b     [w0], [w14]
    1c50:	c0 40 80    	mov.w     0x818, w0
    1c52:	00 00 e8    	inc.w     w0, w0
    1c54:	c0 40 88    	mov.w     w0, 0x818
    1c56:	c1 40 80    	mov.w     0x818, w1
    1c58:	b0 40 80    	mov.w     0x816, w0
    1c5a:	80 8f 50    	sub.w     w1, w0, [w15]
    1c5c:	02 00 3a    	bra       NZ, 0x1c62 <.L5>
    1c5e:	00 00 eb    	clr.w     w0
    1c60:	c0 40 88    	mov.w     w0, 0x818

00001c62 <.L5>:
    1c62:	e0 40 80    	mov.w     0x81c, w0
    1c64:	00 00 e9    	dec.w     w0, w0
    1c66:	e0 40 88    	mov.w     w0, 0x81c
    1c68:	52 20 ef    	clr.w     0x52
    1c6a:	1e 80 fb    	ze        [w14], w0
    1c6c:	20 11 88    	mov.w     w0, 0x224
    1c6e:	01 00 37    	bra       0x1c72 <.L4>

00001c70 <.L8>:
    1c70:	00 00 00    	nop       

00001c72 <.L4>:
    1c72:	11 11 80    	mov.w     0x222, w1
    1c74:	00 20 20    	mov.w     #0x200, w0
    1c76:	00 80 60    	and.w     w1, w0, w0
    1c78:	00 00 e0    	cp0.w     w0
    1c7a:	03 00 3a    	bra       NZ, 0x1c82 <.L2>
    1c7c:	e0 40 80    	mov.w     0x81c, w0
    1c7e:	00 00 e0    	cp0.w     w0
    1c80:	e2 ff 3a    	bra       NZ, 0x1c46 <.L7>

00001c82 <.L2>:
    1c82:	00 80 fa    	ulnk      
    1c84:	34 00 f9    	pop       0x34
    1c86:	32 00 f9    	pop       0x32
    1c88:	4f 00 be    	mov.d     [--w15], w0
    1c8a:	00 40 06    	retfie    

00001c8c <__U1RXInterrupt>:
    1c8c:	80 9f be    	mov.d     w0, [w15++]
    1c8e:	32 00 f8    	push      0x32
    1c90:	34 00 f8    	push      0x34
    1c92:	10 00 20    	mov.w     #0x1, w0
    1c94:	a0 01 88    	mov.w     w0, 0x34
    1c96:	10 00 20    	mov.w     #0x1, w0
    1c98:	90 01 88    	mov.w     w0, 0x32
    1c9a:	00 00 fa    	lnk       #0x0
    1c9c:	85 60 a9    	bclr.b    0x85, #0x3
    1c9e:	14 00 37    	bra       0x1cc8 <.L10>

00001ca0 <.L13>:
    1ca0:	ff 3f fc    	disi      #0x3fff
    1ca2:	f1 40 80    	mov.w     0x81e, w1
    1ca4:	20 41 80    	mov.w     0x824, w0
    1ca6:	00 80 40    	add.w     w1, w0, w0
    1ca8:	31 11 80    	mov.w     0x226, w1
    1caa:	81 40 78    	mov.b     w1, w1
    1cac:	01 48 78    	mov.b     w1, [w0]
    1cae:	20 41 80    	mov.w     0x824, w0
    1cb0:	00 00 e8    	inc.w     w0, w0
    1cb2:	20 41 88    	mov.w     w0, 0x824
    1cb4:	21 41 80    	mov.w     0x824, w1
    1cb6:	00 41 80    	mov.w     0x820, w0
    1cb8:	80 8f 50    	sub.w     w1, w0, [w15]
    1cba:	02 00 3a    	bra       NZ, 0x1cc0 <.L11>
    1cbc:	00 00 eb    	clr.w     w0
    1cbe:	20 41 88    	mov.w     w0, 0x824

00001cc0 <.L11>:
    1cc0:	30 41 80    	mov.w     0x826, w0
    1cc2:	00 00 e8    	inc.w     w0, w0
    1cc4:	30 41 88    	mov.w     w0, 0x826
    1cc6:	52 20 ef    	clr.w     0x52

00001cc8 <.L10>:
    1cc8:	10 11 80    	mov.w     0x222, w0
    1cca:	61 00 60    	and.w     w0, #0x1, w0
    1ccc:	00 00 e0    	cp0.w     w0
    1cce:	04 00 32    	bra       Z, 0x1cd8 <.L9>
    1cd0:	31 41 80    	mov.w     0x826, w1
    1cd2:	00 41 80    	mov.w     0x820, w0
    1cd4:	80 8f 50    	sub.w     w1, w0, [w15]
    1cd6:	e4 ff 3a    	bra       NZ, 0x1ca0 <.L13>

00001cd8 <.L9>:
    1cd8:	00 80 fa    	ulnk      
    1cda:	34 00 f9    	pop       0x34
    1cdc:	32 00 f9    	pop       0x32
    1cde:	4f 00 be    	mov.d     [--w15], w0
    1ce0:	00 40 06    	retfie    
Disassembly of section .text:

00001ce2 <_init_elecanisms>:
*/

#include "elecanisms.h"

void init_elecanisms(void) {
    1ce2:	00 00 fa    	lnk       #0x0
    CLKDIV = 0x0100;        // RCDIV = 001 (4MHz, div2), 
    1ce4:	00 10 20    	mov.w     #0x100, w0
    1ce6:	20 3a 88    	mov.w     w0, 0x744
                            // CPDIV = 00 (FOSC = 32MHz, FCY = 16MHz)

    // Configure all pins on the digital headers to be inputs
    D0_DIR = IN;
    1ce8:	d8 a2 a8    	bset.b    0x2d8, #0x5
    D1_DIR = IN;
    1cea:	d8 82 a8    	bset.b    0x2d8, #0x4
    D2_DIR = IN;
    1cec:	e8 82 a8    	bset.b    0x2e8, #0x4
    D3_DIR = IN;
    1cee:	e8 a2 a8    	bset.b    0x2e8, #0x5
    D4_DIR = IN;
    1cf0:	c9 e2 a8    	bset.b    0x2c9, #0x7
    D5_DIR = IN;
    1cf2:	e8 62 a8    	bset.b    0x2e8, #0x3
    D6_DIR = IN;
    1cf4:	d9 02 a8    	bset.b    0x2d9, #0x0
    D7_DIR = IN;
    1cf6:	d9 62 a8    	bset.b    0x2d9, #0x3
    D8_DIR = IN;
    1cf8:	d9 22 a8    	bset.b    0x2d9, #0x1
    D9_DIR = IN;
    1cfa:	d9 42 a8    	bset.b    0x2d9, #0x2
    D10_DIR = IN;
    1cfc:	d8 02 a8    	bset.b    0x2d8, #0x0
    D11_DIR = IN;
    1cfe:	d8 22 a8    	bset.b    0x2d8, #0x1
    D12_DIR = IN;
    1d00:	d8 42 a8    	bset.b    0x2d8, #0x2
    D13_DIR = IN;
    1d02:	d8 62 a8    	bset.b    0x2d8, #0x3

    // Configure all pins on the analog header to be inputs
    A0_DIR = IN;
    1d04:	c8 a2 a8    	bset.b    0x2c8, #0x5
    A1_DIR = IN;
    1d06:	c8 82 a8    	bset.b    0x2c8, #0x4
    A2_DIR = IN;
    1d08:	c8 62 a8    	bset.b    0x2c8, #0x3
    A3_DIR = IN;
    1d0a:	c8 42 a8    	bset.b    0x2c8, #0x2
    A4_DIR = IN;
    1d0c:	c8 22 a8    	bset.b    0x2c8, #0x1
    A5_DIR = IN;
    1d0e:	c8 02 a8    	bset.b    0x2c8, #0x0

    // Make all pins digital I/Os except for A0,...,A5
    ANSB = 0x003F;
    1d10:	f0 03 20    	mov.w     #0x3f, w0
    1d12:	10 27 88    	mov.w     w0, 0x4e2
    ANSC = 0;
    1d14:	e4 24 ef    	clr.w     0x4e4
    ANSD = 0;
    1d16:	e6 24 ef    	clr.w     0x4e6
    ANSF = 0;
    1d18:	ea 24 ef    	clr.w     0x4ea
    ANSG = 0;
    1d1a:	ec 24 ef    	clr.w     0x4ec

    // Configure and enable the ADC module: 
    //   set output data format to integer (FORM<1:0> = 0b00)
    //   set conversion trigger source select bits to internal counter 
    //     (SSRC<2:0> = 0b111)
    //   set auto-sample time bits to 12*TAD (SAMC<4:0> = 12)
    //   set conversion clock select bits to 64*TCY (ADCS<7:0> = 64)
    //   set initial channel selection to A0
    AD1CON1 = 0x00E0; 
    1d1c:	00 0e 20    	mov.w     #0xe0, w0
    1d1e:	00 19 88    	mov.w     w0, 0x320
    AD1CON2 = 0;
    1d20:	22 23 ef    	clr.w     0x322
    AD1CON3 = 0x0C40;
    1d22:	00 c4 20    	mov.w     #0xc40, w0
    1d24:	20 19 88    	mov.w     w0, 0x324
    AD1CHS = A0_AN;
    1d26:	50 00 20    	mov.w     #0x5, w0
    1d28:	40 19 88    	mov.w     w0, 0x328
    AD1CON1bits.ADON = 1;
    1d2a:	21 e3 a8    	bset.b    0x321, #0x7

    // Configure LED pins as outputs, set to low (off)
    LED1_DIR = OUT; LED1 = 0;
    1d2c:	d8 e2 a9    	bclr.b    0x2d8, #0x7
    1d2e:	dc e2 a9    	bclr.b    0x2dc, #0x7
    LED2_DIR = OUT; LED2 = 0;
    1d30:	e8 02 a9    	bclr.b    0x2e8, #0x0
    1d32:	ec 02 a9    	bclr.b    0x2ec, #0x0
    LED3_DIR = OUT; LED3 = 0;
    1d34:	e8 22 a9    	bclr.b    0x2e8, #0x1
    1d36:	ec 22 a9    	bclr.b    0x2ec, #0x1

    // Configure SW pins as inputs
    SW1_DIR = IN;
    1d38:	d1 e2 a8    	bset.b    0x2d1, #0x7
    SW2_DIR = IN;
    1d3a:	d1 82 a8    	bset.b    0x2d1, #0x4
    SW3_DIR = IN;
    1d3c:	c9 82 a8    	bset.b    0x2c9, #0x4
}
    1d3e:	00 80 fa    	ulnk      
    1d40:	00 00 06    	return    

00001d42 <_read_analog>:

uint16_t read_analog(uint16_t pin_an) {
    1d42:	02 00 fa    	lnk       #0x2
    1d44:	00 0f 78    	mov.w     w0, [w14]
    AD1CHS = pin_an;
    1d46:	9e 00 78    	mov.w     [w14], w1
    1d48:	41 19 88    	mov.w     w1, 0x328
    AD1CON1bits.SAMP = 1;
    1d4a:	20 23 a8    	bset.b    0x320, #0x1
    while (AD1CON1bits.DONE == 0) {}
    1d4c:	00 00 00    	nop       

00001d4e <.L3>:
    1d4e:	00 19 80    	mov.w     0x320, w0
    1d50:	61 00 60    	and.w     w0, #0x1, w0
    1d52:	00 00 e0    	cp0.w     w0
    1d54:	fc ff 32    	bra       Z, 0x1d4e <.L3>
    return ADC1BUF0;
    1d56:	00 18 80    	mov.w     0x300, w0
}
    1d58:	00 80 fa    	ulnk      
    1d5a:	00 00 06    	return    
Disassembly of section .dinit:

00001d5c <.dinit>:
    1d5c:	0c 08 00    	nop       
    1d5e:	06 00 00    	nop       
    1d60:	80 00 00    	nop       
    1d62:	14 08 00    	nop       
    1d64:	14 08 00    	nop       
    1d66:	80 00 00    	nop       
    1d68:	12 08 00    	nop       
    1d6a:	02 00 00    	nop       
    1d6c:	80 00 00    	nop       
    1d6e:	00 08 00    	nop       
    1d70:	0c 00 00    	nop       
    1d72:	80 00 00    	nop       
    1d74:	00 00 00    	nop       
Disassembly of section .isr:

00001d76 <__DefaultInterrupt>:
    1d76:	00 40 da    	break     
    1d78:	00 00 fe    	reset     
