m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/simulation/modelsim
vdecoder_24
Z1 !s110 1711547642
!i10b 1
!s100 nT5W4;`8dA_K^gA5^e:aF3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IMB^kF?^Kzh:g:@_zm@P4i3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1711543625
8C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v
FC:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v
!i122 0
L0 1 13
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1711547641.000000
!s107 C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder|C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder
Z7 tCvgOpt 0
vdecoder_24_tb
R1
!i10b 1
!s100 =A3NY1OJ?jYV[fOg`?8az2
R2
I1:1M^YehinJZ:IM2=RVHi3
R3
R0
w1711543823
8C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v
FC:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v
!i122 1
L0 1 25
R4
r1
!s85 0
31
!s108 1711547642.000000
!s107 C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder|C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v|
!i113 1
R5
R6
R7
