Instruction set synthesis with efficient instruction encoding for configurable processors