{
    "name": "Stream Memory Map Mixed",
    "description": [
        "This is a simple streaming Vector Addition C Kernel design with 1 Stream input, 1 memory mapped input to the kernel, and 1 stream output that demonstrates on how to process a stream of data along with memory mapped interface."
    ], 
    "keywords": [
        "cl_stream", 
        "CL_STREAM_EOT"
    ], 
    "key_concepts": [
        "Read/Write Stream", 
        "Create/Release Stream"
    ], 
    "ndevice": [
        "zc",
        "xdma",
	"xilinx_u250_qep",
	"aws",
        "samsung"
    ], 
    "os": [
        "Linux"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "host": {
        "linker": {
            "options": [
                "-pthread"
            ]
        }, 
        "host_exe": "vadd_stream", 
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2", 
                "src/host.cpp"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    }, 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "krnl_stream_vadd", 
                    "location": "src/krnl_stream_vadd.cpp"
                }
            ], 
            "name": "krnl_stream_vadd"
        }
    ],
    "launch": [
        {
            "cmd_args": "BUILD/krnl_stream_vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ] 
}
