Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)

Date      :  Thu Jun 15 09:53:52 2017
Project   :  C:\Users\ciaran.lappin\Desktop\Github\SF2_M2S025_Creative_Development_Kit\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign
Component :  MSS_SUBSYSTEM_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb/CCC_0/MSS_SUBSYSTEM_sb_CCC_0_FCCC.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb/FABOSC_0/MSS_SUBSYSTEM_sb_FABOSC_0_OSC.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb/MSS_SUBSYSTEM_sb.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MSS_SUBSYSTEM_sb_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MSS_SUBSYSTEM_sb_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MSS_SUBSYSTEM_sb_MSS_pre.v

Stimulus files for all Simulation tools:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb/subsystem.bfm
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/CM3_compile_bfm.tcl
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/test.bfm
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/user.bfm

Firmware files for all Software IDE tools:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/sys_config_mddr_define.h
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/sys_config_mss_clocks.h

Configuration files to be used for Programming:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/ENVM.cfg
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MDDR_init.bfm

Configuration files to be used for Power Analysis:
    C:/Users/ciaran.lappin/Desktop/Github/SF2_M2S025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MDDR_init.reg

