Warning (10268): Verilog HDL information at LT24.v(172): always construct contains both blocking and non-blocking assignments File: C:/Users/lin/Documents/GitHub/el21ycl/Workspace/ELEC5566M-Mini-Project-el21ycl/LT24.v Line: 172
