# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/adder.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/alu.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/control.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/extender.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/memory.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/mux2_1.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/nanocpu.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/regfile.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/rom.v" \
"../../../../lab05.srcs/sources_1/imports/hwlab/lab05_srcs/nano_sc_system.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
