$date
	Mon Nov 02 13:43:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edge_wait_example $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 1 # trigger $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#1
0#
1!
1"
#2
0!
0"
#3
1!
1"
#4
0!
0"
#5
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
#11
1#
1!
#12
0!
#13
1!
#14
0#
0!
1"
#15
1!
0"
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
#21
1!
#22
0!
#23
1#
1!
#24
0!
#25
0#
1!
1"
#26
0!
0"
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1#
1!
#36
0!
