// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_p_find_left_and_right_boundaries6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        points_address0,
        points_ce0,
        points_q0,
        left_bound,
        left_bound_ap_vld,
        i_dout,
        i_empty_n,
        i_read,
        lbVal_constprop_i,
        lbVal_constprop_o,
        lbVal_constprop_o_ap_vld,
        rbVal_constprop_i,
        rbVal_constprop_o,
        rbVal_constprop_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_pp0_stage0 = 36'd4;
parameter    ap_ST_fsm_pp0_stage1 = 36'd8;
parameter    ap_ST_fsm_pp0_stage2 = 36'd16;
parameter    ap_ST_fsm_pp0_stage3 = 36'd32;
parameter    ap_ST_fsm_pp0_stage4 = 36'd64;
parameter    ap_ST_fsm_pp0_stage5 = 36'd128;
parameter    ap_ST_fsm_pp0_stage6 = 36'd256;
parameter    ap_ST_fsm_pp0_stage7 = 36'd512;
parameter    ap_ST_fsm_pp0_stage8 = 36'd1024;
parameter    ap_ST_fsm_pp0_stage9 = 36'd2048;
parameter    ap_ST_fsm_pp0_stage10 = 36'd4096;
parameter    ap_ST_fsm_pp0_stage11 = 36'd8192;
parameter    ap_ST_fsm_pp0_stage12 = 36'd16384;
parameter    ap_ST_fsm_pp0_stage13 = 36'd32768;
parameter    ap_ST_fsm_pp0_stage14 = 36'd65536;
parameter    ap_ST_fsm_pp0_stage15 = 36'd131072;
parameter    ap_ST_fsm_pp0_stage16 = 36'd262144;
parameter    ap_ST_fsm_state28 = 36'd524288;
parameter    ap_ST_fsm_state29 = 36'd1048576;
parameter    ap_ST_fsm_state30 = 36'd2097152;
parameter    ap_ST_fsm_state31 = 36'd4194304;
parameter    ap_ST_fsm_state32 = 36'd8388608;
parameter    ap_ST_fsm_state33 = 36'd16777216;
parameter    ap_ST_fsm_state34 = 36'd33554432;
parameter    ap_ST_fsm_state35 = 36'd67108864;
parameter    ap_ST_fsm_state36 = 36'd134217728;
parameter    ap_ST_fsm_state37 = 36'd268435456;
parameter    ap_ST_fsm_state38 = 36'd536870912;
parameter    ap_ST_fsm_state39 = 36'd1073741824;
parameter    ap_ST_fsm_state40 = 36'd2147483648;
parameter    ap_ST_fsm_state41 = 36'd4294967296;
parameter    ap_ST_fsm_state42 = 36'd8589934592;
parameter    ap_ST_fsm_state43 = 36'd17179869184;
parameter    ap_ST_fsm_state44 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [31:0] left_bound;
output   left_bound_ap_vld;
input  [2:0] i_dout;
input   i_empty_n;
output   i_read;
input  [31:0] lbVal_constprop_i;
output  [31:0] lbVal_constprop_o;
output   lbVal_constprop_o_ap_vld;
input  [31:0] rbVal_constprop_i;
output  [31:0] rbVal_constprop_o;
output   rbVal_constprop_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg num_points_ce0;
reg[11:0] points_address0;
reg points_ce0;
reg[31:0] left_bound;
reg left_bound_ap_vld;
reg i_read;
reg[31:0] lbVal_constprop_o;
reg lbVal_constprop_o_ap_vld;
reg[31:0] rbVal_constprop_o;
reg rbVal_constprop_o_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_trapezoid_edgestrapezoid_edges_address0;
reg    get_trapezoid_edgestrapezoid_edges_ce0;
wire   [31:0] get_trapezoid_edgestrapezoid_edges_q0;
reg    i_blk_n;
reg   [30:0] j_reg_228;
wire   [31:0] grp_fu_258_p2;
reg   [31:0] reg_317;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln45_reg_6771;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state12_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
reg   [31:0] grp_load_fu_281_p1;
reg   [31:0] reg_323;
wire    ap_CS_fsm_state35;
reg   [31:0] grp_load_fu_299_p1;
reg   [31:0] reg_328;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_333;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [2:0] i_2_reg_6717;
reg   [31:0] num_points_load_reg_6732;
wire    ap_CS_fsm_state2;
wire   [0:0] empty_fu_357_p1;
reg   [0:0] empty_reg_6739;
wire   [30:0] j_1_fu_361_p4;
reg   [30:0] j_1_reg_6743;
wire   [31:0] j_2_fu_371_p1;
reg   [31:0] j_2_reg_6748;
reg   [31:0] get_trapezoid_edgestrapezoid_edges_load_reg_6753;
wire   [15:0] shl_ln_fu_375_p3;
reg   [15:0] shl_ln_reg_6759;
wire   [30:0] add_ln45_fu_382_p2;
reg   [30:0] add_ln45_reg_6766;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln45_fu_388_p2;
wire   [0:0] icmp_ln935_fu_441_p2;
reg   [0:0] icmp_ln935_reg_6780;
wire   [0:0] grp_fu_273_p3;
reg   [0:0] p_Result_139_reg_6785;
wire   [31:0] m_79_fu_453_p3;
reg   [31:0] m_79_reg_6790;
wire   [31:0] sub_ln944_fu_479_p2;
reg   [31:0] sub_ln944_reg_6795;
wire   [0:0] icmp_ln958_fu_573_p2;
reg   [0:0] icmp_ln958_reg_6801;
wire   [0:0] select_ln958_fu_593_p3;
reg   [0:0] select_ln958_reg_6806;
wire   [7:0] trunc_ln943_fu_601_p1;
reg   [7:0] trunc_ln943_reg_6811;
wire   [31:0] sub_ln66_fu_609_p2;
reg   [31:0] sub_ln66_reg_6816;
reg   [31:0] sub_ln66_reg_6816_pp0_iter1_reg;
wire   [31:0] select_ln935_fu_787_p3;
reg   [31:0] select_ln935_reg_6826;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln935_7_fu_798_p2;
reg   [0:0] icmp_ln935_7_reg_6831;
reg   [0:0] p_Result_161_reg_6836;
wire   [31:0] m_85_fu_810_p3;
reg   [31:0] m_85_reg_6841;
wire   [31:0] sub_ln944_8_fu_836_p2;
reg   [31:0] sub_ln944_8_reg_6846;
wire   [0:0] icmp_ln958_8_fu_930_p2;
reg   [0:0] icmp_ln958_8_reg_6852;
wire   [0:0] select_ln958_17_fu_950_p3;
reg   [0:0] select_ln958_17_reg_6857;
wire   [7:0] trunc_ln943_8_fu_958_p1;
reg   [7:0] trunc_ln943_8_reg_6862;
wire   [31:0] select_ln935_7_fu_1079_p3;
reg   [31:0] select_ln935_7_reg_6867;
wire   [0:0] grp_fu_285_p3;
reg   [0:0] p_Result_151_reg_6872;
reg   [62:0] m_84_reg_6877;
reg   [0:0] p_Result_47_reg_6882;
wire   [7:0] trunc_ln943_4_fu_1306_p1;
reg   [7:0] trunc_ln943_4_reg_6887;
wire   [30:0] p_Result_150_fu_1314_p1;
reg   [30:0] p_Result_150_reg_6892;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] select_ln935_3_fu_1366_p3;
reg   [31:0] select_ln935_3_reg_6897;
wire   [0:0] grp_fu_303_p3;
reg   [0:0] p_Result_144_reg_6902;
reg   [62:0] m_82_reg_6907;
reg   [0:0] p_Result_39_reg_6912;
wire   [7:0] trunc_ln943_3_fu_1594_p1;
reg   [7:0] trunc_ln943_3_reg_6917;
wire   [31:0] bitcast_ln351_2_fu_1601_p1;
reg   [31:0] bitcast_ln351_2_reg_6922;
wire   [30:0] p_Result_143_fu_1610_p1;
reg   [30:0] p_Result_143_reg_6928;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state11_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire   [31:0] select_ln935_2_fu_1662_p3;
reg   [31:0] select_ln935_2_reg_6933;
wire   [31:0] bitcast_ln351_fu_1673_p1;
reg   [31:0] bitcast_ln351_reg_6938;
wire   [30:0] p_Result_172_fu_1682_p1;
reg   [30:0] p_Result_172_reg_6944;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state13_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] v_assign_reg_6949;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state14_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire  signed [11:0] sh_amt_1_fu_1776_p3;
reg  signed [11:0] sh_amt_1_reg_6955;
wire   [31:0] trunc_ln583_1_fu_1790_p1;
reg   [31:0] trunc_ln583_1_reg_6960;
wire   [0:0] xor_ln571_1_fu_1834_p2;
reg   [0:0] xor_ln571_1_reg_6965;
wire   [0:0] and_ln603_1_fu_1894_p2;
reg   [0:0] and_ln603_1_reg_6970;
wire   [0:0] or_ln603_3_fu_1900_p2;
reg   [0:0] or_ln603_3_reg_6975;
wire   [31:0] select_ln603_1_fu_1906_p3;
reg   [31:0] select_ln603_1_reg_6980;
wire   [0:0] or_ln603_5_fu_1920_p2;
reg   [0:0] or_ln603_5_reg_6985;
wire   [0:0] and_ln1495_5_fu_1980_p2;
reg   [0:0] and_ln1495_5_reg_6990;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state15_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [30:0] p_Result_165_fu_1989_p1;
reg   [30:0] p_Result_165_reg_6994;
wire   [53:0] man_V_2_fu_2045_p3;
reg   [53:0] man_V_2_reg_6999;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state16_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [0:0] icmp_ln571_fu_2053_p2;
reg   [0:0] icmp_ln571_reg_7004;
wire  signed [11:0] sh_amt_fu_2083_p3;
reg  signed [11:0] sh_amt_reg_7009;
wire   [0:0] icmp_ln582_fu_2091_p2;
reg   [0:0] icmp_ln582_reg_7014;
wire   [0:0] and_ln585_fu_2151_p2;
reg   [0:0] and_ln585_reg_7019;
wire   [0:0] and_ln603_fu_2181_p2;
reg   [0:0] and_ln603_reg_7024;
wire   [0:0] or_ln603_fu_2187_p2;
reg   [0:0] or_ln603_reg_7029;
wire   [0:0] select_ln603_4_fu_2209_p3;
reg   [0:0] select_ln603_4_reg_7035;
wire   [0:0] icmp_ln571_6_fu_2277_p2;
reg   [0:0] icmp_ln571_6_reg_7040;
wire  signed [11:0] sh_amt_6_fu_2307_p3;
reg  signed [11:0] sh_amt_6_reg_7045;
wire   [31:0] trunc_ln583_6_fu_2321_p1;
reg   [31:0] trunc_ln583_6_reg_7050;
wire   [0:0] icmp_ln585_6_fu_2325_p2;
reg   [0:0] icmp_ln585_6_reg_7055;
wire   [0:0] and_ln581_6_fu_2397_p2;
reg   [0:0] and_ln581_6_reg_7060;
wire   [31:0] select_ln585_6_fu_2409_p3;
reg   [31:0] select_ln585_6_reg_7065;
wire   [0:0] and_ln603_6_fu_2429_p2;
reg   [0:0] and_ln603_6_reg_7070;
wire   [0:0] and_ln1495_1_fu_2513_p2;
reg   [0:0] and_ln1495_1_reg_7075;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state17_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln935_9_fu_2568_p2;
reg   [0:0] icmp_ln935_9_reg_7079;
wire   [0:0] p_Result_173_fu_2574_p3;
reg   [0:0] p_Result_173_reg_7084;
wire   [31:0] m_89_fu_2588_p3;
reg   [31:0] m_89_reg_7089;
wire   [31:0] sub_ln944_10_fu_2614_p2;
reg   [31:0] sub_ln944_10_reg_7094;
wire   [31:0] lsb_index_10_fu_2620_p2;
reg   [31:0] lsb_index_10_reg_7100;
wire   [0:0] icmp_ln946_10_fu_2636_p2;
reg   [0:0] icmp_ln946_10_reg_7106;
wire   [0:0] icmp_ln949_10_fu_2680_p2;
reg   [0:0] icmp_ln949_10_reg_7111;
wire   [0:0] p_Result_175_fu_2686_p3;
reg   [0:0] p_Result_175_reg_7116;
wire   [7:0] trunc_ln943_10_fu_2694_p1;
reg   [7:0] trunc_ln943_10_reg_7122;
wire   [0:0] icmp_ln571_4_fu_2758_p2;
reg   [0:0] icmp_ln571_4_reg_7127;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state18_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire  signed [11:0] sh_amt_4_fu_2788_p3;
reg  signed [11:0] sh_amt_4_reg_7132;
wire   [31:0] trunc_ln583_4_fu_2802_p1;
reg   [31:0] trunc_ln583_4_reg_7137;
wire   [0:0] icmp_ln585_4_fu_2806_p2;
reg   [0:0] icmp_ln585_4_reg_7142;
wire   [0:0] and_ln581_4_fu_2878_p2;
reg   [0:0] and_ln581_4_reg_7147;
wire   [31:0] select_ln585_fu_2890_p3;
reg   [31:0] select_ln585_reg_7152;
wire   [0:0] and_ln603_4_fu_2910_p2;
reg   [0:0] and_ln603_4_reg_7157;
wire   [31:0] select_ln935_9_fu_3071_p3;
reg   [31:0] select_ln935_9_reg_7162;
wire   [0:0] icmp_ln935_8_fu_3122_p2;
reg   [0:0] icmp_ln935_8_reg_7167;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state19_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] p_Result_166_fu_3128_p3;
reg   [0:0] p_Result_166_reg_7172;
wire   [31:0] m_87_fu_3142_p3;
reg   [31:0] m_87_reg_7177;
wire   [31:0] sub_ln944_9_fu_3168_p2;
reg   [31:0] sub_ln944_9_reg_7182;
wire   [31:0] lsb_index_9_fu_3174_p2;
reg   [31:0] lsb_index_9_reg_7188;
wire   [0:0] icmp_ln946_9_fu_3190_p2;
reg   [0:0] icmp_ln946_9_reg_7194;
wire   [0:0] icmp_ln949_9_fu_3234_p2;
reg   [0:0] icmp_ln949_9_reg_7199;
wire   [0:0] p_Result_168_fu_3240_p3;
reg   [0:0] p_Result_168_reg_7204;
wire   [7:0] trunc_ln943_9_fu_3248_p1;
reg   [7:0] trunc_ln943_9_reg_7210;
wire   [31:0] bitcast_ln351_6_fu_3255_p1;
reg   [31:0] bitcast_ln351_6_reg_7215;
wire   [31:0] select_ln935_8_fu_3415_p3;
reg   [31:0] select_ln935_8_reg_7221;
wire   [31:0] bitcast_ln351_5_fu_3425_p1;
reg   [31:0] bitcast_ln351_5_reg_7226;
wire  signed [11:0] sh_amt_8_fu_3520_p3;
reg  signed [11:0] sh_amt_8_reg_7232;
wire   [31:0] trunc_ln583_8_fu_3534_p1;
reg   [31:0] trunc_ln583_8_reg_7237;
wire   [0:0] xor_ln571_8_fu_3578_p2;
reg   [0:0] xor_ln571_8_reg_7242;
wire   [0:0] and_ln603_8_fu_3638_p2;
reg   [0:0] and_ln603_8_reg_7247;
wire   [0:0] or_ln603_15_fu_3644_p2;
reg   [0:0] or_ln603_15_reg_7252;
wire   [31:0] select_ln603_15_fu_3650_p3;
reg   [31:0] select_ln603_15_reg_7257;
wire   [0:0] or_ln603_17_fu_3664_p2;
reg   [0:0] or_ln603_17_reg_7262;
wire   [0:0] and_ln1495_11_fu_3724_p2;
reg   [0:0] and_ln1495_11_reg_7267;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [53:0] man_V_23_fu_3781_p3;
reg   [53:0] man_V_23_reg_7271;
wire   [0:0] icmp_ln571_8_fu_3789_p2;
reg   [0:0] icmp_ln571_8_reg_7276;
wire  signed [11:0] sh_amt_7_fu_3819_p3;
reg  signed [11:0] sh_amt_7_reg_7281;
wire   [0:0] icmp_ln582_8_fu_3827_p2;
reg   [0:0] icmp_ln582_8_reg_7286;
wire   [0:0] and_ln585_14_fu_3887_p2;
reg   [0:0] and_ln585_14_reg_7291;
wire   [0:0] and_ln603_7_fu_3917_p2;
reg   [0:0] and_ln603_7_reg_7296;
wire   [0:0] or_ln603_12_fu_3923_p2;
reg   [0:0] or_ln603_12_reg_7301;
wire   [0:0] select_ln603_18_fu_3945_p3;
reg   [0:0] select_ln603_18_reg_7307;
wire   [0:0] and_ln1495_9_fu_4318_p2;
reg   [0:0] and_ln1495_9_reg_7312;
wire    ap_CS_fsm_state28;
wire   [31:0] z_bits_2_fu_4658_p1;
reg   [31:0] z_bits_2_reg_7321;
wire    ap_CS_fsm_state29;
reg   [0:0] p_Result_183_reg_7327;
wire   [31:0] tmp_V_14_fu_4662_p2;
reg   [31:0] tmp_V_14_reg_7333;
wire   [31:0] select_ln935_4_fu_4945_p3;
reg   [31:0] select_ln935_4_reg_7338;
wire    ap_CS_fsm_state30;
wire   [30:0] p_Result_194_fu_4957_p1;
reg   [30:0] p_Result_194_reg_7344;
reg   [0:0] p_Result_188_reg_7349;
wire   [31:0] grp_fu_311_p2;
reg   [31:0] tmp_V_16_reg_7355;
reg   [0:0] p_Result_195_reg_7360;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] tmp_V_18_reg_7366;
wire   [30:0] p_Result_187_fu_4965_p1;
reg   [30:0] p_Result_187_reg_7371;
wire    ap_CS_fsm_state36;
wire   [31:0] select_ln935_5_fu_5242_p3;
reg   [31:0] select_ln935_5_reg_7376;
wire   [31:0] select_ln935_6_fu_5523_p3;
reg   [31:0] select_ln935_6_reg_7381;
wire   [31:0] bitcast_ln351_3_fu_5534_p1;
reg   [31:0] bitcast_ln351_3_reg_7386;
wire    ap_CS_fsm_state37;
wire   [31:0] bitcast_ln351_4_fu_5542_p1;
reg   [31:0] bitcast_ln351_4_reg_7392;
wire   [31:0] grp_fu_263_p2;
reg   [31:0] v_assign_9_reg_7398;
reg   [0:0] p_Result_192_reg_7404;
wire    ap_CS_fsm_state41;
reg   [10:0] exp_tmp_1_reg_7409;
wire   [51:0] trunc_ln565_2_fu_5573_p1;
reg   [51:0] trunc_ln565_2_reg_7414;
wire   [0:0] icmp_ln571_1_fu_5577_p2;
reg   [0:0] icmp_ln571_1_reg_7419;
reg   [0:0] p_Result_199_reg_7425;
reg   [10:0] exp_tmp_3_reg_7430;
wire   [51:0] trunc_ln565_3_fu_5609_p1;
reg   [51:0] trunc_ln565_3_reg_7435;
wire   [0:0] icmp_ln571_3_fu_5613_p2;
reg   [0:0] icmp_ln571_3_reg_7440;
wire   [0:0] xor_ln571_3_fu_5966_p2;
reg   [0:0] xor_ln571_3_reg_7446;
wire    ap_CS_fsm_state42;
wire   [31:0] select_ln603_8_fu_6058_p3;
reg   [31:0] select_ln603_8_reg_7451;
wire   [0:0] or_ln603_11_fu_6066_p2;
reg   [0:0] or_ln603_11_reg_7456;
wire   [0:0] and_ln1495_3_fu_6134_p2;
reg   [0:0] and_ln1495_3_reg_7461;
wire   [0:0] and_ln1495_7_fu_6432_p2;
reg   [0:0] and_ln1495_7_reg_7465;
wire    ap_CS_fsm_state43;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage7_subdone;
reg   [30:0] ap_phi_mux_j_phi_fu_232_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_p_Val2_s_phi_fu_243_p4;
wire   [31:0] select_ln585_7_fu_2553_p3;
reg   [31:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_240;
reg   [31:0] ap_phi_mux_p_Val2_83_phi_fu_252_p4;
wire   [31:0] select_ln585_1_fu_3107_p3;
reg   [31:0] ap_phi_reg_pp0_iter0_p_Val2_83_reg_249;
wire   [63:0] idxprom_i_fu_351_p1;
wire   [63:0] zext_ln46_fu_432_p1;
wire   [63:0] zext_ln66_1_fu_665_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln89_fu_4653_p1;
wire   [31:0] select_ln585_5_fu_6406_p3;
wire   [31:0] select_ln585_15_fu_4590_p3;
wire    ap_block_pp0_stage7;
reg   [31:0] ap_sig_allocacmp_p_Val2_81;
wire    ap_block_pp0_stage16;
wire   [31:0] select_ln585_11_fu_6703_p3;
wire    ap_CS_fsm_state44;
wire   [31:0] select_ln585_19_fu_4219_p3;
wire    ap_block_pp0_stage5;
reg   [31:0] ap_sig_allocacmp_p_Val2_82;
wire    ap_block_pp0_stage14;
reg    ap_block_state1;
wire   [31:0] zext_ln56_fu_2519_p1;
reg   [31:0] left_bound_preg;
wire    ap_block_pp0_stage14_01001;
wire   [31:0] add_ln66_fu_4233_p2;
wire    ap_block_pp0_stage6_01001;
reg   [31:0] grp_fu_258_p0;
reg   [31:0] grp_fu_258_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state34;
reg   [31:0] grp_fu_263_p0;
reg   [31:0] grp_fu_263_p1;
reg   [31:0] grp_fu_267_p0;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_state40;
reg   [31:0] grp_fu_270_p0;
wire   [11:0] trunc_ln46_fu_393_p1;
wire   [15:0] shl_ln46_1_fu_397_p3;
wire   [15:0] add_ln46_fu_405_p2;
wire   [2:0] lshr_ln_fu_410_p4;
wire   [8:0] trunc_ln46_1_fu_420_p1;
wire   [11:0] tmp_s_fu_424_p3;
wire   [31:0] z_bits_fu_437_p1;
wire   [31:0] tmp_V_fu_447_p2;
reg   [31:0] p_Result_140_fu_461_p4;
reg   [31:0] l_fu_471_p3;
wire   [31:0] lsb_index_fu_485_p2;
wire   [30:0] tmp_fu_491_p4;
wire   [5:0] trunc_ln947_fu_507_p1;
wire   [5:0] sub_ln947_fu_511_p2;
wire   [31:0] zext_ln947_fu_517_p1;
wire   [31:0] lshr_ln947_fu_521_p2;
wire   [31:0] shl_ln949_fu_527_p2;
wire   [31:0] or_ln949_11_fu_533_p2;
wire   [31:0] and_ln949_fu_539_p2;
wire   [0:0] tmp_51_fu_551_p3;
wire   [0:0] p_Result_141_fu_565_p3;
wire   [0:0] xor_ln949_fu_559_p2;
wire   [0:0] icmp_ln946_fu_501_p2;
wire   [0:0] icmp_ln949_fu_545_p2;
wire   [0:0] select_ln946_fu_585_p3;
wire   [0:0] and_ln949_6_fu_579_p2;
wire   [31:0] zext_ln66_fu_605_p1;
wire   [11:0] trunc_ln66_fu_614_p1;
wire   [11:0] add_ln66_2_fu_622_p2;
wire   [15:0] shl_ln3_fu_628_p3;
wire   [15:0] add_ln66_1_fu_636_p2;
wire   [8:0] trunc_ln66_1_fu_618_p1;
wire   [2:0] lshr_ln3_fu_641_p4;
wire   [8:0] add_ln66_3_fu_651_p2;
wire   [11:0] tmp_39_fu_657_p3;
wire   [31:0] sub_ln959_fu_673_p2;
wire   [63:0] zext_ln959_fu_670_p1;
wire   [63:0] zext_ln959_5_fu_678_p1;
wire   [31:0] add_ln958_fu_688_p2;
wire   [63:0] zext_ln958_fu_693_p1;
wire   [63:0] lshr_ln958_fu_697_p2;
wire   [63:0] shl_ln959_fu_682_p2;
wire   [63:0] m_fu_703_p3;
wire   [63:0] zext_ln961_fu_710_p1;
wire   [63:0] m_25_fu_713_p2;
wire   [62:0] m_80_fu_719_p4;
wire   [0:0] p_Result_s_fu_733_p3;
wire   [7:0] sub_ln964_fu_749_p2;
wire   [7:0] select_ln943_fu_741_p3;
wire   [7:0] add_ln964_fu_754_p2;
wire   [63:0] zext_ln962_fu_729_p1;
wire   [8:0] tmp_9_i_fu_760_p3;
wire   [63:0] p_Result_142_fu_767_p5;
wire   [31:0] LD_fu_779_p1;
wire   [31:0] bitcast_ln744_fu_783_p1;
wire   [31:0] z_bits_1_fu_794_p1;
wire   [31:0] tmp_V_23_fu_804_p2;
reg   [31:0] p_Result_162_fu_818_p4;
reg   [31:0] l_8_fu_828_p3;
wire   [31:0] lsb_index_8_fu_842_p2;
wire   [30:0] tmp_102_fu_848_p4;
wire   [5:0] trunc_ln947_8_fu_864_p1;
wire   [5:0] sub_ln947_8_fu_868_p2;
wire   [31:0] zext_ln947_8_fu_874_p1;
wire   [31:0] lshr_ln947_8_fu_878_p2;
wire   [31:0] shl_ln949_8_fu_884_p2;
wire   [31:0] or_ln949_16_fu_890_p2;
wire   [31:0] and_ln949_20_fu_896_p2;
wire   [0:0] tmp_103_fu_908_p3;
wire   [0:0] p_Result_163_fu_922_p3;
wire   [0:0] xor_ln949_8_fu_916_p2;
wire   [0:0] icmp_ln946_8_fu_858_p2;
wire   [0:0] icmp_ln949_8_fu_902_p2;
wire   [0:0] select_ln946_8_fu_942_p3;
wire   [0:0] and_ln949_16_fu_936_p2;
wire   [31:0] sub_ln959_8_fu_965_p2;
wire   [63:0] zext_ln959_16_fu_962_p1;
wire   [63:0] zext_ln959_17_fu_970_p1;
wire   [31:0] add_ln958_8_fu_980_p2;
wire   [63:0] zext_ln958_8_fu_985_p1;
wire   [63:0] lshr_ln958_8_fu_989_p2;
wire   [63:0] shl_ln959_8_fu_974_p2;
wire   [63:0] m_58_fu_995_p3;
wire   [63:0] zext_ln961_8_fu_1002_p1;
wire   [63:0] m_59_fu_1005_p2;
wire   [62:0] m_86_fu_1011_p4;
wire   [0:0] p_Result_100_fu_1025_p3;
wire   [7:0] sub_ln964_8_fu_1041_p2;
wire   [7:0] select_ln943_8_fu_1033_p3;
wire   [7:0] add_ln964_8_fu_1046_p2;
wire   [63:0] zext_ln962_8_fu_1021_p1;
wire   [8:0] tmp_30_i_fu_1052_p3;
wire   [63:0] p_Result_164_fu_1059_p5;
wire   [31:0] LD_15_fu_1071_p1;
wire   [31:0] bitcast_ln744_7_fu_1075_p1;
wire   [31:0] m_83_fu_1086_p3;
reg   [31:0] p_Result_152_fu_1094_p4;
reg   [31:0] l_6_fu_1104_p3;
wire   [31:0] sub_ln944_6_fu_1112_p2;
wire   [31:0] lsb_index_4_fu_1118_p2;
wire   [30:0] tmp_61_fu_1124_p4;
wire   [5:0] trunc_ln947_4_fu_1140_p1;
wire   [5:0] sub_ln947_4_fu_1144_p2;
wire   [31:0] zext_ln947_4_fu_1150_p1;
wire   [31:0] lshr_ln947_4_fu_1154_p2;
wire   [31:0] shl_ln949_6_fu_1160_p2;
wire   [31:0] or_ln949_12_fu_1166_p2;
wire   [31:0] and_ln949_9_fu_1172_p2;
wire   [0:0] tmp_62_fu_1184_p3;
wire   [0:0] p_Result_153_fu_1198_p3;
wire   [0:0] xor_ln949_4_fu_1192_p2;
wire   [31:0] sub_ln959_6_fu_1222_p2;
wire   [63:0] zext_ln959_12_fu_1218_p1;
wire   [63:0] zext_ln959_13_fu_1228_p1;
wire   [0:0] icmp_ln946_4_fu_1134_p2;
wire   [0:0] icmp_ln949_4_fu_1178_p2;
wire   [31:0] add_ln958_6_fu_1246_p2;
wire   [63:0] zext_ln958_4_fu_1252_p1;
wire   [0:0] icmp_ln958_6_fu_1206_p2;
wire   [0:0] select_ln946_4_fu_1238_p3;
wire   [0:0] and_ln949_10_fu_1212_p2;
wire   [63:0] lshr_ln958_6_fu_1256_p2;
wire   [63:0] shl_ln959_6_fu_1232_p2;
wire   [0:0] select_ln958_9_fu_1262_p3;
wire   [63:0] m_33_fu_1270_p3;
wire   [63:0] zext_ln961_6_fu_1278_p1;
wire   [63:0] m_34_fu_1282_p2;
wire   [31:0] data_V_2_fu_1310_p1;
wire   [7:0] sub_ln964_6_fu_1328_p2;
wire   [7:0] select_ln943_4_fu_1321_p3;
wire   [7:0] add_ln964_6_fu_1333_p2;
wire   [63:0] zext_ln962_4_fu_1318_p1;
wire   [8:0] tmp_17_i_fu_1339_p3;
wire   [63:0] p_Result_154_fu_1346_p5;
wire   [31:0] LD_5_fu_1358_p1;
wire   [0:0] grp_fu_339_p2;
wire   [31:0] bitcast_ln744_5_fu_1362_p1;
wire   [31:0] m_81_fu_1374_p3;
reg   [31:0] p_Result_145_fu_1382_p4;
reg   [31:0] l_4_fu_1392_p3;
wire   [31:0] sub_ln944_4_fu_1400_p2;
wire   [31:0] lsb_index_3_fu_1406_p2;
wire   [30:0] tmp_54_fu_1412_p4;
wire   [5:0] trunc_ln947_3_fu_1428_p1;
wire   [5:0] sub_ln947_3_fu_1432_p2;
wire   [31:0] zext_ln947_3_fu_1438_p1;
wire   [31:0] lshr_ln947_3_fu_1442_p2;
wire   [31:0] shl_ln949_4_fu_1448_p2;
wire   [31:0] or_ln949_fu_1454_p2;
wire   [31:0] and_ln949_8_fu_1460_p2;
wire   [0:0] tmp_55_fu_1472_p3;
wire   [0:0] p_Result_146_fu_1486_p3;
wire   [0:0] xor_ln949_3_fu_1480_p2;
wire   [31:0] sub_ln959_4_fu_1510_p2;
wire   [63:0] zext_ln959_8_fu_1506_p1;
wire   [63:0] zext_ln959_9_fu_1516_p1;
wire   [0:0] icmp_ln946_3_fu_1422_p2;
wire   [0:0] icmp_ln949_3_fu_1466_p2;
wire   [31:0] add_ln958_4_fu_1534_p2;
wire   [63:0] zext_ln958_3_fu_1540_p1;
wire   [0:0] icmp_ln958_4_fu_1494_p2;
wire   [0:0] select_ln946_3_fu_1526_p3;
wire   [0:0] and_ln949_7_fu_1500_p2;
wire   [63:0] lshr_ln958_4_fu_1544_p2;
wire   [63:0] shl_ln959_4_fu_1520_p2;
wire   [0:0] select_ln958_7_fu_1550_p3;
wire   [63:0] m_29_fu_1558_p3;
wire   [63:0] zext_ln961_4_fu_1566_p1;
wire   [63:0] m_30_fu_1570_p2;
wire   [31:0] zext_ln368_2_fu_1598_p1;
wire   [31:0] data_V_fu_1606_p1;
wire   [7:0] sub_ln964_4_fu_1624_p2;
wire   [7:0] select_ln943_3_fu_1617_p3;
wire   [7:0] add_ln964_4_fu_1629_p2;
wire   [63:0] zext_ln962_3_fu_1614_p1;
wire   [8:0] tmp_11_i_fu_1635_p3;
wire   [63:0] p_Result_147_fu_1642_p5;
wire   [31:0] LD_3_fu_1654_p1;
wire   [0:0] grp_fu_345_p2;
wire   [31:0] bitcast_ln744_3_fu_1658_p1;
wire   [31:0] zext_ln368_fu_1670_p1;
wire   [31:0] data_V_4_fu_1678_p1;
wire   [63:0] grp_fu_267_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] ireg_1_fu_1686_p1;
wire   [10:0] exp_tmp_2_fu_1702_p4;
wire   [51:0] trunc_ln565_1_fu_1716_p1;
wire   [52:0] p_Result_156_fu_1720_p3;
wire   [53:0] zext_ln569_2_fu_1728_p1;
wire   [0:0] p_Result_155_fu_1694_p3;
wire   [53:0] man_V_4_fu_1732_p2;
wire   [62:0] trunc_ln555_1_fu_1690_p1;
wire   [11:0] zext_ln455_2_fu_1712_p1;
wire   [11:0] F2_1_fu_1752_p2;
wire   [0:0] icmp_ln581_2_fu_1758_p2;
wire   [11:0] add_ln581_2_fu_1764_p2;
wire   [11:0] sub_ln581_2_fu_1770_p2;
wire   [53:0] man_V_5_fu_1738_p3;
wire   [6:0] tmp_65_fu_1800_p4;
wire   [5:0] trunc_ln586_1_fu_1816_p1;
wire   [53:0] zext_ln586_2_fu_1820_p1;
wire   [53:0] ashr_ln586_2_fu_1824_p2;
wire   [0:0] icmp_ln571_2_fu_1746_p2;
wire   [0:0] icmp_ln582_2_fu_1784_p2;
wire   [0:0] or_ln582_1_fu_1846_p2;
wire   [0:0] xor_ln582_1_fu_1852_p2;
wire   [0:0] and_ln581_1_fu_1858_p2;
wire   [0:0] icmp_ln585_2_fu_1794_p2;
wire   [0:0] xor_ln585_1_fu_1870_p2;
wire   [0:0] or_ln581_1_fu_1882_p2;
wire   [0:0] icmp_ln603_1_fu_1810_p2;
wire   [0:0] xor_ln581_1_fu_1888_p2;
wire   [0:0] and_ln585_3_fu_1876_p2;
wire   [0:0] and_ln585_2_fu_1864_p2;
wire   [31:0] trunc_ln586_2_fu_1830_p1;
wire   [0:0] and_ln582_1_fu_1840_p2;
wire   [0:0] or_ln603_4_fu_1914_p2;
wire   [31:0] bitcast_ln702_4_fu_1929_p1;
wire   [0:0] tmp_66_fu_1933_p3;
wire  signed [31:0] sext_ln581_2_fu_1926_p1;
wire   [31:0] shl_ln604_2_fu_1949_p2;
wire   [31:0] select_ln588_fu_1941_p3;
wire   [31:0] select_ln603_fu_1954_p3;
wire   [31:0] select_ln603_2_fu_1961_p3;
wire   [0:0] tmp_94_fu_1967_p3;
wire   [0:0] and_ln1495_4_fu_1975_p2;
wire   [31:0] data_V_3_fu_1985_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] ireg_fu_1993_p1;
wire   [10:0] exp_tmp_fu_2009_p4;
wire   [51:0] trunc_ln565_fu_2023_p1;
wire   [52:0] p_Result_149_fu_2027_p3;
wire   [53:0] zext_ln569_fu_2035_p1;
wire   [0:0] p_Result_148_fu_2001_p3;
wire   [53:0] man_V_1_fu_2039_p2;
wire   [62:0] trunc_ln555_fu_1997_p1;
wire   [11:0] zext_ln455_fu_2019_p1;
wire   [11:0] F2_fu_2059_p2;
wire   [0:0] icmp_ln581_fu_2065_p2;
wire   [11:0] add_ln581_fu_2071_p2;
wire   [11:0] sub_ln581_fu_2077_p2;
wire   [6:0] tmp_58_fu_2103_p4;
wire   [5:0] trunc_ln586_fu_2119_p1;
wire   [53:0] zext_ln586_fu_2123_p1;
wire   [0:0] or_ln582_fu_2133_p2;
wire   [0:0] xor_ln582_fu_2139_p2;
wire   [0:0] and_ln581_fu_2145_p2;
wire   [0:0] icmp_ln585_fu_2097_p2;
wire   [0:0] xor_ln585_fu_2157_p2;
wire   [0:0] or_ln581_fu_2169_p2;
wire   [0:0] icmp_ln603_fu_2113_p2;
wire   [0:0] xor_ln581_fu_2175_p2;
wire   [0:0] and_ln585_1_fu_2163_p2;
wire   [53:0] ashr_ln586_fu_2127_p2;
wire   [0:0] tmp_68_fu_2193_p3;
wire   [0:0] tmp_69_fu_2201_p3;
wire   [63:0] grp_fu_270_p1;
wire   [63:0] ireg_3_fu_2217_p1;
wire   [10:0] exp_tmp_6_fu_2233_p4;
wire   [51:0] trunc_ln565_6_fu_2247_p1;
wire   [52:0] p_Result_160_fu_2251_p3;
wire   [53:0] zext_ln569_6_fu_2259_p1;
wire   [0:0] p_Result_159_fu_2225_p3;
wire   [53:0] man_V_19_fu_2263_p2;
wire   [62:0] trunc_ln555_6_fu_2221_p1;
wire   [11:0] zext_ln455_6_fu_2243_p1;
wire   [11:0] F2_6_fu_2283_p2;
wire   [0:0] icmp_ln581_6_fu_2289_p2;
wire   [11:0] add_ln581_6_fu_2295_p2;
wire   [11:0] sub_ln581_6_fu_2301_p2;
wire   [53:0] man_V_20_fu_2269_p3;
wire   [6:0] tmp_99_fu_2331_p4;
wire   [5:0] trunc_ln586_10_fu_2347_p1;
wire   [53:0] zext_ln586_6_fu_2351_p1;
wire   [53:0] ashr_ln586_6_fu_2355_p2;
wire   [0:0] icmp_ln582_6_fu_2315_p2;
wire   [0:0] xor_ln571_6_fu_2365_p2;
wire   [0:0] and_ln582_6_fu_2371_p2;
wire   [0:0] or_ln582_6_fu_2385_p2;
wire   [0:0] xor_ln582_6_fu_2391_p2;
wire   [0:0] and_ln585_12_fu_2403_p2;
wire   [31:0] trunc_ln586_11_fu_2361_p1;
wire   [31:0] select_ln582_1_fu_2377_p3;
wire   [0:0] or_ln581_6_fu_2417_p2;
wire   [0:0] icmp_ln603_6_fu_2341_p2;
wire   [0:0] xor_ln581_6_fu_2423_p2;
wire   [31:0] bitcast_ln702_fu_2441_p1;
wire   [31:0] trunc_ln583_fu_2438_p1;
wire  signed [31:0] sext_ln581_fu_2435_p1;
wire   [0:0] xor_ln571_fu_2458_p2;
wire   [0:0] and_ln582_fu_2463_p2;
wire   [0:0] or_ln603_1_fu_2468_p2;
wire   [31:0] shl_ln604_fu_2452_p2;
wire   [0:0] tmp_59_fu_2444_p3;
wire   [0:0] tmp_67_fu_2478_p3;
wire   [0:0] select_ln588_1_fu_2486_p3;
wire   [0:0] select_ln603_3_fu_2494_p3;
wire   [0:0] or_ln603_2_fu_2473_p2;
wire   [0:0] select_ln603_5_fu_2501_p3;
wire   [0:0] and_ln1495_fu_2507_p2;
wire  signed [31:0] sext_ln581_6_fu_2524_p1;
wire   [31:0] shl_ln604_6_fu_2527_p2;
wire   [0:0] xor_ln585_6_fu_2538_p2;
wire   [0:0] and_ln585_13_fu_2543_p2;
wire   [0:0] or_ln585_4_fu_2548_p2;
wire   [31:0] select_ln603_13_fu_2532_p3;
wire   [31:0] tmp_V_28_fu_2582_p2;
reg   [31:0] p_Result_174_fu_2596_p4;
reg   [31:0] l_10_fu_2606_p3;
wire   [30:0] tmp_113_fu_2626_p4;
wire   [5:0] trunc_ln947_10_fu_2642_p1;
wire   [5:0] sub_ln947_10_fu_2646_p2;
wire   [31:0] zext_ln947_10_fu_2652_p1;
wire   [31:0] lshr_ln947_10_fu_2656_p2;
wire   [31:0] shl_ln949_10_fu_2662_p2;
wire   [31:0] or_ln949_18_fu_2668_p2;
wire   [31:0] and_ln949_22_fu_2674_p2;
wire    ap_block_pp0_stage15;
wire   [63:0] ireg_2_fu_2698_p1;
wire   [10:0] exp_tmp_4_fu_2714_p4;
wire   [51:0] trunc_ln565_4_fu_2728_p1;
wire   [52:0] p_Result_158_fu_2732_p3;
wire   [53:0] zext_ln569_4_fu_2740_p1;
wire   [0:0] p_Result_157_fu_2706_p3;
wire   [53:0] man_V_13_fu_2744_p2;
wire   [62:0] trunc_ln555_4_fu_2702_p1;
wire   [11:0] zext_ln455_4_fu_2724_p1;
wire   [11:0] F2_4_fu_2764_p2;
wire   [0:0] icmp_ln581_4_fu_2770_p2;
wire   [11:0] add_ln581_4_fu_2776_p2;
wire   [11:0] sub_ln581_4_fu_2782_p2;
wire   [53:0] man_V_14_fu_2750_p3;
wire   [6:0] tmp_93_fu_2812_p4;
wire   [5:0] trunc_ln586_6_fu_2828_p1;
wire   [53:0] zext_ln586_4_fu_2832_p1;
wire   [53:0] ashr_ln586_4_fu_2836_p2;
wire   [0:0] icmp_ln582_4_fu_2796_p2;
wire   [0:0] xor_ln571_4_fu_2846_p2;
wire   [0:0] and_ln582_4_fu_2852_p2;
wire   [0:0] or_ln582_4_fu_2866_p2;
wire   [0:0] xor_ln582_4_fu_2872_p2;
wire   [0:0] and_ln585_8_fu_2884_p2;
wire   [31:0] trunc_ln586_7_fu_2842_p1;
wire   [31:0] select_ln582_fu_2858_p3;
wire   [0:0] or_ln581_4_fu_2898_p2;
wire   [0:0] icmp_ln603_4_fu_2822_p2;
wire   [0:0] xor_ln581_4_fu_2904_p2;
wire   [0:0] tmp_114_fu_2916_p3;
wire   [0:0] xor_ln949_10_fu_2923_p2;
wire   [31:0] sub_ln959_10_fu_2942_p2;
wire   [63:0] zext_ln959_20_fu_2939_p1;
wire   [63:0] zext_ln959_21_fu_2947_p1;
wire   [31:0] add_ln958_10_fu_2962_p2;
wire   [63:0] zext_ln958_10_fu_2967_p1;
wire   [0:0] icmp_ln958_10_fu_2929_p2;
wire   [0:0] select_ln946_10_fu_2957_p3;
wire   [0:0] and_ln949_19_fu_2934_p2;
wire   [63:0] lshr_ln958_10_fu_2971_p2;
wire   [63:0] shl_ln959_10_fu_2951_p2;
wire   [0:0] select_ln958_21_fu_2977_p3;
wire   [63:0] m_66_fu_2985_p3;
wire   [63:0] zext_ln961_10_fu_2993_p1;
wire   [63:0] m_67_fu_2997_p2;
wire   [62:0] m_90_fu_3003_p4;
wire   [0:0] p_Result_114_fu_3017_p3;
wire   [7:0] sub_ln964_10_fu_3033_p2;
wire   [7:0] select_ln943_10_fu_3025_p3;
wire   [7:0] add_ln964_10_fu_3038_p2;
wire   [63:0] zext_ln962_10_fu_3013_p1;
wire   [8:0] tmp_34_i_fu_3044_p3;
wire   [63:0] p_Result_176_fu_3051_p5;
wire   [31:0] LD_18_fu_3063_p1;
wire   [31:0] bitcast_ln744_9_fu_3067_p1;
wire  signed [31:0] sext_ln581_4_fu_3078_p1;
wire   [31:0] shl_ln604_4_fu_3081_p2;
wire   [0:0] xor_ln585_4_fu_3092_p2;
wire   [0:0] and_ln585_9_fu_3097_p2;
wire   [0:0] or_ln585_fu_3102_p2;
wire   [31:0] select_ln603_12_fu_3086_p3;
wire   [31:0] tmp_V_25_fu_3136_p2;
reg   [31:0] p_Result_167_fu_3150_p4;
reg   [31:0] l_9_fu_3160_p3;
wire   [30:0] tmp_106_fu_3180_p4;
wire   [5:0] trunc_ln947_9_fu_3196_p1;
wire   [5:0] sub_ln947_9_fu_3200_p2;
wire   [31:0] zext_ln947_9_fu_3206_p1;
wire   [31:0] lshr_ln947_9_fu_3210_p2;
wire   [31:0] shl_ln949_9_fu_3216_p2;
wire   [31:0] or_ln949_17_fu_3222_p2;
wire   [31:0] and_ln949_21_fu_3228_p2;
wire   [31:0] zext_ln368_5_fu_3252_p1;
wire   [0:0] tmp_107_fu_3260_p3;
wire   [0:0] xor_ln949_9_fu_3267_p2;
wire   [31:0] sub_ln959_9_fu_3286_p2;
wire   [63:0] zext_ln959_18_fu_3283_p1;
wire   [63:0] zext_ln959_19_fu_3291_p1;
wire   [31:0] add_ln958_9_fu_3306_p2;
wire   [63:0] zext_ln958_9_fu_3311_p1;
wire   [0:0] icmp_ln958_9_fu_3273_p2;
wire   [0:0] select_ln946_9_fu_3301_p3;
wire   [0:0] and_ln949_18_fu_3278_p2;
wire   [63:0] lshr_ln958_9_fu_3315_p2;
wire   [63:0] shl_ln959_9_fu_3295_p2;
wire   [0:0] select_ln958_19_fu_3321_p3;
wire   [63:0] m_62_fu_3329_p3;
wire   [63:0] zext_ln961_9_fu_3337_p1;
wire   [63:0] m_63_fu_3341_p2;
wire   [62:0] m_88_fu_3347_p4;
wire   [0:0] p_Result_106_fu_3361_p3;
wire   [7:0] sub_ln964_9_fu_3377_p2;
wire   [7:0] select_ln943_9_fu_3369_p3;
wire   [7:0] add_ln964_9_fu_3382_p2;
wire   [63:0] zext_ln962_9_fu_3357_p1;
wire   [8:0] tmp_31_i_fu_3388_p3;
wire   [63:0] p_Result_169_fu_3395_p5;
wire   [31:0] LD_16_fu_3407_p1;
wire   [31:0] bitcast_ln744_8_fu_3411_p1;
wire   [31:0] zext_ln368_4_fu_3422_p1;
wire   [63:0] ireg_5_fu_3430_p1;
wire   [10:0] exp_tmp_9_fu_3446_p4;
wire   [51:0] trunc_ln565_8_fu_3460_p1;
wire   [52:0] p_Result_178_fu_3464_p3;
wire   [53:0] zext_ln569_9_fu_3472_p1;
wire   [0:0] p_Result_177_fu_3438_p3;
wire   [53:0] man_V_25_fu_3476_p2;
wire   [62:0] trunc_ln555_8_fu_3434_p1;
wire   [11:0] zext_ln455_9_fu_3456_p1;
wire   [11:0] F2_8_fu_3496_p2;
wire   [0:0] icmp_ln581_9_fu_3502_p2;
wire   [11:0] add_ln581_9_fu_3508_p2;
wire   [11:0] sub_ln581_9_fu_3514_p2;
wire   [53:0] man_V_26_fu_3482_p3;
wire   [6:0] tmp_117_fu_3544_p4;
wire   [5:0] trunc_ln586_13_fu_3560_p1;
wire   [53:0] zext_ln586_9_fu_3564_p1;
wire   [53:0] ashr_ln586_9_fu_3568_p2;
wire   [0:0] icmp_ln571_9_fu_3490_p2;
wire   [0:0] icmp_ln582_9_fu_3528_p2;
wire   [0:0] or_ln582_8_fu_3590_p2;
wire   [0:0] xor_ln582_8_fu_3596_p2;
wire   [0:0] and_ln581_8_fu_3602_p2;
wire   [0:0] icmp_ln585_9_fu_3538_p2;
wire   [0:0] xor_ln585_8_fu_3614_p2;
wire   [0:0] or_ln581_8_fu_3626_p2;
wire   [0:0] icmp_ln603_8_fu_3554_p2;
wire   [0:0] xor_ln581_8_fu_3632_p2;
wire   [0:0] and_ln585_17_fu_3620_p2;
wire   [0:0] and_ln585_16_fu_3608_p2;
wire   [31:0] trunc_ln586_14_fu_3574_p1;
wire   [0:0] and_ln582_8_fu_3584_p2;
wire   [0:0] or_ln603_16_fu_3658_p2;
wire   [31:0] bitcast_ln702_13_fu_3673_p1;
wire   [0:0] tmp_118_fu_3677_p3;
wire  signed [31:0] sext_ln581_9_fu_3670_p1;
wire   [31:0] shl_ln604_9_fu_3693_p2;
wire   [31:0] select_ln588_4_fu_3685_p3;
wire   [31:0] select_ln603_14_fu_3698_p3;
wire   [31:0] select_ln603_16_fu_3705_p3;
wire   [0:0] tmp_126_fu_3711_p3;
wire   [0:0] and_ln1495_10_fu_3719_p2;
wire   [63:0] ireg_4_fu_3729_p1;
wire   [10:0] exp_tmp_8_fu_3745_p4;
wire   [51:0] trunc_ln565_7_fu_3759_p1;
wire   [52:0] p_Result_171_fu_3763_p3;
wire   [53:0] zext_ln569_8_fu_3771_p1;
wire   [0:0] p_Result_170_fu_3737_p3;
wire   [53:0] man_V_22_fu_3775_p2;
wire   [62:0] trunc_ln555_7_fu_3733_p1;
wire   [11:0] zext_ln455_8_fu_3755_p1;
wire   [11:0] F2_7_fu_3795_p2;
wire   [0:0] icmp_ln581_8_fu_3801_p2;
wire   [11:0] add_ln581_8_fu_3807_p2;
wire   [11:0] sub_ln581_8_fu_3813_p2;
wire   [6:0] tmp_110_fu_3839_p4;
wire   [5:0] trunc_ln586_12_fu_3855_p1;
wire   [53:0] zext_ln586_8_fu_3859_p1;
wire   [0:0] or_ln582_7_fu_3869_p2;
wire   [0:0] xor_ln582_7_fu_3875_p2;
wire   [0:0] and_ln581_7_fu_3881_p2;
wire   [0:0] icmp_ln585_8_fu_3833_p2;
wire   [0:0] xor_ln585_7_fu_3893_p2;
wire   [0:0] or_ln581_7_fu_3905_p2;
wire   [0:0] icmp_ln603_7_fu_3849_p2;
wire   [0:0] xor_ln581_7_fu_3911_p2;
wire   [0:0] and_ln585_15_fu_3899_p2;
wire   [53:0] ashr_ln586_8_fu_3863_p2;
wire   [0:0] tmp_120_fu_3929_p3;
wire   [0:0] tmp_121_fu_3937_p3;
wire   [63:0] ireg_7_fu_3953_p1;
wire   [10:0] exp_tmp_11_fu_3969_p4;
wire   [51:0] trunc_ln565_11_fu_3983_p1;
wire   [52:0] p_Result_182_fu_3987_p3;
wire   [53:0] zext_ln569_11_fu_3995_p1;
wire   [0:0] p_Result_181_fu_3961_p3;
wire   [53:0] man_V_34_fu_3999_p2;
wire   [62:0] trunc_ln555_11_fu_3957_p1;
wire   [11:0] zext_ln455_11_fu_3979_p1;
wire   [11:0] F2_11_fu_4019_p2;
wire   [0:0] icmp_ln581_11_fu_4025_p2;
wire   [11:0] add_ln581_11_fu_4031_p2;
wire   [11:0] sub_ln581_11_fu_4037_p2;
wire  signed [11:0] sh_amt_11_fu_4043_p3;
wire   [53:0] man_V_35_fu_4005_p3;
wire   [6:0] tmp_128_fu_4071_p4;
wire   [5:0] trunc_ln586_19_fu_4087_p1;
wire   [53:0] zext_ln586_11_fu_4091_p1;
wire   [53:0] ashr_ln586_11_fu_4095_p2;
wire   [31:0] trunc_ln583_11_fu_4061_p1;
wire  signed [31:0] sext_ln581_11_fu_4051_p1;
wire   [0:0] icmp_ln571_11_fu_4013_p2;
wire   [0:0] icmp_ln582_11_fu_4055_p2;
wire   [0:0] xor_ln571_11_fu_4111_p2;
wire   [0:0] or_ln582_11_fu_4123_p2;
wire   [0:0] xor_ln582_11_fu_4129_p2;
wire   [0:0] and_ln581_11_fu_4135_p2;
wire   [0:0] icmp_ln585_11_fu_4065_p2;
wire   [0:0] or_ln581_11_fu_4147_p2;
wire   [0:0] icmp_ln603_11_fu_4081_p2;
wire   [0:0] xor_ln581_11_fu_4153_p2;
wire   [0:0] xor_ln585_11_fu_4165_p2;
wire   [0:0] and_ln585_23_fu_4171_p2;
wire   [0:0] and_ln603_11_fu_4159_p2;
wire   [31:0] shl_ln604_11_fu_4105_p2;
wire   [31:0] trunc_ln586_20_fu_4101_p1;
wire   [0:0] and_ln585_22_fu_4141_p2;
wire   [0:0] and_ln582_11_fu_4117_p2;
wire   [0:0] or_ln585_11_fu_4177_p2;
wire   [31:0] select_ln585_16_fu_4183_p3;
wire   [0:0] or_ln585_12_fu_4191_p2;
wire   [0:0] or_ln585_13_fu_4213_p2;
wire   [31:0] select_ln585_18_fu_4205_p3;
wire   [31:0] select_ln585_17_fu_4197_p3;
wire   [31:0] bitcast_ln702_11_fu_4245_p1;
wire   [31:0] trunc_ln583_7_fu_4242_p1;
wire  signed [31:0] sext_ln581_8_fu_4239_p1;
wire   [0:0] xor_ln571_7_fu_4263_p2;
wire   [0:0] and_ln582_7_fu_4268_p2;
wire   [0:0] or_ln603_13_fu_4273_p2;
wire   [31:0] shl_ln604_8_fu_4257_p2;
wire   [0:0] tmp_111_fu_4249_p3;
wire   [0:0] tmp_119_fu_4283_p3;
wire   [0:0] select_ln588_5_fu_4291_p3;
wire   [0:0] select_ln603_17_fu_4299_p3;
wire   [0:0] or_ln603_14_fu_4278_p2;
wire   [0:0] select_ln603_19_fu_4306_p3;
wire   [0:0] and_ln1495_8_fu_4312_p2;
wire   [63:0] ireg_6_fu_4324_p1;
wire   [10:0] exp_tmp_10_fu_4340_p4;
wire   [51:0] trunc_ln565_10_fu_4354_p1;
wire   [52:0] p_Result_180_fu_4358_p3;
wire   [53:0] zext_ln569_10_fu_4366_p1;
wire   [0:0] p_Result_179_fu_4332_p3;
wire   [53:0] man_V_31_fu_4370_p2;
wire   [62:0] trunc_ln555_10_fu_4328_p1;
wire   [11:0] zext_ln455_10_fu_4350_p1;
wire   [11:0] F2_10_fu_4390_p2;
wire   [0:0] icmp_ln581_10_fu_4396_p2;
wire   [11:0] add_ln581_10_fu_4402_p2;
wire   [11:0] sub_ln581_10_fu_4408_p2;
wire  signed [11:0] sh_amt_10_fu_4414_p3;
wire   [53:0] man_V_32_fu_4376_p3;
wire   [6:0] tmp_125_fu_4442_p4;
wire   [5:0] trunc_ln586_17_fu_4458_p1;
wire   [53:0] zext_ln586_10_fu_4462_p1;
wire   [53:0] ashr_ln586_10_fu_4466_p2;
wire   [31:0] trunc_ln583_10_fu_4432_p1;
wire  signed [31:0] sext_ln581_10_fu_4422_p1;
wire   [0:0] icmp_ln571_10_fu_4384_p2;
wire   [0:0] icmp_ln582_10_fu_4426_p2;
wire   [0:0] xor_ln571_10_fu_4482_p2;
wire   [0:0] or_ln582_10_fu_4494_p2;
wire   [0:0] xor_ln582_10_fu_4500_p2;
wire   [0:0] and_ln581_10_fu_4506_p2;
wire   [0:0] icmp_ln585_10_fu_4436_p2;
wire   [0:0] or_ln581_10_fu_4518_p2;
wire   [0:0] icmp_ln603_10_fu_4452_p2;
wire   [0:0] xor_ln581_10_fu_4524_p2;
wire   [0:0] xor_ln585_10_fu_4536_p2;
wire   [0:0] and_ln585_21_fu_4542_p2;
wire   [0:0] and_ln603_10_fu_4530_p2;
wire   [31:0] shl_ln604_10_fu_4476_p2;
wire   [31:0] trunc_ln586_18_fu_4472_p1;
wire   [0:0] and_ln585_20_fu_4512_p2;
wire   [0:0] and_ln582_10_fu_4488_p2;
wire   [0:0] or_ln585_8_fu_4548_p2;
wire   [31:0] select_ln585_12_fu_4554_p3;
wire   [0:0] or_ln585_9_fu_4562_p2;
wire   [0:0] or_ln585_10_fu_4584_p2;
wire   [31:0] select_ln585_14_fu_4576_p3;
wire   [31:0] select_ln585_13_fu_4568_p3;
wire   [11:0] tmp_37_fu_4604_p4;
wire   [15:0] shl_ln2_fu_4613_p3;
wire   [15:0] add_ln89_fu_4621_p2;
wire   [2:0] lshr_ln2_fu_4626_p4;
wire   [8:0] trunc_ln_fu_4636_p4;
wire   [11:0] tmp_38_fu_4645_p3;
wire   [31:0] m_91_fu_4673_p3;
reg   [31:0] p_Result_184_fu_4678_p4;
reg   [31:0] l_3_fu_4688_p3;
wire   [31:0] sub_ln944_3_fu_4696_p2;
wire   [31:0] lsb_index_5_fu_4702_p2;
wire   [30:0] tmp_72_fu_4708_p4;
wire   [5:0] trunc_ln947_5_fu_4724_p1;
wire   [5:0] sub_ln947_5_fu_4728_p2;
wire   [31:0] zext_ln947_5_fu_4734_p1;
wire   [31:0] lshr_ln947_5_fu_4738_p2;
wire   [31:0] shl_ln949_3_fu_4744_p2;
wire   [31:0] or_ln949_13_fu_4750_p2;
wire   [31:0] and_ln949_14_fu_4756_p2;
wire   [0:0] tmp_73_fu_4768_p3;
wire   [0:0] p_Result_185_fu_4782_p3;
wire   [0:0] xor_ln949_5_fu_4776_p2;
wire   [31:0] sub_ln959_3_fu_4806_p2;
wire   [63:0] zext_ln959_6_fu_4802_p1;
wire   [63:0] zext_ln959_7_fu_4812_p1;
wire   [0:0] icmp_ln946_5_fu_4718_p2;
wire   [0:0] icmp_ln949_5_fu_4762_p2;
wire   [31:0] add_ln958_3_fu_4830_p2;
wire   [63:0] zext_ln958_5_fu_4836_p1;
wire   [0:0] icmp_ln958_3_fu_4790_p2;
wire   [0:0] select_ln946_5_fu_4822_p3;
wire   [0:0] and_ln949_11_fu_4796_p2;
wire   [63:0] lshr_ln958_3_fu_4840_p2;
wire   [63:0] shl_ln959_3_fu_4816_p2;
wire   [0:0] select_ln958_11_fu_4846_p3;
wire   [63:0] m_37_fu_4854_p3;
wire   [63:0] zext_ln961_3_fu_4862_p1;
wire   [63:0] m_38_fu_4866_p2;
wire   [62:0] m_92_fu_4872_p4;
wire   [0:0] p_Result_56_fu_4886_p3;
wire   [7:0] trunc_ln943_5_fu_4902_p1;
wire   [7:0] sub_ln964_3_fu_4906_p2;
wire   [7:0] select_ln943_5_fu_4894_p3;
wire   [7:0] add_ln964_3_fu_4912_p2;
wire   [63:0] zext_ln962_5_fu_4882_p1;
wire   [8:0] tmp_10_i_fu_4918_p3;
wire   [63:0] p_Result_186_fu_4925_p5;
wire   [31:0] LD_7_fu_4937_p1;
wire   [0:0] icmp_ln935_2_fu_4668_p2;
wire   [31:0] bitcast_ln744_2_fu_4941_p1;
wire   [31:0] data_V_6_fu_4953_p1;
wire   [31:0] data_V_5_fu_4961_p1;
wire   [31:0] m_93_fu_4969_p3;
reg   [31:0] p_Result_189_fu_4975_p4;
reg   [31:0] l_5_fu_4985_p3;
wire   [31:0] sub_ln944_5_fu_4993_p2;
wire   [31:0] lsb_index_6_fu_4999_p2;
wire   [30:0] tmp_76_fu_5005_p4;
wire   [5:0] trunc_ln947_6_fu_5021_p1;
wire   [5:0] sub_ln947_6_fu_5025_p2;
wire   [31:0] zext_ln947_6_fu_5031_p1;
wire   [31:0] lshr_ln947_6_fu_5035_p2;
wire   [31:0] shl_ln949_5_fu_5041_p2;
wire   [31:0] or_ln949_14_fu_5047_p2;
wire   [31:0] and_ln949_15_fu_5053_p2;
wire   [0:0] tmp_77_fu_5065_p3;
wire   [0:0] p_Result_190_fu_5079_p3;
wire   [0:0] xor_ln949_6_fu_5073_p2;
wire   [31:0] sub_ln959_5_fu_5103_p2;
wire   [63:0] zext_ln959_10_fu_5099_p1;
wire   [63:0] zext_ln959_11_fu_5109_p1;
wire   [0:0] icmp_ln946_6_fu_5015_p2;
wire   [0:0] icmp_ln949_6_fu_5059_p2;
wire   [31:0] add_ln958_5_fu_5127_p2;
wire   [63:0] zext_ln958_6_fu_5133_p1;
wire   [0:0] icmp_ln958_5_fu_5087_p2;
wire   [0:0] select_ln946_6_fu_5119_p3;
wire   [0:0] and_ln949_12_fu_5093_p2;
wire   [63:0] lshr_ln958_5_fu_5137_p2;
wire   [63:0] shl_ln959_5_fu_5113_p2;
wire   [0:0] select_ln958_13_fu_5143_p3;
wire   [63:0] m_41_fu_5151_p3;
wire   [63:0] zext_ln961_5_fu_5159_p1;
wire   [63:0] m_42_fu_5163_p2;
wire   [62:0] m_94_fu_5169_p4;
wire   [0:0] p_Result_62_fu_5183_p3;
wire   [7:0] trunc_ln943_6_fu_5199_p1;
wire   [7:0] sub_ln964_5_fu_5203_p2;
wire   [7:0] select_ln943_6_fu_5191_p3;
wire   [7:0] add_ln964_5_fu_5209_p2;
wire   [63:0] zext_ln962_6_fu_5179_p1;
wire   [8:0] tmp_12_i_fu_5215_p3;
wire   [63:0] p_Result_191_fu_5222_p5;
wire   [31:0] LD_8_fu_5234_p1;
wire   [31:0] bitcast_ln744_4_fu_5238_p1;
wire   [31:0] m_95_fu_5250_p3;
reg   [31:0] p_Result_196_fu_5256_p4;
reg   [31:0] l_7_fu_5266_p3;
wire   [31:0] sub_ln944_7_fu_5274_p2;
wire   [31:0] lsb_index_7_fu_5280_p2;
wire   [30:0] tmp_83_fu_5286_p4;
wire   [5:0] trunc_ln947_7_fu_5302_p1;
wire   [5:0] sub_ln947_7_fu_5306_p2;
wire   [31:0] zext_ln947_7_fu_5312_p1;
wire   [31:0] lshr_ln947_7_fu_5316_p2;
wire   [31:0] shl_ln949_7_fu_5322_p2;
wire   [31:0] or_ln949_15_fu_5328_p2;
wire   [31:0] and_ln949_17_fu_5334_p2;
wire   [0:0] tmp_84_fu_5346_p3;
wire   [0:0] p_Result_197_fu_5360_p3;
wire   [0:0] xor_ln949_7_fu_5354_p2;
wire   [31:0] sub_ln959_7_fu_5384_p2;
wire   [63:0] zext_ln959_14_fu_5380_p1;
wire   [63:0] zext_ln959_15_fu_5390_p1;
wire   [0:0] icmp_ln946_7_fu_5296_p2;
wire   [0:0] icmp_ln949_7_fu_5340_p2;
wire   [31:0] add_ln958_7_fu_5408_p2;
wire   [63:0] zext_ln958_7_fu_5414_p1;
wire   [0:0] icmp_ln958_7_fu_5368_p2;
wire   [0:0] select_ln946_7_fu_5400_p3;
wire   [0:0] and_ln949_13_fu_5374_p2;
wire   [63:0] lshr_ln958_7_fu_5418_p2;
wire   [63:0] shl_ln959_7_fu_5394_p2;
wire   [0:0] select_ln958_15_fu_5424_p3;
wire   [63:0] m_45_fu_5432_p3;
wire   [63:0] zext_ln961_7_fu_5440_p1;
wire   [63:0] m_46_fu_5444_p2;
wire   [62:0] m_96_fu_5450_p4;
wire   [0:0] p_Result_70_fu_5464_p3;
wire   [7:0] trunc_ln943_7_fu_5480_p1;
wire   [7:0] sub_ln964_7_fu_5484_p2;
wire   [7:0] select_ln943_7_fu_5472_p3;
wire   [7:0] add_ln964_7_fu_5490_p2;
wire   [63:0] zext_ln962_7_fu_5460_p1;
wire   [8:0] tmp_18_i_fu_5496_p3;
wire   [63:0] p_Result_198_fu_5503_p5;
wire   [31:0] LD_10_fu_5515_p1;
wire   [31:0] bitcast_ln744_6_fu_5519_p1;
wire   [31:0] zext_ln368_1_fu_5531_p1;
wire   [31:0] zext_ln368_3_fu_5539_p1;
wire   [63:0] ireg_8_fu_5547_p1;
wire   [62:0] trunc_ln555_2_fu_5551_p1;
wire   [63:0] ireg_9_fu_5583_p1;
wire   [62:0] trunc_ln555_3_fu_5587_p1;
wire   [52:0] p_Result_193_fu_5622_p3;
wire   [53:0] zext_ln569_1_fu_5629_p1;
wire   [53:0] man_V_7_fu_5633_p2;
wire   [11:0] zext_ln455_1_fu_5619_p1;
wire   [11:0] F2_2_fu_5646_p2;
wire   [0:0] icmp_ln581_1_fu_5652_p2;
wire   [11:0] add_ln581_1_fu_5658_p2;
wire   [11:0] sub_ln581_1_fu_5664_p2;
wire  signed [11:0] sh_amt_2_fu_5670_p3;
wire   [53:0] man_V_8_fu_5639_p3;
wire   [6:0] tmp_80_fu_5698_p4;
wire   [5:0] trunc_ln586_3_fu_5714_p1;
wire   [53:0] zext_ln586_1_fu_5718_p1;
wire   [31:0] bitcast_ln702_1_fu_5728_p1;
wire   [31:0] trunc_ln583_2_fu_5688_p1;
wire  signed [31:0] sext_ln581_1_fu_5678_p1;
wire   [0:0] icmp_ln582_1_fu_5682_p2;
wire   [0:0] xor_ln571_2_fu_5746_p2;
wire   [0:0] or_ln582_2_fu_5757_p2;
wire   [0:0] xor_ln582_2_fu_5762_p2;
wire   [0:0] and_ln581_2_fu_5768_p2;
wire   [0:0] icmp_ln585_1_fu_5692_p2;
wire   [0:0] xor_ln585_2_fu_5780_p2;
wire   [0:0] or_ln581_2_fu_5792_p2;
wire   [0:0] icmp_ln603_2_fu_5708_p2;
wire   [0:0] xor_ln581_2_fu_5798_p2;
wire   [0:0] and_ln603_2_fu_5804_p2;
wire   [0:0] and_ln585_5_fu_5786_p2;
wire   [0:0] and_ln585_4_fu_5774_p2;
wire   [0:0] and_ln582_2_fu_5751_p2;
wire   [0:0] or_ln603_6_fu_5810_p2;
wire   [0:0] or_ln603_7_fu_5816_p2;
wire   [52:0] p_Result_200_fu_5831_p3;
wire   [53:0] zext_ln569_3_fu_5838_p1;
wire   [53:0] man_V_10_fu_5842_p2;
wire   [11:0] zext_ln455_3_fu_5828_p1;
wire   [11:0] F2_3_fu_5855_p2;
wire   [0:0] icmp_ln581_3_fu_5861_p2;
wire   [11:0] add_ln581_3_fu_5867_p2;
wire   [11:0] sub_ln581_3_fu_5873_p2;
wire  signed [11:0] sh_amt_3_fu_5879_p3;
wire   [53:0] man_V_11_fu_5848_p3;
wire   [6:0] tmp_87_fu_5907_p4;
wire   [5:0] trunc_ln586_4_fu_5923_p1;
wire   [53:0] zext_ln586_3_fu_5927_p1;
wire   [53:0] ashr_ln586_3_fu_5931_p2;
wire   [31:0] bitcast_ln702_5_fu_5941_p1;
wire   [0:0] tmp_88_fu_5944_p3;
wire   [31:0] trunc_ln583_3_fu_5897_p1;
wire  signed [31:0] sext_ln581_3_fu_5887_p1;
wire   [0:0] icmp_ln582_3_fu_5891_p2;
wire   [0:0] or_ln582_3_fu_5977_p2;
wire   [0:0] xor_ln582_3_fu_5982_p2;
wire   [0:0] and_ln581_3_fu_5988_p2;
wire   [0:0] icmp_ln585_3_fu_5901_p2;
wire   [0:0] xor_ln585_3_fu_6000_p2;
wire   [0:0] or_ln581_3_fu_6012_p2;
wire   [0:0] icmp_ln603_3_fu_5917_p2;
wire   [0:0] xor_ln581_3_fu_6018_p2;
wire   [0:0] and_ln603_3_fu_6024_p2;
wire   [31:0] shl_ln604_3_fu_5960_p2;
wire   [31:0] select_ln588_2_fu_5952_p3;
wire   [0:0] and_ln585_7_fu_6006_p2;
wire   [0:0] and_ln585_6_fu_5994_p2;
wire   [31:0] trunc_ln586_5_fu_5937_p1;
wire   [0:0] and_ln582_3_fu_5971_p2;
wire   [0:0] or_ln603_9_fu_6038_p2;
wire   [31:0] select_ln603_6_fu_6030_p3;
wire   [31:0] select_ln603_7_fu_6044_p3;
wire   [0:0] or_ln603_10_fu_6052_p2;
wire   [31:0] shl_ln604_1_fu_5740_p2;
wire   [0:0] tmp_81_fu_5732_p3;
wire   [0:0] tmp_89_fu_6072_p3;
wire   [0:0] select_ln588_3_fu_6080_p3;
wire   [53:0] ashr_ln586_1_fu_5722_p2;
wire   [0:0] tmp_90_fu_6096_p3;
wire   [0:0] tmp_91_fu_6104_p3;
wire   [0:0] select_ln603_9_fu_6088_p3;
wire   [0:0] select_ln603_10_fu_6112_p3;
wire   [0:0] or_ln603_8_fu_5822_p2;
wire   [0:0] select_ln603_11_fu_6120_p3;
wire   [0:0] and_ln1495_2_fu_6128_p2;
wire   [63:0] ireg_10_fu_6140_p1;
wire   [10:0] exp_tmp_5_fu_6156_p4;
wire   [51:0] trunc_ln565_5_fu_6170_p1;
wire   [52:0] p_Result_202_fu_6174_p3;
wire   [53:0] zext_ln569_5_fu_6182_p1;
wire   [0:0] p_Result_201_fu_6148_p3;
wire   [53:0] man_V_16_fu_6186_p2;
wire   [62:0] trunc_ln555_5_fu_6144_p1;
wire   [11:0] zext_ln455_5_fu_6166_p1;
wire   [11:0] F2_5_fu_6206_p2;
wire   [0:0] icmp_ln581_5_fu_6212_p2;
wire   [11:0] add_ln581_5_fu_6218_p2;
wire   [11:0] sub_ln581_5_fu_6224_p2;
wire  signed [11:0] sh_amt_5_fu_6230_p3;
wire   [53:0] man_V_17_fu_6192_p3;
wire   [6:0] tmp_96_fu_6258_p4;
wire   [5:0] trunc_ln586_8_fu_6274_p1;
wire   [53:0] zext_ln586_5_fu_6278_p1;
wire   [53:0] ashr_ln586_5_fu_6282_p2;
wire   [31:0] trunc_ln583_5_fu_6248_p1;
wire  signed [31:0] sext_ln581_5_fu_6238_p1;
wire   [0:0] icmp_ln571_5_fu_6200_p2;
wire   [0:0] icmp_ln582_5_fu_6242_p2;
wire   [0:0] xor_ln571_5_fu_6298_p2;
wire   [0:0] or_ln582_5_fu_6310_p2;
wire   [0:0] xor_ln582_5_fu_6316_p2;
wire   [0:0] and_ln581_5_fu_6322_p2;
wire   [0:0] icmp_ln585_5_fu_6252_p2;
wire   [0:0] or_ln581_5_fu_6334_p2;
wire   [0:0] icmp_ln603_5_fu_6268_p2;
wire   [0:0] xor_ln581_5_fu_6340_p2;
wire   [0:0] xor_ln585_5_fu_6352_p2;
wire   [0:0] and_ln585_11_fu_6358_p2;
wire   [0:0] and_ln603_5_fu_6346_p2;
wire   [31:0] shl_ln604_5_fu_6292_p2;
wire   [31:0] trunc_ln586_9_fu_6288_p1;
wire   [0:0] and_ln585_10_fu_6328_p2;
wire   [0:0] and_ln582_5_fu_6304_p2;
wire   [0:0] or_ln585_1_fu_6364_p2;
wire   [31:0] select_ln585_2_fu_6370_p3;
wire   [0:0] or_ln585_2_fu_6378_p2;
wire   [0:0] or_ln585_3_fu_6400_p2;
wire   [31:0] select_ln585_4_fu_6392_p3;
wire   [31:0] select_ln585_3_fu_6384_p3;
wire   [0:0] tmp_97_fu_6420_p3;
wire   [0:0] and_ln1495_6_fu_6427_p2;
wire   [63:0] ireg_11_fu_6437_p1;
wire   [10:0] exp_tmp_7_fu_6453_p4;
wire   [51:0] trunc_ln565_9_fu_6467_p1;
wire   [52:0] p_Result_204_fu_6471_p3;
wire   [53:0] zext_ln569_7_fu_6479_p1;
wire   [0:0] p_Result_203_fu_6445_p3;
wire   [53:0] man_V_28_fu_6483_p2;
wire   [62:0] trunc_ln555_9_fu_6441_p1;
wire   [11:0] zext_ln455_7_fu_6463_p1;
wire   [11:0] F2_9_fu_6503_p2;
wire   [0:0] icmp_ln581_7_fu_6509_p2;
wire   [11:0] add_ln581_7_fu_6515_p2;
wire   [11:0] sub_ln581_7_fu_6521_p2;
wire  signed [11:0] sh_amt_9_fu_6527_p3;
wire   [53:0] man_V_29_fu_6489_p3;
wire   [6:0] tmp_123_fu_6555_p4;
wire   [5:0] trunc_ln586_15_fu_6571_p1;
wire   [53:0] zext_ln586_7_fu_6575_p1;
wire   [53:0] ashr_ln586_7_fu_6579_p2;
wire   [31:0] trunc_ln583_9_fu_6545_p1;
wire  signed [31:0] sext_ln581_7_fu_6535_p1;
wire   [0:0] icmp_ln571_7_fu_6497_p2;
wire   [0:0] icmp_ln582_7_fu_6539_p2;
wire   [0:0] xor_ln571_9_fu_6595_p2;
wire   [0:0] or_ln582_9_fu_6607_p2;
wire   [0:0] xor_ln582_9_fu_6613_p2;
wire   [0:0] and_ln581_9_fu_6619_p2;
wire   [0:0] icmp_ln585_7_fu_6549_p2;
wire   [0:0] or_ln581_9_fu_6631_p2;
wire   [0:0] icmp_ln603_9_fu_6565_p2;
wire   [0:0] xor_ln581_9_fu_6637_p2;
wire   [0:0] xor_ln585_9_fu_6649_p2;
wire   [0:0] and_ln585_19_fu_6655_p2;
wire   [0:0] and_ln603_9_fu_6643_p2;
wire   [31:0] shl_ln604_7_fu_6589_p2;
wire   [31:0] trunc_ln586_16_fu_6585_p1;
wire   [0:0] and_ln585_18_fu_6625_p2;
wire   [0:0] and_ln582_9_fu_6601_p2;
wire   [0:0] or_ln585_5_fu_6661_p2;
wire   [31:0] select_ln585_8_fu_6667_p3;
wire   [0:0] or_ln585_6_fu_6675_p2;
wire   [0:0] or_ln585_7_fu_6697_p2;
wire   [31:0] select_ln585_10_fu_6689_p3;
wire   [31:0] select_ln585_9_fu_6681_p3;
reg   [1:0] grp_fu_258_opcode;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage1_00001;
reg   [35:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 left_bound_preg = 32'd0;
end

system_top_p_find_left_and_right_boundaries6_get_trapezoid_edgestrapezoid_edges #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_trapezoid_edgestrapezoid_edges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_trapezoid_edgestrapezoid_edges_address0),
    .ce0(get_trapezoid_edgestrapezoid_edges_ce0),
    .q0(get_trapezoid_edgestrapezoid_edges_q0)
);

system_top_faddfsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_3_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .opcode(grp_fu_258_opcode),
    .ce(1'b1),
    .dout(grp_fu_258_p2)
);

system_top_fsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_3_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_263_p0),
    .din1(grp_fu_263_p1),
    .ce(1'b1),
    .dout(grp_fu_263_p2)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_267_p0),
    .ce(1'b1),
    .dout(grp_fu_267_p1)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .ce(1'b1),
    .dout(grp_fu_270_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state44)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        left_bound_preg <= 32'd0;
    end else begin
        if (((1'd1 == and_ln1495_3_fu_6134_p2) & (1'b1 == ap_CS_fsm_state42))) begin
            left_bound_preg <= j_2_reg_6748;
        end else if (((1'd1 == and_ln1495_9_fu_4318_p2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001))) begin
            left_bound_preg <= add_ln66_fu_4233_p2;
        end else if (((1'd1 == and_ln1495_1_fu_2513_p2) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            left_bound_preg <= zext_ln56_fu_2519_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_228 <= add_ln45_reg_6766;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_reg_228 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln45_reg_6766 <= add_ln45_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        and_ln1495_11_reg_7267 <= and_ln1495_11_fu_3724_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        and_ln1495_1_reg_7075 <= and_ln1495_1_fu_2513_p2;
        icmp_ln935_9_reg_7079 <= icmp_ln935_9_fu_2568_p2;
        icmp_ln946_10_reg_7106 <= icmp_ln946_10_fu_2636_p2;
        icmp_ln949_10_reg_7111 <= icmp_ln949_10_fu_2680_p2;
        lsb_index_10_reg_7100 <= lsb_index_10_fu_2620_p2;
        m_89_reg_7089 <= m_89_fu_2588_p3;
        p_Result_173_reg_7084 <= ap_phi_mux_p_Val2_s_phi_fu_243_p4[32'd31];
        p_Result_175_reg_7116 <= p_Result_175_fu_2686_p3;
        sub_ln944_10_reg_7094 <= sub_ln944_10_fu_2614_p2;
        trunc_ln943_10_reg_7122 <= trunc_ln943_10_fu_2694_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        and_ln1495_3_reg_7461 <= and_ln1495_3_fu_6134_p2;
        or_ln603_11_reg_7456 <= or_ln603_11_fu_6066_p2;
        select_ln603_8_reg_7451 <= select_ln603_8_fu_6058_p3;
        xor_ln571_3_reg_7446 <= xor_ln571_3_fu_5966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        and_ln1495_5_reg_6990 <= and_ln1495_5_fu_1980_p2;
        p_Result_165_reg_6994 <= p_Result_165_fu_1989_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        and_ln1495_7_reg_7465 <= and_ln1495_7_fu_6432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        and_ln1495_9_reg_7312 <= and_ln1495_9_fu_4318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1495_1_reg_7075) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        and_ln581_4_reg_7147 <= and_ln581_4_fu_2878_p2;
        and_ln603_4_reg_7157 <= and_ln603_4_fu_2910_p2;
        icmp_ln571_4_reg_7127 <= icmp_ln571_4_fu_2758_p2;
        icmp_ln585_4_reg_7142 <= icmp_ln585_4_fu_2806_p2;
        select_ln585_reg_7152 <= select_ln585_fu_2890_p3;
        sh_amt_4_reg_7132 <= sh_amt_4_fu_2788_p3;
        trunc_ln583_4_reg_7137 <= trunc_ln583_4_fu_2802_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1495_5_reg_6990) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        and_ln581_6_reg_7060 <= and_ln581_6_fu_2397_p2;
        and_ln603_6_reg_7070 <= and_ln603_6_fu_2429_p2;
        icmp_ln571_6_reg_7040 <= icmp_ln571_6_fu_2277_p2;
        icmp_ln585_6_reg_7055 <= icmp_ln585_6_fu_2325_p2;
        select_ln585_6_reg_7065 <= select_ln585_6_fu_2409_p3;
        sh_amt_6_reg_7045 <= sh_amt_6_fu_2307_p3;
        trunc_ln583_6_reg_7050 <= trunc_ln583_6_fu_2321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        and_ln585_14_reg_7291 <= and_ln585_14_fu_3887_p2;
        and_ln603_7_reg_7296 <= and_ln603_7_fu_3917_p2;
        icmp_ln571_8_reg_7276 <= icmp_ln571_8_fu_3789_p2;
        icmp_ln582_8_reg_7286 <= icmp_ln582_8_fu_3827_p2;
        man_V_23_reg_7271 <= man_V_23_fu_3781_p3;
        or_ln603_12_reg_7301 <= or_ln603_12_fu_3923_p2;
        select_ln603_18_reg_7307 <= select_ln603_18_fu_3945_p3;
        sh_amt_7_reg_7281 <= sh_amt_7_fu_3819_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        and_ln585_reg_7019 <= and_ln585_fu_2151_p2;
        and_ln603_reg_7024 <= and_ln603_fu_2181_p2;
        icmp_ln571_reg_7004 <= icmp_ln571_fu_2053_p2;
        icmp_ln582_reg_7014 <= icmp_ln582_fu_2091_p2;
        man_V_2_reg_6999 <= man_V_2_fu_2045_p3;
        or_ln603_reg_7029 <= or_ln603_fu_2187_p2;
        select_ln603_4_reg_7035 <= select_ln603_4_fu_2209_p3;
        sh_amt_reg_7009 <= sh_amt_fu_2083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        and_ln603_1_reg_6970 <= and_ln603_1_fu_1894_p2;
        or_ln603_3_reg_6975 <= or_ln603_3_fu_1900_p2;
        or_ln603_5_reg_6985 <= or_ln603_5_fu_1920_p2;
        select_ln603_1_reg_6980 <= select_ln603_1_fu_1906_p3;
        sh_amt_1_reg_6955 <= sh_amt_1_fu_1776_p3;
        trunc_ln583_1_reg_6960 <= trunc_ln583_1_fu_1790_p1;
        xor_ln571_1_reg_6965 <= xor_ln571_1_fu_1834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln603_8_reg_7247 <= and_ln603_8_fu_3638_p2;
        or_ln603_15_reg_7252 <= or_ln603_15_fu_3644_p2;
        or_ln603_17_reg_7262 <= or_ln603_17_fu_3664_p2;
        select_ln603_15_reg_7257 <= select_ln603_15_fu_3650_p3;
        sh_amt_8_reg_7232 <= sh_amt_8_fu_3520_p3;
        trunc_ln583_8_reg_7237 <= trunc_ln583_8_fu_3534_p1;
        xor_ln571_8_reg_7242 <= xor_ln571_8_fu_3578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'd0 == and_ln1495_1_fu_2513_p2) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_p_Val2_83_reg_249 <= reg_328;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'd0 == and_ln1495_5_fu_1980_p2) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_p_Val2_s_reg_240 <= reg_323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        bitcast_ln351_2_reg_6922[30 : 0] <= bitcast_ln351_2_fu_1601_p1[30 : 0];
        m_82_reg_6907 <= {{m_30_fu_1570_p2[63:1]}};
        p_Result_39_reg_6912 <= m_30_fu_1570_p2[32'd25];
        trunc_ln943_3_reg_6917 <= trunc_ln943_3_fu_1594_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        bitcast_ln351_3_reg_7386[30 : 0] <= bitcast_ln351_3_fu_5534_p1[30 : 0];
        bitcast_ln351_4_reg_7392[30 : 0] <= bitcast_ln351_4_fu_5542_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bitcast_ln351_5_reg_7226[30 : 0] <= bitcast_ln351_5_fu_3425_p1[30 : 0];
        sub_ln66_reg_6816_pp0_iter1_reg <= sub_ln66_reg_6816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        bitcast_ln351_6_reg_7215[30 : 0] <= bitcast_ln351_6_fu_3255_p1[30 : 0];
        icmp_ln935_8_reg_7167 <= icmp_ln935_8_fu_3122_p2;
        icmp_ln946_9_reg_7194 <= icmp_ln946_9_fu_3190_p2;
        icmp_ln949_9_reg_7199 <= icmp_ln949_9_fu_3234_p2;
        lsb_index_9_reg_7188 <= lsb_index_9_fu_3174_p2;
        m_87_reg_7177 <= m_87_fu_3142_p3;
        p_Result_166_reg_7172 <= ap_phi_mux_p_Val2_83_phi_fu_252_p4[32'd31];
        p_Result_168_reg_7204 <= p_Result_168_fu_3240_p3;
        sub_ln944_9_reg_7182 <= sub_ln944_9_fu_3168_p2;
        trunc_ln943_9_reg_7210 <= trunc_ln943_9_fu_3248_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        bitcast_ln351_reg_6938[30 : 0] <= bitcast_ln351_fu_1673_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_6739 <= empty_fu_357_p1;
        get_trapezoid_edgestrapezoid_edges_load_reg_6753 <= get_trapezoid_edgestrapezoid_edges_q0;
        j_1_reg_6743 <= {{num_points_q0[31:1]}};
        j_2_reg_6748[30 : 0] <= j_2_fu_371_p1[30 : 0];
        num_points_load_reg_6732 <= num_points_q0;
        shl_ln_reg_6759[15 : 13] <= shl_ln_fu_375_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        exp_tmp_1_reg_7409 <= {{ireg_8_fu_5547_p1[62:52]}};
        exp_tmp_3_reg_7430 <= {{ireg_9_fu_5583_p1[62:52]}};
        icmp_ln571_1_reg_7419 <= icmp_ln571_1_fu_5577_p2;
        icmp_ln571_3_reg_7440 <= icmp_ln571_3_fu_5613_p2;
        p_Result_192_reg_7404 <= ireg_8_fu_5547_p1[32'd63];
        p_Result_199_reg_7425 <= ireg_9_fu_5583_p1[32'd63];
        trunc_ln565_2_reg_7414 <= trunc_ln565_2_fu_5573_p1;
        trunc_ln565_3_reg_7435 <= trunc_ln565_3_fu_5609_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        i_2_reg_6717 <= i_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln45_reg_6771 <= icmp_ln45_fu_388_p2;
        select_ln935_8_reg_7221 <= select_ln935_8_fu_3415_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln935_7_reg_6831 <= icmp_ln935_7_fu_798_p2;
        icmp_ln958_8_reg_6852 <= icmp_ln958_8_fu_930_p2;
        m_85_reg_6841 <= m_85_fu_810_p3;
        select_ln935_reg_6826 <= select_ln935_fu_787_p3;
        select_ln958_17_reg_6857 <= select_ln958_17_fu_950_p3;
        sub_ln944_8_reg_6846 <= sub_ln944_8_fu_836_p2;
        trunc_ln943_8_reg_6862 <= trunc_ln943_8_fu_958_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln935_reg_6780 <= icmp_ln935_fu_441_p2;
        icmp_ln958_reg_6801 <= icmp_ln958_fu_573_p2;
        m_79_reg_6790 <= m_79_fu_453_p3;
        select_ln958_reg_6806 <= select_ln958_fu_593_p3;
        sub_ln66_reg_6816 <= sub_ln66_fu_609_p2;
        sub_ln944_reg_6795 <= sub_ln944_fu_479_p2;
        trunc_ln943_reg_6811 <= trunc_ln943_fu_601_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        m_84_reg_6877 <= {{m_34_fu_1282_p2[63:1]}};
        p_Result_47_reg_6882 <= m_34_fu_1282_p2[32'd25];
        trunc_ln943_4_reg_6887 <= trunc_ln943_4_fu_1306_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_Result_139_reg_6785 <= points_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        p_Result_143_reg_6928 <= p_Result_143_fu_1610_p1;
        select_ln935_2_reg_6933 <= select_ln935_2_fu_1662_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_Result_144_reg_6902 <= grp_load_fu_299_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        p_Result_150_reg_6892 <= p_Result_150_fu_1314_p1;
        select_ln935_3_reg_6897 <= select_ln935_3_fu_1366_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_Result_151_reg_6872 <= grp_load_fu_281_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_Result_161_reg_6836 <= points_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        p_Result_172_reg_6944 <= p_Result_172_fu_1682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_Result_183_reg_7327 <= points_q0[32'd31];
        tmp_V_14_reg_7333 <= tmp_V_14_fu_4662_p2;
        z_bits_2_reg_7321 <= z_bits_2_fu_4658_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p_Result_187_reg_7371 <= p_Result_187_fu_4965_p1;
        select_ln935_5_reg_7376 <= select_ln935_5_fu_5242_p3;
        select_ln935_6_reg_7381 <= select_ln935_6_fu_5523_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        p_Result_188_reg_7349 <= grp_load_fu_299_p1[32'd31];
        p_Result_195_reg_7360 <= grp_load_fu_281_p1[32'd31];
        tmp_V_16_reg_7355 <= grp_fu_311_p2;
        tmp_V_18_reg_7366 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_Result_194_reg_7344 <= p_Result_194_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_317 <= grp_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_323 <= grp_load_fu_281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_328 <= grp_load_fu_299_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_333 <= grp_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        select_ln935_4_reg_7338 <= select_ln935_4_fu_4945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln935_7_reg_6867 <= select_ln935_7_fu_1079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        select_ln935_9_reg_7162 <= select_ln935_9_fu_3071_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        v_assign_9_reg_7398 <= grp_fu_263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v_assign_reg_6949 <= grp_fu_258_p2;
    end
end

always @ (*) begin
    if ((icmp_ln45_fu_388_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_232_p4 = add_ln45_reg_6766;
    end else begin
        ap_phi_mux_j_phi_fu_232_p4 = j_reg_228;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_1_reg_7075) & (icmp_ln45_reg_6771 == 1'd0))) begin
        ap_phi_mux_p_Val2_83_phi_fu_252_p4 = select_ln585_1_fu_3107_p3;
    end else begin
        ap_phi_mux_p_Val2_83_phi_fu_252_p4 = ap_phi_reg_pp0_iter0_p_Val2_83_reg_249;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_5_reg_6990) & (icmp_ln45_reg_6771 == 1'd0))) begin
        ap_phi_mux_p_Val2_s_phi_fu_243_p4 = select_ln585_7_fu_2553_p3;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_243_p4 = ap_phi_reg_pp0_iter0_p_Val2_s_reg_240;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_9_reg_7312) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        ap_sig_allocacmp_p_Val2_81 = select_ln585_15_fu_4590_p3;
    end else begin
        ap_sig_allocacmp_p_Val2_81 = lbVal_constprop_i;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_11_reg_7267) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        ap_sig_allocacmp_p_Val2_82 = select_ln585_19_fu_4219_p3;
    end else begin
        ap_sig_allocacmp_p_Val2_82 = rbVal_constprop_i;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b1;
    end else begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage16_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_00001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage10_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_opcode = 2'd0;
    end else begin
        grp_fu_258_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_258_p0 = bitcast_ln351_3_fu_5534_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_258_p0 = select_ln935_4_reg_7338;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_258_p0 = bitcast_ln351_5_fu_3425_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p0 = bitcast_ln351_6_fu_3255_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p0 = reg_333;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p0 = bitcast_ln351_fu_1673_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p0 = bitcast_ln351_2_fu_1601_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_p0 = reg_317;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_p0 = select_ln935_7_reg_6867;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_p0 = select_ln935_reg_6826;
    end else begin
        grp_fu_258_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_258_p1 = select_ln935_5_reg_7376;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_258_p1 = select_ln935_8_reg_7221;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p1 = select_ln935_9_reg_7162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p1 = select_ln935_2_reg_6933;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_258_p1 = select_ln935_3_reg_6897;
    end else if (((1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_258_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_6753;
    end else begin
        grp_fu_258_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_263_p0 = bitcast_ln351_4_fu_5542_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_263_p0 = select_ln935_4_reg_7338;
    end else begin
        grp_fu_263_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_263_p1 = select_ln935_6_reg_7381;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_263_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_6753;
    end else begin
        grp_fu_263_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_267_p0 = bitcast_ln351_4_reg_7392;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_267_p0 = bitcast_ln351_3_reg_7386;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_267_p0 = bitcast_ln351_5_reg_7226;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_267_p0 = reg_333;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_267_p0 = bitcast_ln351_reg_6938;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_267_p0 = v_assign_reg_6949;
    end else if (((1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_267_p0 = reg_317;
    end else begin
        grp_fu_267_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_270_p0 = v_assign_9_reg_7398;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_270_p0 = bitcast_ln351_6_reg_7215;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_270_p0 = bitcast_ln351_2_reg_6922;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_load_fu_281_p1 = rbVal_constprop_i;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_load_fu_281_p1 = ap_sig_allocacmp_p_Val2_82;
    end else begin
        grp_load_fu_281_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_load_fu_299_p1 = lbVal_constprop_i;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_load_fu_299_p1 = ap_sig_allocacmp_p_Val2_81;
    end else begin
        grp_load_fu_299_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_blk_n = i_empty_n;
    end else begin
        i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_read = 1'b1;
    end else begin
        i_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_1_reg_7075) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        lbVal_constprop_o = select_ln585_1_fu_3107_p3;
    end else if (((1'd1 == and_ln1495_9_reg_7312) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        lbVal_constprop_o = select_ln585_15_fu_4590_p3;
    end else if (((1'd1 == and_ln1495_3_reg_7461) & (1'b1 == ap_CS_fsm_state43))) begin
        lbVal_constprop_o = select_ln585_5_fu_6406_p3;
    end else begin
        lbVal_constprop_o = lbVal_constprop_i;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1495_9_reg_7312) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'd1 == and_ln1495_3_reg_7461) & (1'b1 == ap_CS_fsm_state43)) | ((1'd1 == and_ln1495_1_reg_7075) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        lbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        lbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_3_fu_6134_p2) & (1'b1 == ap_CS_fsm_state42))) begin
        left_bound = j_2_reg_6748;
    end else if (((1'd1 == and_ln1495_9_fu_4318_p2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        left_bound = add_ln66_fu_4233_p2;
    end else if (((1'd1 == and_ln1495_1_fu_2513_p2) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        left_bound = zext_ln56_fu_2519_p1;
    end else begin
        left_bound = left_bound_preg;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1495_3_fu_6134_p2) & (1'b1 == ap_CS_fsm_state42)) | ((1'd1 == and_ln1495_9_fu_4318_p2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'd1 == and_ln1495_1_fu_2513_p2) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        left_bound_ap_vld = 1'b1;
    end else begin
        left_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_points_ce0 = 1'b1;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        points_address0 = zext_ln89_fu_4653_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        points_address0 = zext_ln66_1_fu_665_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        points_address0 = zext_ln46_fu_432_p1;
    end else begin
        points_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        points_ce0 = 1'b1;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1495_5_reg_6990) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rbVal_constprop_o = select_ln585_7_fu_2553_p3;
    end else if (((1'd1 == and_ln1495_11_reg_7267) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        rbVal_constprop_o = select_ln585_19_fu_4219_p3;
    end else if (((1'd1 == and_ln1495_7_reg_7465) & (empty_reg_6739 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        rbVal_constprop_o = select_ln585_11_fu_6703_p3;
    end else begin
        rbVal_constprop_o = rbVal_constprop_i;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1495_11_reg_7267) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'd1 == and_ln1495_7_reg_7465) & (empty_reg_6739 == 1'd1) & (1'b1 == ap_CS_fsm_state44)) | ((1'd1 == and_ln1495_5_reg_6990) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln45_reg_6771 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        rbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        rbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln45_fu_388_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln45_fu_388_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((empty_reg_6739 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_10_fu_4390_p2 = (12'd1075 - zext_ln455_10_fu_4350_p1);

assign F2_11_fu_4019_p2 = (12'd1075 - zext_ln455_11_fu_3979_p1);

assign F2_1_fu_1752_p2 = (12'd1075 - zext_ln455_2_fu_1712_p1);

assign F2_2_fu_5646_p2 = (12'd1075 - zext_ln455_1_fu_5619_p1);

assign F2_3_fu_5855_p2 = (12'd1075 - zext_ln455_3_fu_5828_p1);

assign F2_4_fu_2764_p2 = (12'd1075 - zext_ln455_4_fu_2724_p1);

assign F2_5_fu_6206_p2 = (12'd1075 - zext_ln455_5_fu_6166_p1);

assign F2_6_fu_2283_p2 = (12'd1075 - zext_ln455_6_fu_2243_p1);

assign F2_7_fu_3795_p2 = (12'd1075 - zext_ln455_8_fu_3755_p1);

assign F2_8_fu_3496_p2 = (12'd1075 - zext_ln455_9_fu_3456_p1);

assign F2_9_fu_6503_p2 = (12'd1075 - zext_ln455_7_fu_6463_p1);

assign F2_fu_2059_p2 = (12'd1075 - zext_ln455_fu_2019_p1);

assign LD_10_fu_5515_p1 = p_Result_198_fu_5503_p5[31:0];

assign LD_15_fu_1071_p1 = p_Result_164_fu_1059_p5[31:0];

assign LD_16_fu_3407_p1 = p_Result_169_fu_3395_p5[31:0];

assign LD_18_fu_3063_p1 = p_Result_176_fu_3051_p5[31:0];

assign LD_3_fu_1654_p1 = p_Result_147_fu_1642_p5[31:0];

assign LD_5_fu_1358_p1 = p_Result_154_fu_1346_p5[31:0];

assign LD_7_fu_4937_p1 = p_Result_186_fu_4925_p5[31:0];

assign LD_8_fu_5234_p1 = p_Result_191_fu_5222_p5[31:0];

assign LD_fu_779_p1 = p_Result_142_fu_767_p5[31:0];

assign add_ln45_fu_382_p2 = (ap_phi_mux_j_phi_fu_232_p4 + 31'd1);

assign add_ln46_fu_405_p2 = (shl_ln46_1_fu_397_p3 + shl_ln_reg_6759);

assign add_ln581_10_fu_4402_p2 = ($signed(F2_10_fu_4390_p2) + $signed(12'd4076));

assign add_ln581_11_fu_4031_p2 = ($signed(F2_11_fu_4019_p2) + $signed(12'd4076));

assign add_ln581_1_fu_5658_p2 = ($signed(F2_2_fu_5646_p2) + $signed(12'd4076));

assign add_ln581_2_fu_1764_p2 = ($signed(F2_1_fu_1752_p2) + $signed(12'd4076));

assign add_ln581_3_fu_5867_p2 = ($signed(F2_3_fu_5855_p2) + $signed(12'd4076));

assign add_ln581_4_fu_2776_p2 = ($signed(F2_4_fu_2764_p2) + $signed(12'd4076));

assign add_ln581_5_fu_6218_p2 = ($signed(F2_5_fu_6206_p2) + $signed(12'd4076));

assign add_ln581_6_fu_2295_p2 = ($signed(F2_6_fu_2283_p2) + $signed(12'd4076));

assign add_ln581_7_fu_6515_p2 = ($signed(F2_9_fu_6503_p2) + $signed(12'd4076));

assign add_ln581_8_fu_3807_p2 = ($signed(F2_7_fu_3795_p2) + $signed(12'd4076));

assign add_ln581_9_fu_3508_p2 = ($signed(F2_8_fu_3496_p2) + $signed(12'd4076));

assign add_ln581_fu_2071_p2 = ($signed(F2_fu_2059_p2) + $signed(12'd4076));

assign add_ln66_1_fu_636_p2 = (shl_ln3_fu_628_p3 + shl_ln_reg_6759);

assign add_ln66_2_fu_622_p2 = ($signed(trunc_ln66_fu_614_p1) + $signed(12'd4095));

assign add_ln66_3_fu_651_p2 = ($signed(trunc_ln66_1_fu_618_p1) + $signed(9'd511));

assign add_ln66_fu_4233_p2 = ($signed(sub_ln66_reg_6816_pp0_iter1_reg) + $signed(32'd4294967295));

assign add_ln89_fu_4621_p2 = (shl_ln2_fu_4613_p3 + shl_ln_reg_6759);

assign add_ln958_10_fu_2962_p2 = ($signed(sub_ln944_10_reg_7094) + $signed(32'd4294967271));

assign add_ln958_3_fu_4830_p2 = ($signed(sub_ln944_3_fu_4696_p2) + $signed(32'd4294967271));

assign add_ln958_4_fu_1534_p2 = ($signed(sub_ln944_4_fu_1400_p2) + $signed(32'd4294967271));

assign add_ln958_5_fu_5127_p2 = ($signed(sub_ln944_5_fu_4993_p2) + $signed(32'd4294967271));

assign add_ln958_6_fu_1246_p2 = ($signed(sub_ln944_6_fu_1112_p2) + $signed(32'd4294967271));

assign add_ln958_7_fu_5408_p2 = ($signed(sub_ln944_7_fu_5274_p2) + $signed(32'd4294967271));

assign add_ln958_8_fu_980_p2 = ($signed(sub_ln944_8_reg_6846) + $signed(32'd4294967271));

assign add_ln958_9_fu_3306_p2 = ($signed(sub_ln944_9_reg_7182) + $signed(32'd4294967271));

assign add_ln958_fu_688_p2 = ($signed(sub_ln944_reg_6795) + $signed(32'd4294967271));

assign add_ln964_10_fu_3038_p2 = (sub_ln964_10_fu_3033_p2 + select_ln943_10_fu_3025_p3);

assign add_ln964_3_fu_4912_p2 = (sub_ln964_3_fu_4906_p2 + select_ln943_5_fu_4894_p3);

assign add_ln964_4_fu_1629_p2 = (sub_ln964_4_fu_1624_p2 + select_ln943_3_fu_1617_p3);

assign add_ln964_5_fu_5209_p2 = (sub_ln964_5_fu_5203_p2 + select_ln943_6_fu_5191_p3);

assign add_ln964_6_fu_1333_p2 = (sub_ln964_6_fu_1328_p2 + select_ln943_4_fu_1321_p3);

assign add_ln964_7_fu_5490_p2 = (sub_ln964_7_fu_5484_p2 + select_ln943_7_fu_5472_p3);

assign add_ln964_8_fu_1046_p2 = (sub_ln964_8_fu_1041_p2 + select_ln943_8_fu_1033_p3);

assign add_ln964_9_fu_3382_p2 = (sub_ln964_9_fu_3377_p2 + select_ln943_9_fu_3369_p3);

assign add_ln964_fu_754_p2 = (sub_ln964_fu_749_p2 + select_ln943_fu_741_p3);

assign and_ln1495_10_fu_3719_p2 = (tmp_126_fu_3711_p3 & or_ln603_17_reg_7262);

assign and_ln1495_11_fu_3724_p2 = (xor_ln571_8_reg_7242 & and_ln1495_10_fu_3719_p2);

assign and_ln1495_1_fu_2513_p2 = (xor_ln571_fu_2458_p2 & and_ln1495_fu_2507_p2);

assign and_ln1495_2_fu_6128_p2 = (select_ln603_11_fu_6120_p3 & or_ln603_8_fu_5822_p2);

assign and_ln1495_3_fu_6134_p2 = (xor_ln571_2_fu_5746_p2 & and_ln1495_2_fu_6128_p2);

assign and_ln1495_4_fu_1975_p2 = (tmp_94_fu_1967_p3 & or_ln603_5_reg_6985);

assign and_ln1495_5_fu_1980_p2 = (xor_ln571_1_reg_6965 & and_ln1495_4_fu_1975_p2);

assign and_ln1495_6_fu_6427_p2 = (tmp_97_fu_6420_p3 & or_ln603_11_reg_7456);

assign and_ln1495_7_fu_6432_p2 = (xor_ln571_3_reg_7446 & and_ln1495_6_fu_6427_p2);

assign and_ln1495_8_fu_4312_p2 = (select_ln603_19_fu_4306_p3 & or_ln603_14_fu_4278_p2);

assign and_ln1495_9_fu_4318_p2 = (xor_ln571_7_fu_4263_p2 & and_ln1495_8_fu_4312_p2);

assign and_ln1495_fu_2507_p2 = (select_ln603_5_fu_2501_p3 & or_ln603_2_fu_2473_p2);

assign and_ln581_10_fu_4506_p2 = (xor_ln582_10_fu_4500_p2 & icmp_ln581_10_fu_4396_p2);

assign and_ln581_11_fu_4135_p2 = (xor_ln582_11_fu_4129_p2 & icmp_ln581_11_fu_4025_p2);

assign and_ln581_1_fu_1858_p2 = (xor_ln582_1_fu_1852_p2 & icmp_ln581_2_fu_1758_p2);

assign and_ln581_2_fu_5768_p2 = (xor_ln582_2_fu_5762_p2 & icmp_ln581_1_fu_5652_p2);

assign and_ln581_3_fu_5988_p2 = (xor_ln582_3_fu_5982_p2 & icmp_ln581_3_fu_5861_p2);

assign and_ln581_4_fu_2878_p2 = (xor_ln582_4_fu_2872_p2 & icmp_ln581_4_fu_2770_p2);

assign and_ln581_5_fu_6322_p2 = (xor_ln582_5_fu_6316_p2 & icmp_ln581_5_fu_6212_p2);

assign and_ln581_6_fu_2397_p2 = (xor_ln582_6_fu_2391_p2 & icmp_ln581_6_fu_2289_p2);

assign and_ln581_7_fu_3881_p2 = (xor_ln582_7_fu_3875_p2 & icmp_ln581_8_fu_3801_p2);

assign and_ln581_8_fu_3602_p2 = (xor_ln582_8_fu_3596_p2 & icmp_ln581_9_fu_3502_p2);

assign and_ln581_9_fu_6619_p2 = (xor_ln582_9_fu_6613_p2 & icmp_ln581_7_fu_6509_p2);

assign and_ln581_fu_2145_p2 = (xor_ln582_fu_2139_p2 & icmp_ln581_fu_2065_p2);

assign and_ln582_10_fu_4488_p2 = (xor_ln571_10_fu_4482_p2 & icmp_ln582_10_fu_4426_p2);

assign and_ln582_11_fu_4117_p2 = (xor_ln571_11_fu_4111_p2 & icmp_ln582_11_fu_4055_p2);

assign and_ln582_1_fu_1840_p2 = (xor_ln571_1_fu_1834_p2 & icmp_ln582_2_fu_1784_p2);

assign and_ln582_2_fu_5751_p2 = (xor_ln571_2_fu_5746_p2 & icmp_ln582_1_fu_5682_p2);

assign and_ln582_3_fu_5971_p2 = (xor_ln571_3_fu_5966_p2 & icmp_ln582_3_fu_5891_p2);

assign and_ln582_4_fu_2852_p2 = (xor_ln571_4_fu_2846_p2 & icmp_ln582_4_fu_2796_p2);

assign and_ln582_5_fu_6304_p2 = (xor_ln571_5_fu_6298_p2 & icmp_ln582_5_fu_6242_p2);

assign and_ln582_6_fu_2371_p2 = (xor_ln571_6_fu_2365_p2 & icmp_ln582_6_fu_2315_p2);

assign and_ln582_7_fu_4268_p2 = (xor_ln571_7_fu_4263_p2 & icmp_ln582_8_reg_7286);

assign and_ln582_8_fu_3584_p2 = (xor_ln571_8_fu_3578_p2 & icmp_ln582_9_fu_3528_p2);

assign and_ln582_9_fu_6601_p2 = (xor_ln571_9_fu_6595_p2 & icmp_ln582_7_fu_6539_p2);

assign and_ln582_fu_2463_p2 = (xor_ln571_fu_2458_p2 & icmp_ln582_reg_7014);

assign and_ln585_10_fu_6328_p2 = (icmp_ln585_5_fu_6252_p2 & and_ln581_5_fu_6322_p2);

assign and_ln585_11_fu_6358_p2 = (xor_ln585_5_fu_6352_p2 & and_ln581_5_fu_6322_p2);

assign and_ln585_12_fu_2403_p2 = (icmp_ln585_6_fu_2325_p2 & and_ln581_6_fu_2397_p2);

assign and_ln585_13_fu_2543_p2 = (xor_ln585_6_fu_2538_p2 & and_ln581_6_reg_7060);

assign and_ln585_14_fu_3887_p2 = (icmp_ln585_8_fu_3833_p2 & and_ln581_7_fu_3881_p2);

assign and_ln585_15_fu_3899_p2 = (xor_ln585_7_fu_3893_p2 & and_ln581_7_fu_3881_p2);

assign and_ln585_16_fu_3608_p2 = (icmp_ln585_9_fu_3538_p2 & and_ln581_8_fu_3602_p2);

assign and_ln585_17_fu_3620_p2 = (xor_ln585_8_fu_3614_p2 & and_ln581_8_fu_3602_p2);

assign and_ln585_18_fu_6625_p2 = (icmp_ln585_7_fu_6549_p2 & and_ln581_9_fu_6619_p2);

assign and_ln585_19_fu_6655_p2 = (xor_ln585_9_fu_6649_p2 & and_ln581_9_fu_6619_p2);

assign and_ln585_1_fu_2163_p2 = (xor_ln585_fu_2157_p2 & and_ln581_fu_2145_p2);

assign and_ln585_20_fu_4512_p2 = (icmp_ln585_10_fu_4436_p2 & and_ln581_10_fu_4506_p2);

assign and_ln585_21_fu_4542_p2 = (xor_ln585_10_fu_4536_p2 & and_ln581_10_fu_4506_p2);

assign and_ln585_22_fu_4141_p2 = (icmp_ln585_11_fu_4065_p2 & and_ln581_11_fu_4135_p2);

assign and_ln585_23_fu_4171_p2 = (xor_ln585_11_fu_4165_p2 & and_ln581_11_fu_4135_p2);

assign and_ln585_2_fu_1864_p2 = (icmp_ln585_2_fu_1794_p2 & and_ln581_1_fu_1858_p2);

assign and_ln585_3_fu_1876_p2 = (xor_ln585_1_fu_1870_p2 & and_ln581_1_fu_1858_p2);

assign and_ln585_4_fu_5774_p2 = (icmp_ln585_1_fu_5692_p2 & and_ln581_2_fu_5768_p2);

assign and_ln585_5_fu_5786_p2 = (xor_ln585_2_fu_5780_p2 & and_ln581_2_fu_5768_p2);

assign and_ln585_6_fu_5994_p2 = (icmp_ln585_3_fu_5901_p2 & and_ln581_3_fu_5988_p2);

assign and_ln585_7_fu_6006_p2 = (xor_ln585_3_fu_6000_p2 & and_ln581_3_fu_5988_p2);

assign and_ln585_8_fu_2884_p2 = (icmp_ln585_4_fu_2806_p2 & and_ln581_4_fu_2878_p2);

assign and_ln585_9_fu_3097_p2 = (xor_ln585_4_fu_3092_p2 & and_ln581_4_reg_7147);

assign and_ln585_fu_2151_p2 = (icmp_ln585_fu_2097_p2 & and_ln581_fu_2145_p2);

assign and_ln603_10_fu_4530_p2 = (xor_ln581_10_fu_4524_p2 & icmp_ln603_10_fu_4452_p2);

assign and_ln603_11_fu_4159_p2 = (xor_ln581_11_fu_4153_p2 & icmp_ln603_11_fu_4081_p2);

assign and_ln603_1_fu_1894_p2 = (xor_ln581_1_fu_1888_p2 & icmp_ln603_1_fu_1810_p2);

assign and_ln603_2_fu_5804_p2 = (xor_ln581_2_fu_5798_p2 & icmp_ln603_2_fu_5708_p2);

assign and_ln603_3_fu_6024_p2 = (xor_ln581_3_fu_6018_p2 & icmp_ln603_3_fu_5917_p2);

assign and_ln603_4_fu_2910_p2 = (xor_ln581_4_fu_2904_p2 & icmp_ln603_4_fu_2822_p2);

assign and_ln603_5_fu_6346_p2 = (xor_ln581_5_fu_6340_p2 & icmp_ln603_5_fu_6268_p2);

assign and_ln603_6_fu_2429_p2 = (xor_ln581_6_fu_2423_p2 & icmp_ln603_6_fu_2341_p2);

assign and_ln603_7_fu_3917_p2 = (xor_ln581_7_fu_3911_p2 & icmp_ln603_7_fu_3849_p2);

assign and_ln603_8_fu_3638_p2 = (xor_ln581_8_fu_3632_p2 & icmp_ln603_8_fu_3554_p2);

assign and_ln603_9_fu_6643_p2 = (xor_ln581_9_fu_6637_p2 & icmp_ln603_9_fu_6565_p2);

assign and_ln603_fu_2181_p2 = (xor_ln581_fu_2175_p2 & icmp_ln603_fu_2113_p2);

assign and_ln949_10_fu_1212_p2 = (xor_ln949_4_fu_1192_p2 & p_Result_153_fu_1198_p3);

assign and_ln949_11_fu_4796_p2 = (xor_ln949_5_fu_4776_p2 & p_Result_185_fu_4782_p3);

assign and_ln949_12_fu_5093_p2 = (xor_ln949_6_fu_5073_p2 & p_Result_190_fu_5079_p3);

assign and_ln949_13_fu_5374_p2 = (xor_ln949_7_fu_5354_p2 & p_Result_197_fu_5360_p3);

assign and_ln949_14_fu_4756_p2 = (or_ln949_13_fu_4750_p2 & m_91_fu_4673_p3);

assign and_ln949_15_fu_5053_p2 = (or_ln949_14_fu_5047_p2 & m_93_fu_4969_p3);

assign and_ln949_16_fu_936_p2 = (xor_ln949_8_fu_916_p2 & p_Result_163_fu_922_p3);

assign and_ln949_17_fu_5334_p2 = (or_ln949_15_fu_5328_p2 & m_95_fu_5250_p3);

assign and_ln949_18_fu_3278_p2 = (xor_ln949_9_fu_3267_p2 & p_Result_168_reg_7204);

assign and_ln949_19_fu_2934_p2 = (xor_ln949_10_fu_2923_p2 & p_Result_175_reg_7116);

assign and_ln949_20_fu_896_p2 = (or_ln949_16_fu_890_p2 & m_85_fu_810_p3);

assign and_ln949_21_fu_3228_p2 = (or_ln949_17_fu_3222_p2 & m_87_fu_3142_p3);

assign and_ln949_22_fu_2674_p2 = (or_ln949_18_fu_2668_p2 & m_89_fu_2588_p3);

assign and_ln949_6_fu_579_p2 = (xor_ln949_fu_559_p2 & p_Result_141_fu_565_p3);

assign and_ln949_7_fu_1500_p2 = (xor_ln949_3_fu_1480_p2 & p_Result_146_fu_1486_p3);

assign and_ln949_8_fu_1460_p2 = (or_ln949_fu_1454_p2 & m_81_fu_1374_p3);

assign and_ln949_9_fu_1172_p2 = (or_ln949_12_fu_1166_p2 & m_83_fu_1086_p3);

assign and_ln949_fu_539_p2 = (or_ln949_11_fu_533_p2 & m_79_fu_453_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd35];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ashr_ln586_10_fu_4466_p2 = $signed(man_V_32_fu_4376_p3) >>> zext_ln586_10_fu_4462_p1;

assign ashr_ln586_11_fu_4095_p2 = $signed(man_V_35_fu_4005_p3) >>> zext_ln586_11_fu_4091_p1;

assign ashr_ln586_1_fu_5722_p2 = $signed(man_V_8_fu_5639_p3) >>> zext_ln586_1_fu_5718_p1;

assign ashr_ln586_2_fu_1824_p2 = $signed(man_V_5_fu_1738_p3) >>> zext_ln586_2_fu_1820_p1;

assign ashr_ln586_3_fu_5931_p2 = $signed(man_V_11_fu_5848_p3) >>> zext_ln586_3_fu_5927_p1;

assign ashr_ln586_4_fu_2836_p2 = $signed(man_V_14_fu_2750_p3) >>> zext_ln586_4_fu_2832_p1;

assign ashr_ln586_5_fu_6282_p2 = $signed(man_V_17_fu_6192_p3) >>> zext_ln586_5_fu_6278_p1;

assign ashr_ln586_6_fu_2355_p2 = $signed(man_V_20_fu_2269_p3) >>> zext_ln586_6_fu_2351_p1;

assign ashr_ln586_7_fu_6579_p2 = $signed(man_V_29_fu_6489_p3) >>> zext_ln586_7_fu_6575_p1;

assign ashr_ln586_8_fu_3863_p2 = $signed(man_V_23_fu_3781_p3) >>> zext_ln586_8_fu_3859_p1;

assign ashr_ln586_9_fu_3568_p2 = $signed(man_V_26_fu_3482_p3) >>> zext_ln586_9_fu_3564_p1;

assign ashr_ln586_fu_2127_p2 = $signed(man_V_2_fu_2045_p3) >>> zext_ln586_fu_2123_p1;

assign bitcast_ln351_2_fu_1601_p1 = zext_ln368_2_fu_1598_p1;

assign bitcast_ln351_3_fu_5534_p1 = zext_ln368_1_fu_5531_p1;

assign bitcast_ln351_4_fu_5542_p1 = zext_ln368_3_fu_5539_p1;

assign bitcast_ln351_5_fu_3425_p1 = zext_ln368_4_fu_3422_p1;

assign bitcast_ln351_6_fu_3255_p1 = zext_ln368_5_fu_3252_p1;

assign bitcast_ln351_fu_1673_p1 = zext_ln368_fu_1670_p1;

assign bitcast_ln702_11_fu_4245_p1 = reg_333;

assign bitcast_ln702_13_fu_3673_p1 = reg_317;

assign bitcast_ln702_1_fu_5728_p1 = reg_317;

assign bitcast_ln702_4_fu_1929_p1 = reg_317;

assign bitcast_ln702_5_fu_5941_p1 = v_assign_9_reg_7398;

assign bitcast_ln702_fu_2441_p1 = v_assign_reg_6949;

assign bitcast_ln744_2_fu_4941_p1 = LD_7_fu_4937_p1;

assign bitcast_ln744_3_fu_1658_p1 = LD_3_fu_1654_p1;

assign bitcast_ln744_4_fu_5238_p1 = LD_8_fu_5234_p1;

assign bitcast_ln744_5_fu_1362_p1 = LD_5_fu_1358_p1;

assign bitcast_ln744_6_fu_5519_p1 = LD_10_fu_5515_p1;

assign bitcast_ln744_7_fu_1075_p1 = LD_15_fu_1071_p1;

assign bitcast_ln744_8_fu_3411_p1 = LD_16_fu_3407_p1;

assign bitcast_ln744_9_fu_3067_p1 = LD_18_fu_3063_p1;

assign bitcast_ln744_fu_783_p1 = LD_fu_779_p1;

assign data_V_2_fu_1310_p1 = grp_fu_258_p2;

assign data_V_3_fu_1985_p1 = grp_fu_258_p2;

assign data_V_4_fu_1678_p1 = grp_fu_258_p2;

assign data_V_5_fu_4961_p1 = grp_fu_258_p2;

assign data_V_6_fu_4953_p1 = grp_fu_263_p2;

assign data_V_fu_1606_p1 = grp_fu_258_p2;

assign empty_fu_357_p1 = num_points_q0[0:0];

assign exp_tmp_10_fu_4340_p4 = {{ireg_6_fu_4324_p1[62:52]}};

assign exp_tmp_11_fu_3969_p4 = {{ireg_7_fu_3953_p1[62:52]}};

assign exp_tmp_2_fu_1702_p4 = {{ireg_1_fu_1686_p1[62:52]}};

assign exp_tmp_4_fu_2714_p4 = {{ireg_2_fu_2698_p1[62:52]}};

assign exp_tmp_5_fu_6156_p4 = {{ireg_10_fu_6140_p1[62:52]}};

assign exp_tmp_6_fu_2233_p4 = {{ireg_3_fu_2217_p1[62:52]}};

assign exp_tmp_7_fu_6453_p4 = {{ireg_11_fu_6437_p1[62:52]}};

assign exp_tmp_8_fu_3745_p4 = {{ireg_4_fu_3729_p1[62:52]}};

assign exp_tmp_9_fu_3446_p4 = {{ireg_5_fu_3430_p1[62:52]}};

assign exp_tmp_fu_2009_p4 = {{ireg_fu_1993_p1[62:52]}};

assign get_trapezoid_edgestrapezoid_edges_address0 = idxprom_i_fu_351_p1;

assign grp_fu_273_p3 = points_q0[32'd31];

assign grp_fu_285_p3 = grp_load_fu_281_p1[32'd31];

assign grp_fu_293_p2 = (32'd0 - grp_load_fu_281_p1);

assign grp_fu_303_p3 = grp_load_fu_299_p1[32'd31];

assign grp_fu_311_p2 = (32'd0 - grp_load_fu_299_p1);

assign grp_fu_339_p2 = ((reg_323 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_345_p2 = ((reg_328 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_388_p2 = ((ap_phi_mux_j_phi_fu_232_p4 == j_1_reg_6743) ? 1'b1 : 1'b0);

assign icmp_ln571_10_fu_4384_p2 = ((trunc_ln555_10_fu_4328_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_11_fu_4013_p2 = ((trunc_ln555_11_fu_3957_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_5577_p2 = ((trunc_ln555_2_fu_5551_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1746_p2 = ((trunc_ln555_1_fu_1690_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_3_fu_5613_p2 = ((trunc_ln555_3_fu_5587_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_4_fu_2758_p2 = ((trunc_ln555_4_fu_2702_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_5_fu_6200_p2 = ((trunc_ln555_5_fu_6144_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_6_fu_2277_p2 = ((trunc_ln555_6_fu_2221_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_7_fu_6497_p2 = ((trunc_ln555_9_fu_6441_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_8_fu_3789_p2 = ((trunc_ln555_7_fu_3733_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_9_fu_3490_p2 = ((trunc_ln555_8_fu_3434_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_2053_p2 = ((trunc_ln555_fu_1997_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_10_fu_4396_p2 = (($signed(F2_10_fu_4390_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_11_fu_4025_p2 = (($signed(F2_11_fu_4019_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_1_fu_5652_p2 = (($signed(F2_2_fu_5646_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_1758_p2 = (($signed(F2_1_fu_1752_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_3_fu_5861_p2 = (($signed(F2_3_fu_5855_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_4_fu_2770_p2 = (($signed(F2_4_fu_2764_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_5_fu_6212_p2 = (($signed(F2_5_fu_6206_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_6_fu_2289_p2 = (($signed(F2_6_fu_2283_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_7_fu_6509_p2 = (($signed(F2_9_fu_6503_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_8_fu_3801_p2 = (($signed(F2_7_fu_3795_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_9_fu_3502_p2 = (($signed(F2_8_fu_3496_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_2065_p2 = (($signed(F2_fu_2059_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln582_10_fu_4426_p2 = ((F2_10_fu_4390_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_11_fu_4055_p2 = ((F2_11_fu_4019_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_1_fu_5682_p2 = ((F2_2_fu_5646_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_1784_p2 = ((F2_1_fu_1752_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_3_fu_5891_p2 = ((F2_3_fu_5855_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_4_fu_2796_p2 = ((F2_4_fu_2764_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_5_fu_6242_p2 = ((F2_5_fu_6206_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_6_fu_2315_p2 = ((F2_6_fu_2283_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_7_fu_6539_p2 = ((F2_9_fu_6503_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_8_fu_3827_p2 = ((F2_7_fu_3795_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_9_fu_3528_p2 = ((F2_8_fu_3496_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_2091_p2 = ((F2_fu_2059_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln585_10_fu_4436_p2 = ((sh_amt_10_fu_4414_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_11_fu_4065_p2 = ((sh_amt_11_fu_4043_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_5692_p2 = ((sh_amt_2_fu_5670_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_1794_p2 = ((sh_amt_1_fu_1776_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_3_fu_5901_p2 = ((sh_amt_3_fu_5879_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_4_fu_2806_p2 = ((sh_amt_4_fu_2788_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_5_fu_6252_p2 = ((sh_amt_5_fu_6230_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_6_fu_2325_p2 = ((sh_amt_6_fu_2307_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_7_fu_6549_p2 = ((sh_amt_9_fu_6527_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_8_fu_3833_p2 = ((sh_amt_7_fu_3819_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_9_fu_3538_p2 = ((sh_amt_8_fu_3520_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_2097_p2 = ((sh_amt_fu_2083_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_10_fu_4452_p2 = ((tmp_125_fu_4442_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_11_fu_4081_p2 = ((tmp_128_fu_4071_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_1_fu_1810_p2 = ((tmp_65_fu_1800_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_5708_p2 = ((tmp_80_fu_5698_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_3_fu_5917_p2 = ((tmp_87_fu_5907_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_4_fu_2822_p2 = ((tmp_93_fu_2812_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_5_fu_6268_p2 = ((tmp_96_fu_6258_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_6_fu_2341_p2 = ((tmp_99_fu_2331_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_7_fu_3849_p2 = ((tmp_110_fu_3839_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_8_fu_3554_p2 = ((tmp_117_fu_3544_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_9_fu_6565_p2 = ((tmp_123_fu_6555_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_2113_p2 = ((tmp_58_fu_2103_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_4668_p2 = ((z_bits_2_reg_7321 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_7_fu_798_p2 = ((z_bits_1_fu_794_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_8_fu_3122_p2 = ((ap_phi_mux_p_Val2_83_phi_fu_252_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_9_fu_2568_p2 = ((ap_phi_mux_p_Val2_s_phi_fu_243_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_441_p2 = ((z_bits_fu_437_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_10_fu_2636_p2 = (($signed(tmp_113_fu_2626_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_3_fu_1422_p2 = (($signed(tmp_54_fu_1412_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_4_fu_1134_p2 = (($signed(tmp_61_fu_1124_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_5_fu_4718_p2 = (($signed(tmp_72_fu_4708_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_6_fu_5015_p2 = (($signed(tmp_76_fu_5005_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_7_fu_5296_p2 = (($signed(tmp_83_fu_5286_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_8_fu_858_p2 = (($signed(tmp_102_fu_848_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_9_fu_3190_p2 = (($signed(tmp_106_fu_3180_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_501_p2 = (($signed(tmp_fu_491_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_10_fu_2680_p2 = ((and_ln949_22_fu_2674_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_1466_p2 = ((and_ln949_8_fu_1460_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_1178_p2 = ((and_ln949_9_fu_1172_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_5_fu_4762_p2 = ((and_ln949_14_fu_4756_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_6_fu_5059_p2 = ((and_ln949_15_fu_5053_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_7_fu_5340_p2 = ((and_ln949_17_fu_5334_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_8_fu_902_p2 = ((and_ln949_20_fu_896_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_9_fu_3234_p2 = ((and_ln949_21_fu_3228_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_545_p2 = ((and_ln949_fu_539_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln958_10_fu_2929_p2 = (($signed(lsb_index_10_reg_7100) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_3_fu_4790_p2 = (($signed(lsb_index_5_fu_4702_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_4_fu_1494_p2 = (($signed(lsb_index_3_fu_1406_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_5_fu_5087_p2 = (($signed(lsb_index_6_fu_4999_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_6_fu_1206_p2 = (($signed(lsb_index_4_fu_1118_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_7_fu_5368_p2 = (($signed(lsb_index_7_fu_5280_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_8_fu_930_p2 = (($signed(lsb_index_8_fu_842_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_9_fu_3273_p2 = (($signed(lsb_index_9_reg_7188) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_573_p2 = (($signed(lsb_index_fu_485_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign idxprom_i_fu_351_p1 = i_dout;

assign ireg_10_fu_6140_p1 = grp_fu_267_p1;

assign ireg_11_fu_6437_p1 = grp_fu_267_p1;

assign ireg_1_fu_1686_p1 = grp_fu_267_p1;

assign ireg_2_fu_2698_p1 = grp_fu_267_p1;

assign ireg_3_fu_2217_p1 = grp_fu_270_p1;

assign ireg_4_fu_3729_p1 = grp_fu_267_p1;

assign ireg_5_fu_3430_p1 = grp_fu_267_p1;

assign ireg_6_fu_4324_p1 = grp_fu_267_p1;

assign ireg_7_fu_3953_p1 = grp_fu_270_p1;

assign ireg_8_fu_5547_p1 = grp_fu_267_p1;

assign ireg_9_fu_5583_p1 = grp_fu_270_p1;

assign ireg_fu_1993_p1 = grp_fu_267_p1;

assign j_1_fu_361_p4 = {{num_points_q0[31:1]}};

assign j_2_fu_371_p1 = j_1_fu_361_p4;


always @ (p_Result_174_fu_2596_p4) begin
    if (p_Result_174_fu_2596_p4[0] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd0;
    end else if (p_Result_174_fu_2596_p4[1] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd1;
    end else if (p_Result_174_fu_2596_p4[2] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd2;
    end else if (p_Result_174_fu_2596_p4[3] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd3;
    end else if (p_Result_174_fu_2596_p4[4] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd4;
    end else if (p_Result_174_fu_2596_p4[5] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd5;
    end else if (p_Result_174_fu_2596_p4[6] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd6;
    end else if (p_Result_174_fu_2596_p4[7] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd7;
    end else if (p_Result_174_fu_2596_p4[8] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd8;
    end else if (p_Result_174_fu_2596_p4[9] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd9;
    end else if (p_Result_174_fu_2596_p4[10] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd10;
    end else if (p_Result_174_fu_2596_p4[11] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd11;
    end else if (p_Result_174_fu_2596_p4[12] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd12;
    end else if (p_Result_174_fu_2596_p4[13] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd13;
    end else if (p_Result_174_fu_2596_p4[14] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd14;
    end else if (p_Result_174_fu_2596_p4[15] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd15;
    end else if (p_Result_174_fu_2596_p4[16] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd16;
    end else if (p_Result_174_fu_2596_p4[17] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd17;
    end else if (p_Result_174_fu_2596_p4[18] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd18;
    end else if (p_Result_174_fu_2596_p4[19] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd19;
    end else if (p_Result_174_fu_2596_p4[20] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd20;
    end else if (p_Result_174_fu_2596_p4[21] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd21;
    end else if (p_Result_174_fu_2596_p4[22] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd22;
    end else if (p_Result_174_fu_2596_p4[23] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd23;
    end else if (p_Result_174_fu_2596_p4[24] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd24;
    end else if (p_Result_174_fu_2596_p4[25] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd25;
    end else if (p_Result_174_fu_2596_p4[26] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd26;
    end else if (p_Result_174_fu_2596_p4[27] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd27;
    end else if (p_Result_174_fu_2596_p4[28] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd28;
    end else if (p_Result_174_fu_2596_p4[29] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd29;
    end else if (p_Result_174_fu_2596_p4[30] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd30;
    end else if (p_Result_174_fu_2596_p4[31] == 1'b1) begin
        l_10_fu_2606_p3 = 32'd31;
    end else begin
        l_10_fu_2606_p3 = 32'd32;
    end
end


always @ (p_Result_184_fu_4678_p4) begin
    if (p_Result_184_fu_4678_p4[0] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd0;
    end else if (p_Result_184_fu_4678_p4[1] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd1;
    end else if (p_Result_184_fu_4678_p4[2] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd2;
    end else if (p_Result_184_fu_4678_p4[3] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd3;
    end else if (p_Result_184_fu_4678_p4[4] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd4;
    end else if (p_Result_184_fu_4678_p4[5] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd5;
    end else if (p_Result_184_fu_4678_p4[6] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd6;
    end else if (p_Result_184_fu_4678_p4[7] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd7;
    end else if (p_Result_184_fu_4678_p4[8] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd8;
    end else if (p_Result_184_fu_4678_p4[9] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd9;
    end else if (p_Result_184_fu_4678_p4[10] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd10;
    end else if (p_Result_184_fu_4678_p4[11] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd11;
    end else if (p_Result_184_fu_4678_p4[12] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd12;
    end else if (p_Result_184_fu_4678_p4[13] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd13;
    end else if (p_Result_184_fu_4678_p4[14] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd14;
    end else if (p_Result_184_fu_4678_p4[15] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd15;
    end else if (p_Result_184_fu_4678_p4[16] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd16;
    end else if (p_Result_184_fu_4678_p4[17] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd17;
    end else if (p_Result_184_fu_4678_p4[18] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd18;
    end else if (p_Result_184_fu_4678_p4[19] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd19;
    end else if (p_Result_184_fu_4678_p4[20] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd20;
    end else if (p_Result_184_fu_4678_p4[21] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd21;
    end else if (p_Result_184_fu_4678_p4[22] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd22;
    end else if (p_Result_184_fu_4678_p4[23] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd23;
    end else if (p_Result_184_fu_4678_p4[24] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd24;
    end else if (p_Result_184_fu_4678_p4[25] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd25;
    end else if (p_Result_184_fu_4678_p4[26] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd26;
    end else if (p_Result_184_fu_4678_p4[27] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd27;
    end else if (p_Result_184_fu_4678_p4[28] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd28;
    end else if (p_Result_184_fu_4678_p4[29] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd29;
    end else if (p_Result_184_fu_4678_p4[30] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd30;
    end else if (p_Result_184_fu_4678_p4[31] == 1'b1) begin
        l_3_fu_4688_p3 = 32'd31;
    end else begin
        l_3_fu_4688_p3 = 32'd32;
    end
end


always @ (p_Result_145_fu_1382_p4) begin
    if (p_Result_145_fu_1382_p4[0] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd0;
    end else if (p_Result_145_fu_1382_p4[1] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd1;
    end else if (p_Result_145_fu_1382_p4[2] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd2;
    end else if (p_Result_145_fu_1382_p4[3] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd3;
    end else if (p_Result_145_fu_1382_p4[4] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd4;
    end else if (p_Result_145_fu_1382_p4[5] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd5;
    end else if (p_Result_145_fu_1382_p4[6] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd6;
    end else if (p_Result_145_fu_1382_p4[7] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd7;
    end else if (p_Result_145_fu_1382_p4[8] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd8;
    end else if (p_Result_145_fu_1382_p4[9] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd9;
    end else if (p_Result_145_fu_1382_p4[10] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd10;
    end else if (p_Result_145_fu_1382_p4[11] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd11;
    end else if (p_Result_145_fu_1382_p4[12] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd12;
    end else if (p_Result_145_fu_1382_p4[13] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd13;
    end else if (p_Result_145_fu_1382_p4[14] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd14;
    end else if (p_Result_145_fu_1382_p4[15] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd15;
    end else if (p_Result_145_fu_1382_p4[16] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd16;
    end else if (p_Result_145_fu_1382_p4[17] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd17;
    end else if (p_Result_145_fu_1382_p4[18] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd18;
    end else if (p_Result_145_fu_1382_p4[19] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd19;
    end else if (p_Result_145_fu_1382_p4[20] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd20;
    end else if (p_Result_145_fu_1382_p4[21] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd21;
    end else if (p_Result_145_fu_1382_p4[22] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd22;
    end else if (p_Result_145_fu_1382_p4[23] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd23;
    end else if (p_Result_145_fu_1382_p4[24] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd24;
    end else if (p_Result_145_fu_1382_p4[25] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd25;
    end else if (p_Result_145_fu_1382_p4[26] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd26;
    end else if (p_Result_145_fu_1382_p4[27] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd27;
    end else if (p_Result_145_fu_1382_p4[28] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd28;
    end else if (p_Result_145_fu_1382_p4[29] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd29;
    end else if (p_Result_145_fu_1382_p4[30] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd30;
    end else if (p_Result_145_fu_1382_p4[31] == 1'b1) begin
        l_4_fu_1392_p3 = 32'd31;
    end else begin
        l_4_fu_1392_p3 = 32'd32;
    end
end


always @ (p_Result_189_fu_4975_p4) begin
    if (p_Result_189_fu_4975_p4[0] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd0;
    end else if (p_Result_189_fu_4975_p4[1] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd1;
    end else if (p_Result_189_fu_4975_p4[2] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd2;
    end else if (p_Result_189_fu_4975_p4[3] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd3;
    end else if (p_Result_189_fu_4975_p4[4] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd4;
    end else if (p_Result_189_fu_4975_p4[5] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd5;
    end else if (p_Result_189_fu_4975_p4[6] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd6;
    end else if (p_Result_189_fu_4975_p4[7] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd7;
    end else if (p_Result_189_fu_4975_p4[8] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd8;
    end else if (p_Result_189_fu_4975_p4[9] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd9;
    end else if (p_Result_189_fu_4975_p4[10] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd10;
    end else if (p_Result_189_fu_4975_p4[11] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd11;
    end else if (p_Result_189_fu_4975_p4[12] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd12;
    end else if (p_Result_189_fu_4975_p4[13] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd13;
    end else if (p_Result_189_fu_4975_p4[14] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd14;
    end else if (p_Result_189_fu_4975_p4[15] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd15;
    end else if (p_Result_189_fu_4975_p4[16] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd16;
    end else if (p_Result_189_fu_4975_p4[17] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd17;
    end else if (p_Result_189_fu_4975_p4[18] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd18;
    end else if (p_Result_189_fu_4975_p4[19] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd19;
    end else if (p_Result_189_fu_4975_p4[20] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd20;
    end else if (p_Result_189_fu_4975_p4[21] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd21;
    end else if (p_Result_189_fu_4975_p4[22] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd22;
    end else if (p_Result_189_fu_4975_p4[23] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd23;
    end else if (p_Result_189_fu_4975_p4[24] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd24;
    end else if (p_Result_189_fu_4975_p4[25] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd25;
    end else if (p_Result_189_fu_4975_p4[26] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd26;
    end else if (p_Result_189_fu_4975_p4[27] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd27;
    end else if (p_Result_189_fu_4975_p4[28] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd28;
    end else if (p_Result_189_fu_4975_p4[29] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd29;
    end else if (p_Result_189_fu_4975_p4[30] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd30;
    end else if (p_Result_189_fu_4975_p4[31] == 1'b1) begin
        l_5_fu_4985_p3 = 32'd31;
    end else begin
        l_5_fu_4985_p3 = 32'd32;
    end
end


always @ (p_Result_152_fu_1094_p4) begin
    if (p_Result_152_fu_1094_p4[0] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd0;
    end else if (p_Result_152_fu_1094_p4[1] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd1;
    end else if (p_Result_152_fu_1094_p4[2] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd2;
    end else if (p_Result_152_fu_1094_p4[3] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd3;
    end else if (p_Result_152_fu_1094_p4[4] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd4;
    end else if (p_Result_152_fu_1094_p4[5] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd5;
    end else if (p_Result_152_fu_1094_p4[6] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd6;
    end else if (p_Result_152_fu_1094_p4[7] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd7;
    end else if (p_Result_152_fu_1094_p4[8] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd8;
    end else if (p_Result_152_fu_1094_p4[9] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd9;
    end else if (p_Result_152_fu_1094_p4[10] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd10;
    end else if (p_Result_152_fu_1094_p4[11] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd11;
    end else if (p_Result_152_fu_1094_p4[12] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd12;
    end else if (p_Result_152_fu_1094_p4[13] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd13;
    end else if (p_Result_152_fu_1094_p4[14] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd14;
    end else if (p_Result_152_fu_1094_p4[15] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd15;
    end else if (p_Result_152_fu_1094_p4[16] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd16;
    end else if (p_Result_152_fu_1094_p4[17] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd17;
    end else if (p_Result_152_fu_1094_p4[18] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd18;
    end else if (p_Result_152_fu_1094_p4[19] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd19;
    end else if (p_Result_152_fu_1094_p4[20] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd20;
    end else if (p_Result_152_fu_1094_p4[21] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd21;
    end else if (p_Result_152_fu_1094_p4[22] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd22;
    end else if (p_Result_152_fu_1094_p4[23] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd23;
    end else if (p_Result_152_fu_1094_p4[24] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd24;
    end else if (p_Result_152_fu_1094_p4[25] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd25;
    end else if (p_Result_152_fu_1094_p4[26] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd26;
    end else if (p_Result_152_fu_1094_p4[27] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd27;
    end else if (p_Result_152_fu_1094_p4[28] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd28;
    end else if (p_Result_152_fu_1094_p4[29] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd29;
    end else if (p_Result_152_fu_1094_p4[30] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd30;
    end else if (p_Result_152_fu_1094_p4[31] == 1'b1) begin
        l_6_fu_1104_p3 = 32'd31;
    end else begin
        l_6_fu_1104_p3 = 32'd32;
    end
end


always @ (p_Result_196_fu_5256_p4) begin
    if (p_Result_196_fu_5256_p4[0] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd0;
    end else if (p_Result_196_fu_5256_p4[1] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd1;
    end else if (p_Result_196_fu_5256_p4[2] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd2;
    end else if (p_Result_196_fu_5256_p4[3] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd3;
    end else if (p_Result_196_fu_5256_p4[4] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd4;
    end else if (p_Result_196_fu_5256_p4[5] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd5;
    end else if (p_Result_196_fu_5256_p4[6] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd6;
    end else if (p_Result_196_fu_5256_p4[7] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd7;
    end else if (p_Result_196_fu_5256_p4[8] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd8;
    end else if (p_Result_196_fu_5256_p4[9] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd9;
    end else if (p_Result_196_fu_5256_p4[10] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd10;
    end else if (p_Result_196_fu_5256_p4[11] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd11;
    end else if (p_Result_196_fu_5256_p4[12] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd12;
    end else if (p_Result_196_fu_5256_p4[13] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd13;
    end else if (p_Result_196_fu_5256_p4[14] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd14;
    end else if (p_Result_196_fu_5256_p4[15] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd15;
    end else if (p_Result_196_fu_5256_p4[16] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd16;
    end else if (p_Result_196_fu_5256_p4[17] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd17;
    end else if (p_Result_196_fu_5256_p4[18] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd18;
    end else if (p_Result_196_fu_5256_p4[19] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd19;
    end else if (p_Result_196_fu_5256_p4[20] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd20;
    end else if (p_Result_196_fu_5256_p4[21] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd21;
    end else if (p_Result_196_fu_5256_p4[22] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd22;
    end else if (p_Result_196_fu_5256_p4[23] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd23;
    end else if (p_Result_196_fu_5256_p4[24] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd24;
    end else if (p_Result_196_fu_5256_p4[25] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd25;
    end else if (p_Result_196_fu_5256_p4[26] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd26;
    end else if (p_Result_196_fu_5256_p4[27] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd27;
    end else if (p_Result_196_fu_5256_p4[28] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd28;
    end else if (p_Result_196_fu_5256_p4[29] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd29;
    end else if (p_Result_196_fu_5256_p4[30] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd30;
    end else if (p_Result_196_fu_5256_p4[31] == 1'b1) begin
        l_7_fu_5266_p3 = 32'd31;
    end else begin
        l_7_fu_5266_p3 = 32'd32;
    end
end


always @ (p_Result_162_fu_818_p4) begin
    if (p_Result_162_fu_818_p4[0] == 1'b1) begin
        l_8_fu_828_p3 = 32'd0;
    end else if (p_Result_162_fu_818_p4[1] == 1'b1) begin
        l_8_fu_828_p3 = 32'd1;
    end else if (p_Result_162_fu_818_p4[2] == 1'b1) begin
        l_8_fu_828_p3 = 32'd2;
    end else if (p_Result_162_fu_818_p4[3] == 1'b1) begin
        l_8_fu_828_p3 = 32'd3;
    end else if (p_Result_162_fu_818_p4[4] == 1'b1) begin
        l_8_fu_828_p3 = 32'd4;
    end else if (p_Result_162_fu_818_p4[5] == 1'b1) begin
        l_8_fu_828_p3 = 32'd5;
    end else if (p_Result_162_fu_818_p4[6] == 1'b1) begin
        l_8_fu_828_p3 = 32'd6;
    end else if (p_Result_162_fu_818_p4[7] == 1'b1) begin
        l_8_fu_828_p3 = 32'd7;
    end else if (p_Result_162_fu_818_p4[8] == 1'b1) begin
        l_8_fu_828_p3 = 32'd8;
    end else if (p_Result_162_fu_818_p4[9] == 1'b1) begin
        l_8_fu_828_p3 = 32'd9;
    end else if (p_Result_162_fu_818_p4[10] == 1'b1) begin
        l_8_fu_828_p3 = 32'd10;
    end else if (p_Result_162_fu_818_p4[11] == 1'b1) begin
        l_8_fu_828_p3 = 32'd11;
    end else if (p_Result_162_fu_818_p4[12] == 1'b1) begin
        l_8_fu_828_p3 = 32'd12;
    end else if (p_Result_162_fu_818_p4[13] == 1'b1) begin
        l_8_fu_828_p3 = 32'd13;
    end else if (p_Result_162_fu_818_p4[14] == 1'b1) begin
        l_8_fu_828_p3 = 32'd14;
    end else if (p_Result_162_fu_818_p4[15] == 1'b1) begin
        l_8_fu_828_p3 = 32'd15;
    end else if (p_Result_162_fu_818_p4[16] == 1'b1) begin
        l_8_fu_828_p3 = 32'd16;
    end else if (p_Result_162_fu_818_p4[17] == 1'b1) begin
        l_8_fu_828_p3 = 32'd17;
    end else if (p_Result_162_fu_818_p4[18] == 1'b1) begin
        l_8_fu_828_p3 = 32'd18;
    end else if (p_Result_162_fu_818_p4[19] == 1'b1) begin
        l_8_fu_828_p3 = 32'd19;
    end else if (p_Result_162_fu_818_p4[20] == 1'b1) begin
        l_8_fu_828_p3 = 32'd20;
    end else if (p_Result_162_fu_818_p4[21] == 1'b1) begin
        l_8_fu_828_p3 = 32'd21;
    end else if (p_Result_162_fu_818_p4[22] == 1'b1) begin
        l_8_fu_828_p3 = 32'd22;
    end else if (p_Result_162_fu_818_p4[23] == 1'b1) begin
        l_8_fu_828_p3 = 32'd23;
    end else if (p_Result_162_fu_818_p4[24] == 1'b1) begin
        l_8_fu_828_p3 = 32'd24;
    end else if (p_Result_162_fu_818_p4[25] == 1'b1) begin
        l_8_fu_828_p3 = 32'd25;
    end else if (p_Result_162_fu_818_p4[26] == 1'b1) begin
        l_8_fu_828_p3 = 32'd26;
    end else if (p_Result_162_fu_818_p4[27] == 1'b1) begin
        l_8_fu_828_p3 = 32'd27;
    end else if (p_Result_162_fu_818_p4[28] == 1'b1) begin
        l_8_fu_828_p3 = 32'd28;
    end else if (p_Result_162_fu_818_p4[29] == 1'b1) begin
        l_8_fu_828_p3 = 32'd29;
    end else if (p_Result_162_fu_818_p4[30] == 1'b1) begin
        l_8_fu_828_p3 = 32'd30;
    end else if (p_Result_162_fu_818_p4[31] == 1'b1) begin
        l_8_fu_828_p3 = 32'd31;
    end else begin
        l_8_fu_828_p3 = 32'd32;
    end
end


always @ (p_Result_167_fu_3150_p4) begin
    if (p_Result_167_fu_3150_p4[0] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd0;
    end else if (p_Result_167_fu_3150_p4[1] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd1;
    end else if (p_Result_167_fu_3150_p4[2] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd2;
    end else if (p_Result_167_fu_3150_p4[3] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd3;
    end else if (p_Result_167_fu_3150_p4[4] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd4;
    end else if (p_Result_167_fu_3150_p4[5] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd5;
    end else if (p_Result_167_fu_3150_p4[6] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd6;
    end else if (p_Result_167_fu_3150_p4[7] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd7;
    end else if (p_Result_167_fu_3150_p4[8] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd8;
    end else if (p_Result_167_fu_3150_p4[9] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd9;
    end else if (p_Result_167_fu_3150_p4[10] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd10;
    end else if (p_Result_167_fu_3150_p4[11] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd11;
    end else if (p_Result_167_fu_3150_p4[12] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd12;
    end else if (p_Result_167_fu_3150_p4[13] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd13;
    end else if (p_Result_167_fu_3150_p4[14] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd14;
    end else if (p_Result_167_fu_3150_p4[15] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd15;
    end else if (p_Result_167_fu_3150_p4[16] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd16;
    end else if (p_Result_167_fu_3150_p4[17] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd17;
    end else if (p_Result_167_fu_3150_p4[18] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd18;
    end else if (p_Result_167_fu_3150_p4[19] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd19;
    end else if (p_Result_167_fu_3150_p4[20] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd20;
    end else if (p_Result_167_fu_3150_p4[21] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd21;
    end else if (p_Result_167_fu_3150_p4[22] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd22;
    end else if (p_Result_167_fu_3150_p4[23] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd23;
    end else if (p_Result_167_fu_3150_p4[24] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd24;
    end else if (p_Result_167_fu_3150_p4[25] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd25;
    end else if (p_Result_167_fu_3150_p4[26] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd26;
    end else if (p_Result_167_fu_3150_p4[27] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd27;
    end else if (p_Result_167_fu_3150_p4[28] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd28;
    end else if (p_Result_167_fu_3150_p4[29] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd29;
    end else if (p_Result_167_fu_3150_p4[30] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd30;
    end else if (p_Result_167_fu_3150_p4[31] == 1'b1) begin
        l_9_fu_3160_p3 = 32'd31;
    end else begin
        l_9_fu_3160_p3 = 32'd32;
    end
end


always @ (p_Result_140_fu_461_p4) begin
    if (p_Result_140_fu_461_p4[0] == 1'b1) begin
        l_fu_471_p3 = 32'd0;
    end else if (p_Result_140_fu_461_p4[1] == 1'b1) begin
        l_fu_471_p3 = 32'd1;
    end else if (p_Result_140_fu_461_p4[2] == 1'b1) begin
        l_fu_471_p3 = 32'd2;
    end else if (p_Result_140_fu_461_p4[3] == 1'b1) begin
        l_fu_471_p3 = 32'd3;
    end else if (p_Result_140_fu_461_p4[4] == 1'b1) begin
        l_fu_471_p3 = 32'd4;
    end else if (p_Result_140_fu_461_p4[5] == 1'b1) begin
        l_fu_471_p3 = 32'd5;
    end else if (p_Result_140_fu_461_p4[6] == 1'b1) begin
        l_fu_471_p3 = 32'd6;
    end else if (p_Result_140_fu_461_p4[7] == 1'b1) begin
        l_fu_471_p3 = 32'd7;
    end else if (p_Result_140_fu_461_p4[8] == 1'b1) begin
        l_fu_471_p3 = 32'd8;
    end else if (p_Result_140_fu_461_p4[9] == 1'b1) begin
        l_fu_471_p3 = 32'd9;
    end else if (p_Result_140_fu_461_p4[10] == 1'b1) begin
        l_fu_471_p3 = 32'd10;
    end else if (p_Result_140_fu_461_p4[11] == 1'b1) begin
        l_fu_471_p3 = 32'd11;
    end else if (p_Result_140_fu_461_p4[12] == 1'b1) begin
        l_fu_471_p3 = 32'd12;
    end else if (p_Result_140_fu_461_p4[13] == 1'b1) begin
        l_fu_471_p3 = 32'd13;
    end else if (p_Result_140_fu_461_p4[14] == 1'b1) begin
        l_fu_471_p3 = 32'd14;
    end else if (p_Result_140_fu_461_p4[15] == 1'b1) begin
        l_fu_471_p3 = 32'd15;
    end else if (p_Result_140_fu_461_p4[16] == 1'b1) begin
        l_fu_471_p3 = 32'd16;
    end else if (p_Result_140_fu_461_p4[17] == 1'b1) begin
        l_fu_471_p3 = 32'd17;
    end else if (p_Result_140_fu_461_p4[18] == 1'b1) begin
        l_fu_471_p3 = 32'd18;
    end else if (p_Result_140_fu_461_p4[19] == 1'b1) begin
        l_fu_471_p3 = 32'd19;
    end else if (p_Result_140_fu_461_p4[20] == 1'b1) begin
        l_fu_471_p3 = 32'd20;
    end else if (p_Result_140_fu_461_p4[21] == 1'b1) begin
        l_fu_471_p3 = 32'd21;
    end else if (p_Result_140_fu_461_p4[22] == 1'b1) begin
        l_fu_471_p3 = 32'd22;
    end else if (p_Result_140_fu_461_p4[23] == 1'b1) begin
        l_fu_471_p3 = 32'd23;
    end else if (p_Result_140_fu_461_p4[24] == 1'b1) begin
        l_fu_471_p3 = 32'd24;
    end else if (p_Result_140_fu_461_p4[25] == 1'b1) begin
        l_fu_471_p3 = 32'd25;
    end else if (p_Result_140_fu_461_p4[26] == 1'b1) begin
        l_fu_471_p3 = 32'd26;
    end else if (p_Result_140_fu_461_p4[27] == 1'b1) begin
        l_fu_471_p3 = 32'd27;
    end else if (p_Result_140_fu_461_p4[28] == 1'b1) begin
        l_fu_471_p3 = 32'd28;
    end else if (p_Result_140_fu_461_p4[29] == 1'b1) begin
        l_fu_471_p3 = 32'd29;
    end else if (p_Result_140_fu_461_p4[30] == 1'b1) begin
        l_fu_471_p3 = 32'd30;
    end else if (p_Result_140_fu_461_p4[31] == 1'b1) begin
        l_fu_471_p3 = 32'd31;
    end else begin
        l_fu_471_p3 = 32'd32;
    end
end

assign lsb_index_10_fu_2620_p2 = ($signed(sub_ln944_10_fu_2614_p2) + $signed(32'd4294967272));

assign lsb_index_3_fu_1406_p2 = ($signed(sub_ln944_4_fu_1400_p2) + $signed(32'd4294967272));

assign lsb_index_4_fu_1118_p2 = ($signed(sub_ln944_6_fu_1112_p2) + $signed(32'd4294967272));

assign lsb_index_5_fu_4702_p2 = ($signed(sub_ln944_3_fu_4696_p2) + $signed(32'd4294967272));

assign lsb_index_6_fu_4999_p2 = ($signed(sub_ln944_5_fu_4993_p2) + $signed(32'd4294967272));

assign lsb_index_7_fu_5280_p2 = ($signed(sub_ln944_7_fu_5274_p2) + $signed(32'd4294967272));

assign lsb_index_8_fu_842_p2 = ($signed(sub_ln944_8_fu_836_p2) + $signed(32'd4294967272));

assign lsb_index_9_fu_3174_p2 = ($signed(sub_ln944_9_fu_3168_p2) + $signed(32'd4294967272));

assign lsb_index_fu_485_p2 = ($signed(sub_ln944_fu_479_p2) + $signed(32'd4294967272));

assign lshr_ln2_fu_4626_p4 = {{add_ln89_fu_4621_p2[15:13]}};

assign lshr_ln3_fu_641_p4 = {{add_ln66_1_fu_636_p2[15:13]}};

assign lshr_ln947_10_fu_2656_p2 = 32'd4294967295 >> zext_ln947_10_fu_2652_p1;

assign lshr_ln947_3_fu_1442_p2 = 32'd4294967295 >> zext_ln947_3_fu_1438_p1;

assign lshr_ln947_4_fu_1154_p2 = 32'd4294967295 >> zext_ln947_4_fu_1150_p1;

assign lshr_ln947_5_fu_4738_p2 = 32'd4294967295 >> zext_ln947_5_fu_4734_p1;

assign lshr_ln947_6_fu_5035_p2 = 32'd4294967295 >> zext_ln947_6_fu_5031_p1;

assign lshr_ln947_7_fu_5316_p2 = 32'd4294967295 >> zext_ln947_7_fu_5312_p1;

assign lshr_ln947_8_fu_878_p2 = 32'd4294967295 >> zext_ln947_8_fu_874_p1;

assign lshr_ln947_9_fu_3210_p2 = 32'd4294967295 >> zext_ln947_9_fu_3206_p1;

assign lshr_ln947_fu_521_p2 = 32'd4294967295 >> zext_ln947_fu_517_p1;

assign lshr_ln958_10_fu_2971_p2 = zext_ln959_20_fu_2939_p1 >> zext_ln958_10_fu_2967_p1;

assign lshr_ln958_3_fu_4840_p2 = zext_ln959_6_fu_4802_p1 >> zext_ln958_5_fu_4836_p1;

assign lshr_ln958_4_fu_1544_p2 = zext_ln959_8_fu_1506_p1 >> zext_ln958_3_fu_1540_p1;

assign lshr_ln958_5_fu_5137_p2 = zext_ln959_10_fu_5099_p1 >> zext_ln958_6_fu_5133_p1;

assign lshr_ln958_6_fu_1256_p2 = zext_ln959_12_fu_1218_p1 >> zext_ln958_4_fu_1252_p1;

assign lshr_ln958_7_fu_5418_p2 = zext_ln959_14_fu_5380_p1 >> zext_ln958_7_fu_5414_p1;

assign lshr_ln958_8_fu_989_p2 = zext_ln959_16_fu_962_p1 >> zext_ln958_8_fu_985_p1;

assign lshr_ln958_9_fu_3315_p2 = zext_ln959_18_fu_3283_p1 >> zext_ln958_9_fu_3311_p1;

assign lshr_ln958_fu_697_p2 = zext_ln959_fu_670_p1 >> zext_ln958_fu_693_p1;

assign lshr_ln_fu_410_p4 = {{add_ln46_fu_405_p2[15:13]}};

assign m_25_fu_713_p2 = (m_fu_703_p3 + zext_ln961_fu_710_p1);

assign m_29_fu_1558_p3 = ((icmp_ln958_4_fu_1494_p2[0:0] == 1'b1) ? lshr_ln958_4_fu_1544_p2 : shl_ln959_4_fu_1520_p2);

assign m_30_fu_1570_p2 = (m_29_fu_1558_p3 + zext_ln961_4_fu_1566_p1);

assign m_33_fu_1270_p3 = ((icmp_ln958_6_fu_1206_p2[0:0] == 1'b1) ? lshr_ln958_6_fu_1256_p2 : shl_ln959_6_fu_1232_p2);

assign m_34_fu_1282_p2 = (m_33_fu_1270_p3 + zext_ln961_6_fu_1278_p1);

assign m_37_fu_4854_p3 = ((icmp_ln958_3_fu_4790_p2[0:0] == 1'b1) ? lshr_ln958_3_fu_4840_p2 : shl_ln959_3_fu_4816_p2);

assign m_38_fu_4866_p2 = (m_37_fu_4854_p3 + zext_ln961_3_fu_4862_p1);

assign m_41_fu_5151_p3 = ((icmp_ln958_5_fu_5087_p2[0:0] == 1'b1) ? lshr_ln958_5_fu_5137_p2 : shl_ln959_5_fu_5113_p2);

assign m_42_fu_5163_p2 = (m_41_fu_5151_p3 + zext_ln961_5_fu_5159_p1);

assign m_45_fu_5432_p3 = ((icmp_ln958_7_fu_5368_p2[0:0] == 1'b1) ? lshr_ln958_7_fu_5418_p2 : shl_ln959_7_fu_5394_p2);

assign m_46_fu_5444_p2 = (m_45_fu_5432_p3 + zext_ln961_7_fu_5440_p1);

assign m_58_fu_995_p3 = ((icmp_ln958_8_reg_6852[0:0] == 1'b1) ? lshr_ln958_8_fu_989_p2 : shl_ln959_8_fu_974_p2);

assign m_59_fu_1005_p2 = (m_58_fu_995_p3 + zext_ln961_8_fu_1002_p1);

assign m_62_fu_3329_p3 = ((icmp_ln958_9_fu_3273_p2[0:0] == 1'b1) ? lshr_ln958_9_fu_3315_p2 : shl_ln959_9_fu_3295_p2);

assign m_63_fu_3341_p2 = (m_62_fu_3329_p3 + zext_ln961_9_fu_3337_p1);

assign m_66_fu_2985_p3 = ((icmp_ln958_10_fu_2929_p2[0:0] == 1'b1) ? lshr_ln958_10_fu_2971_p2 : shl_ln959_10_fu_2951_p2);

assign m_67_fu_2997_p2 = (m_66_fu_2985_p3 + zext_ln961_10_fu_2993_p1);

assign m_79_fu_453_p3 = ((grp_fu_273_p3[0:0] == 1'b1) ? tmp_V_fu_447_p2 : z_bits_fu_437_p1);

assign m_80_fu_719_p4 = {{m_25_fu_713_p2[63:1]}};

assign m_81_fu_1374_p3 = ((grp_fu_303_p3[0:0] == 1'b1) ? grp_fu_311_p2 : grp_load_fu_299_p1);

assign m_83_fu_1086_p3 = ((grp_fu_285_p3[0:0] == 1'b1) ? grp_fu_293_p2 : grp_load_fu_281_p1);

assign m_85_fu_810_p3 = ((grp_fu_273_p3[0:0] == 1'b1) ? tmp_V_23_fu_804_p2 : z_bits_1_fu_794_p1);

assign m_86_fu_1011_p4 = {{m_59_fu_1005_p2[63:1]}};

assign m_87_fu_3142_p3 = ((p_Result_166_fu_3128_p3[0:0] == 1'b1) ? tmp_V_25_fu_3136_p2 : ap_phi_mux_p_Val2_83_phi_fu_252_p4);

assign m_88_fu_3347_p4 = {{m_63_fu_3341_p2[63:1]}};

assign m_89_fu_2588_p3 = ((p_Result_173_fu_2574_p3[0:0] == 1'b1) ? tmp_V_28_fu_2582_p2 : ap_phi_mux_p_Val2_s_phi_fu_243_p4);

assign m_90_fu_3003_p4 = {{m_67_fu_2997_p2[63:1]}};

assign m_91_fu_4673_p3 = ((p_Result_183_reg_7327[0:0] == 1'b1) ? tmp_V_14_reg_7333 : z_bits_2_reg_7321);

assign m_92_fu_4872_p4 = {{m_38_fu_4866_p2[63:1]}};

assign m_93_fu_4969_p3 = ((p_Result_188_reg_7349[0:0] == 1'b1) ? tmp_V_16_reg_7355 : reg_328);

assign m_94_fu_5169_p4 = {{m_42_fu_5163_p2[63:1]}};

assign m_95_fu_5250_p3 = ((p_Result_195_reg_7360[0:0] == 1'b1) ? tmp_V_18_reg_7366 : reg_323);

assign m_96_fu_5450_p4 = {{m_46_fu_5444_p2[63:1]}};

assign m_fu_703_p3 = ((icmp_ln958_reg_6801[0:0] == 1'b1) ? lshr_ln958_fu_697_p2 : shl_ln959_fu_682_p2);

assign man_V_10_fu_5842_p2 = (54'd0 - zext_ln569_3_fu_5838_p1);

assign man_V_11_fu_5848_p3 = ((p_Result_199_reg_7425[0:0] == 1'b1) ? man_V_10_fu_5842_p2 : zext_ln569_3_fu_5838_p1);

assign man_V_13_fu_2744_p2 = (54'd0 - zext_ln569_4_fu_2740_p1);

assign man_V_14_fu_2750_p3 = ((p_Result_157_fu_2706_p3[0:0] == 1'b1) ? man_V_13_fu_2744_p2 : zext_ln569_4_fu_2740_p1);

assign man_V_16_fu_6186_p2 = (54'd0 - zext_ln569_5_fu_6182_p1);

assign man_V_17_fu_6192_p3 = ((p_Result_201_fu_6148_p3[0:0] == 1'b1) ? man_V_16_fu_6186_p2 : zext_ln569_5_fu_6182_p1);

assign man_V_19_fu_2263_p2 = (54'd0 - zext_ln569_6_fu_2259_p1);

assign man_V_1_fu_2039_p2 = (54'd0 - zext_ln569_fu_2035_p1);

assign man_V_20_fu_2269_p3 = ((p_Result_159_fu_2225_p3[0:0] == 1'b1) ? man_V_19_fu_2263_p2 : zext_ln569_6_fu_2259_p1);

assign man_V_22_fu_3775_p2 = (54'd0 - zext_ln569_8_fu_3771_p1);

assign man_V_23_fu_3781_p3 = ((p_Result_170_fu_3737_p3[0:0] == 1'b1) ? man_V_22_fu_3775_p2 : zext_ln569_8_fu_3771_p1);

assign man_V_25_fu_3476_p2 = (54'd0 - zext_ln569_9_fu_3472_p1);

assign man_V_26_fu_3482_p3 = ((p_Result_177_fu_3438_p3[0:0] == 1'b1) ? man_V_25_fu_3476_p2 : zext_ln569_9_fu_3472_p1);

assign man_V_28_fu_6483_p2 = (54'd0 - zext_ln569_7_fu_6479_p1);

assign man_V_29_fu_6489_p3 = ((p_Result_203_fu_6445_p3[0:0] == 1'b1) ? man_V_28_fu_6483_p2 : zext_ln569_7_fu_6479_p1);

assign man_V_2_fu_2045_p3 = ((p_Result_148_fu_2001_p3[0:0] == 1'b1) ? man_V_1_fu_2039_p2 : zext_ln569_fu_2035_p1);

assign man_V_31_fu_4370_p2 = (54'd0 - zext_ln569_10_fu_4366_p1);

assign man_V_32_fu_4376_p3 = ((p_Result_179_fu_4332_p3[0:0] == 1'b1) ? man_V_31_fu_4370_p2 : zext_ln569_10_fu_4366_p1);

assign man_V_34_fu_3999_p2 = (54'd0 - zext_ln569_11_fu_3995_p1);

assign man_V_35_fu_4005_p3 = ((p_Result_181_fu_3961_p3[0:0] == 1'b1) ? man_V_34_fu_3999_p2 : zext_ln569_11_fu_3995_p1);

assign man_V_4_fu_1732_p2 = (54'd0 - zext_ln569_2_fu_1728_p1);

assign man_V_5_fu_1738_p3 = ((p_Result_155_fu_1694_p3[0:0] == 1'b1) ? man_V_4_fu_1732_p2 : zext_ln569_2_fu_1728_p1);

assign man_V_7_fu_5633_p2 = (54'd0 - zext_ln569_1_fu_5629_p1);

assign man_V_8_fu_5639_p3 = ((p_Result_192_reg_7404[0:0] == 1'b1) ? man_V_7_fu_5633_p2 : zext_ln569_1_fu_5629_p1);

assign num_points_address0 = idxprom_i_fu_351_p1;

assign or_ln581_10_fu_4518_p2 = (or_ln582_10_fu_4494_p2 | icmp_ln581_10_fu_4396_p2);

assign or_ln581_11_fu_4147_p2 = (or_ln582_11_fu_4123_p2 | icmp_ln581_11_fu_4025_p2);

assign or_ln581_1_fu_1882_p2 = (or_ln582_1_fu_1846_p2 | icmp_ln581_2_fu_1758_p2);

assign or_ln581_2_fu_5792_p2 = (or_ln582_2_fu_5757_p2 | icmp_ln581_1_fu_5652_p2);

assign or_ln581_3_fu_6012_p2 = (or_ln582_3_fu_5977_p2 | icmp_ln581_3_fu_5861_p2);

assign or_ln581_4_fu_2898_p2 = (or_ln582_4_fu_2866_p2 | icmp_ln581_4_fu_2770_p2);

assign or_ln581_5_fu_6334_p2 = (or_ln582_5_fu_6310_p2 | icmp_ln581_5_fu_6212_p2);

assign or_ln581_6_fu_2417_p2 = (or_ln582_6_fu_2385_p2 | icmp_ln581_6_fu_2289_p2);

assign or_ln581_7_fu_3905_p2 = (or_ln582_7_fu_3869_p2 | icmp_ln581_8_fu_3801_p2);

assign or_ln581_8_fu_3626_p2 = (or_ln582_8_fu_3590_p2 | icmp_ln581_9_fu_3502_p2);

assign or_ln581_9_fu_6631_p2 = (or_ln582_9_fu_6607_p2 | icmp_ln581_7_fu_6509_p2);

assign or_ln581_fu_2169_p2 = (or_ln582_fu_2133_p2 | icmp_ln581_fu_2065_p2);

assign or_ln582_10_fu_4494_p2 = (icmp_ln582_10_fu_4426_p2 | icmp_ln571_10_fu_4384_p2);

assign or_ln582_11_fu_4123_p2 = (icmp_ln582_11_fu_4055_p2 | icmp_ln571_11_fu_4013_p2);

assign or_ln582_1_fu_1846_p2 = (icmp_ln582_2_fu_1784_p2 | icmp_ln571_2_fu_1746_p2);

assign or_ln582_2_fu_5757_p2 = (icmp_ln582_1_fu_5682_p2 | icmp_ln571_1_reg_7419);

assign or_ln582_3_fu_5977_p2 = (icmp_ln582_3_fu_5891_p2 | icmp_ln571_3_reg_7440);

assign or_ln582_4_fu_2866_p2 = (icmp_ln582_4_fu_2796_p2 | icmp_ln571_4_fu_2758_p2);

assign or_ln582_5_fu_6310_p2 = (icmp_ln582_5_fu_6242_p2 | icmp_ln571_5_fu_6200_p2);

assign or_ln582_6_fu_2385_p2 = (icmp_ln582_6_fu_2315_p2 | icmp_ln571_6_fu_2277_p2);

assign or_ln582_7_fu_3869_p2 = (icmp_ln582_8_fu_3827_p2 | icmp_ln571_8_fu_3789_p2);

assign or_ln582_8_fu_3590_p2 = (icmp_ln582_9_fu_3528_p2 | icmp_ln571_9_fu_3490_p2);

assign or_ln582_9_fu_6607_p2 = (icmp_ln582_7_fu_6539_p2 | icmp_ln571_7_fu_6497_p2);

assign or_ln582_fu_2133_p2 = (icmp_ln582_fu_2091_p2 | icmp_ln571_fu_2053_p2);

assign or_ln585_10_fu_4584_p2 = (or_ln585_9_fu_4562_p2 | or_ln585_8_fu_4548_p2);

assign or_ln585_11_fu_4177_p2 = (icmp_ln571_11_fu_4013_p2 | and_ln585_23_fu_4171_p2);

assign or_ln585_12_fu_4191_p2 = (and_ln603_11_fu_4159_p2 | and_ln585_22_fu_4141_p2);

assign or_ln585_13_fu_4213_p2 = (or_ln585_12_fu_4191_p2 | or_ln585_11_fu_4177_p2);

assign or_ln585_1_fu_6364_p2 = (icmp_ln571_5_fu_6200_p2 | and_ln585_11_fu_6358_p2);

assign or_ln585_2_fu_6378_p2 = (and_ln603_5_fu_6346_p2 | and_ln585_10_fu_6328_p2);

assign or_ln585_3_fu_6400_p2 = (or_ln585_2_fu_6378_p2 | or_ln585_1_fu_6364_p2);

assign or_ln585_4_fu_2548_p2 = (icmp_ln571_6_reg_7040 | and_ln585_13_fu_2543_p2);

assign or_ln585_5_fu_6661_p2 = (icmp_ln571_7_fu_6497_p2 | and_ln585_19_fu_6655_p2);

assign or_ln585_6_fu_6675_p2 = (and_ln603_9_fu_6643_p2 | and_ln585_18_fu_6625_p2);

assign or_ln585_7_fu_6697_p2 = (or_ln585_6_fu_6675_p2 | or_ln585_5_fu_6661_p2);

assign or_ln585_8_fu_4548_p2 = (icmp_ln571_10_fu_4384_p2 | and_ln585_21_fu_4542_p2);

assign or_ln585_9_fu_4562_p2 = (and_ln603_10_fu_4530_p2 | and_ln585_20_fu_4512_p2);

assign or_ln585_fu_3102_p2 = (icmp_ln571_4_reg_7127 | and_ln585_9_fu_3097_p2);

assign or_ln603_10_fu_6052_p2 = (and_ln585_6_fu_5994_p2 | and_ln582_3_fu_5971_p2);

assign or_ln603_11_fu_6066_p2 = (or_ln603_9_fu_6038_p2 | or_ln603_10_fu_6052_p2);

assign or_ln603_12_fu_3923_p2 = (and_ln603_7_fu_3917_p2 | and_ln585_15_fu_3899_p2);

assign or_ln603_13_fu_4273_p2 = (and_ln585_14_reg_7291 | and_ln582_7_fu_4268_p2);

assign or_ln603_14_fu_4278_p2 = (or_ln603_13_fu_4273_p2 | or_ln603_12_reg_7301);

assign or_ln603_15_fu_3644_p2 = (and_ln603_8_fu_3638_p2 | and_ln585_17_fu_3620_p2);

assign or_ln603_16_fu_3658_p2 = (and_ln585_16_fu_3608_p2 | and_ln582_8_fu_3584_p2);

assign or_ln603_17_fu_3664_p2 = (or_ln603_16_fu_3658_p2 | or_ln603_15_fu_3644_p2);

assign or_ln603_1_fu_2468_p2 = (and_ln585_reg_7019 | and_ln582_fu_2463_p2);

assign or_ln603_2_fu_2473_p2 = (or_ln603_reg_7029 | or_ln603_1_fu_2468_p2);

assign or_ln603_3_fu_1900_p2 = (and_ln603_1_fu_1894_p2 | and_ln585_3_fu_1876_p2);

assign or_ln603_4_fu_1914_p2 = (and_ln585_2_fu_1864_p2 | and_ln582_1_fu_1840_p2);

assign or_ln603_5_fu_1920_p2 = (or_ln603_4_fu_1914_p2 | or_ln603_3_fu_1900_p2);

assign or_ln603_6_fu_5810_p2 = (and_ln603_2_fu_5804_p2 | and_ln585_5_fu_5786_p2);

assign or_ln603_7_fu_5816_p2 = (and_ln585_4_fu_5774_p2 | and_ln582_2_fu_5751_p2);

assign or_ln603_8_fu_5822_p2 = (or_ln603_7_fu_5816_p2 | or_ln603_6_fu_5810_p2);

assign or_ln603_9_fu_6038_p2 = (and_ln603_3_fu_6024_p2 | and_ln585_7_fu_6006_p2);

assign or_ln603_fu_2187_p2 = (and_ln603_fu_2181_p2 | and_ln585_1_fu_2163_p2);

assign or_ln949_11_fu_533_p2 = (shl_ln949_fu_527_p2 | lshr_ln947_fu_521_p2);

assign or_ln949_12_fu_1166_p2 = (shl_ln949_6_fu_1160_p2 | lshr_ln947_4_fu_1154_p2);

assign or_ln949_13_fu_4750_p2 = (shl_ln949_3_fu_4744_p2 | lshr_ln947_5_fu_4738_p2);

assign or_ln949_14_fu_5047_p2 = (shl_ln949_5_fu_5041_p2 | lshr_ln947_6_fu_5035_p2);

assign or_ln949_15_fu_5328_p2 = (shl_ln949_7_fu_5322_p2 | lshr_ln947_7_fu_5316_p2);

assign or_ln949_16_fu_890_p2 = (shl_ln949_8_fu_884_p2 | lshr_ln947_8_fu_878_p2);

assign or_ln949_17_fu_3222_p2 = (shl_ln949_9_fu_3216_p2 | lshr_ln947_9_fu_3210_p2);

assign or_ln949_18_fu_2668_p2 = (shl_ln949_10_fu_2662_p2 | lshr_ln947_10_fu_2656_p2);

assign or_ln949_fu_1454_p2 = (shl_ln949_4_fu_1448_p2 | lshr_ln947_3_fu_1442_p2);

assign p_Result_100_fu_1025_p3 = m_59_fu_1005_p2[32'd25];

assign p_Result_106_fu_3361_p3 = m_63_fu_3341_p2[32'd25];

assign p_Result_114_fu_3017_p3 = m_67_fu_2997_p2[32'd25];

integer ap_tvar_int_0;

always @ (m_79_fu_453_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_140_fu_461_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_140_fu_461_p4[ap_tvar_int_0] = m_79_fu_453_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_141_fu_565_p3 = m_79_fu_453_p3[lsb_index_fu_485_p2];

assign p_Result_142_fu_767_p5 = {{zext_ln962_fu_729_p1[63:32]}, {tmp_9_i_fu_760_p3}, {zext_ln962_fu_729_p1[22:0]}};

assign p_Result_143_fu_1610_p1 = data_V_fu_1606_p1[30:0];

integer ap_tvar_int_1;

always @ (m_81_fu_1374_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_145_fu_1382_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_145_fu_1382_p4[ap_tvar_int_1] = m_81_fu_1374_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_146_fu_1486_p3 = m_81_fu_1374_p3[lsb_index_3_fu_1406_p2];

assign p_Result_147_fu_1642_p5 = {{zext_ln962_3_fu_1614_p1[63:32]}, {tmp_11_i_fu_1635_p3}, {zext_ln962_3_fu_1614_p1[22:0]}};

assign p_Result_148_fu_2001_p3 = ireg_fu_1993_p1[32'd63];

assign p_Result_149_fu_2027_p3 = {{1'd1}, {trunc_ln565_fu_2023_p1}};

assign p_Result_150_fu_1314_p1 = data_V_2_fu_1310_p1[30:0];

integer ap_tvar_int_2;

always @ (m_83_fu_1086_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_152_fu_1094_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_152_fu_1094_p4[ap_tvar_int_2] = m_83_fu_1086_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_153_fu_1198_p3 = m_83_fu_1086_p3[lsb_index_4_fu_1118_p2];

assign p_Result_154_fu_1346_p5 = {{zext_ln962_4_fu_1318_p1[63:32]}, {tmp_17_i_fu_1339_p3}, {zext_ln962_4_fu_1318_p1[22:0]}};

assign p_Result_155_fu_1694_p3 = ireg_1_fu_1686_p1[32'd63];

assign p_Result_156_fu_1720_p3 = {{1'd1}, {trunc_ln565_1_fu_1716_p1}};

assign p_Result_157_fu_2706_p3 = ireg_2_fu_2698_p1[32'd63];

assign p_Result_158_fu_2732_p3 = {{1'd1}, {trunc_ln565_4_fu_2728_p1}};

assign p_Result_159_fu_2225_p3 = ireg_3_fu_2217_p1[32'd63];

assign p_Result_160_fu_2251_p3 = {{1'd1}, {trunc_ln565_6_fu_2247_p1}};

integer ap_tvar_int_3;

always @ (m_85_fu_810_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_162_fu_818_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_162_fu_818_p4[ap_tvar_int_3] = m_85_fu_810_p3[31 - ap_tvar_int_3];
        end
    end
end

assign p_Result_163_fu_922_p3 = m_85_fu_810_p3[lsb_index_8_fu_842_p2];

assign p_Result_164_fu_1059_p5 = {{zext_ln962_8_fu_1021_p1[63:32]}, {tmp_30_i_fu_1052_p3}, {zext_ln962_8_fu_1021_p1[22:0]}};

assign p_Result_165_fu_1989_p1 = data_V_3_fu_1985_p1[30:0];

assign p_Result_166_fu_3128_p3 = ap_phi_mux_p_Val2_83_phi_fu_252_p4[32'd31];

integer ap_tvar_int_4;

always @ (m_87_fu_3142_p3) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_167_fu_3150_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_167_fu_3150_p4[ap_tvar_int_4] = m_87_fu_3142_p3[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_168_fu_3240_p3 = m_87_fu_3142_p3[lsb_index_9_fu_3174_p2];

assign p_Result_169_fu_3395_p5 = {{zext_ln962_9_fu_3357_p1[63:32]}, {tmp_31_i_fu_3388_p3}, {zext_ln962_9_fu_3357_p1[22:0]}};

assign p_Result_170_fu_3737_p3 = ireg_4_fu_3729_p1[32'd63];

assign p_Result_171_fu_3763_p3 = {{1'd1}, {trunc_ln565_7_fu_3759_p1}};

assign p_Result_172_fu_1682_p1 = data_V_4_fu_1678_p1[30:0];

assign p_Result_173_fu_2574_p3 = ap_phi_mux_p_Val2_s_phi_fu_243_p4[32'd31];

integer ap_tvar_int_5;

always @ (m_89_fu_2588_p3) begin
    for (ap_tvar_int_5 = 32 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 31 - 0) begin
            p_Result_174_fu_2596_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_174_fu_2596_p4[ap_tvar_int_5] = m_89_fu_2588_p3[31 - ap_tvar_int_5];
        end
    end
end

assign p_Result_175_fu_2686_p3 = m_89_fu_2588_p3[lsb_index_10_fu_2620_p2];

assign p_Result_176_fu_3051_p5 = {{zext_ln962_10_fu_3013_p1[63:32]}, {tmp_34_i_fu_3044_p3}, {zext_ln962_10_fu_3013_p1[22:0]}};

assign p_Result_177_fu_3438_p3 = ireg_5_fu_3430_p1[32'd63];

assign p_Result_178_fu_3464_p3 = {{1'd1}, {trunc_ln565_8_fu_3460_p1}};

assign p_Result_179_fu_4332_p3 = ireg_6_fu_4324_p1[32'd63];

assign p_Result_180_fu_4358_p3 = {{1'd1}, {trunc_ln565_10_fu_4354_p1}};

assign p_Result_181_fu_3961_p3 = ireg_7_fu_3953_p1[32'd63];

assign p_Result_182_fu_3987_p3 = {{1'd1}, {trunc_ln565_11_fu_3983_p1}};

integer ap_tvar_int_6;

always @ (m_91_fu_4673_p3) begin
    for (ap_tvar_int_6 = 32 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 31 - 0) begin
            p_Result_184_fu_4678_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_184_fu_4678_p4[ap_tvar_int_6] = m_91_fu_4673_p3[31 - ap_tvar_int_6];
        end
    end
end

assign p_Result_185_fu_4782_p3 = m_91_fu_4673_p3[lsb_index_5_fu_4702_p2];

assign p_Result_186_fu_4925_p5 = {{zext_ln962_5_fu_4882_p1[63:32]}, {tmp_10_i_fu_4918_p3}, {zext_ln962_5_fu_4882_p1[22:0]}};

assign p_Result_187_fu_4965_p1 = data_V_5_fu_4961_p1[30:0];

integer ap_tvar_int_7;

always @ (m_93_fu_4969_p3) begin
    for (ap_tvar_int_7 = 32 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 31 - 0) begin
            p_Result_189_fu_4975_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_189_fu_4975_p4[ap_tvar_int_7] = m_93_fu_4969_p3[31 - ap_tvar_int_7];
        end
    end
end

assign p_Result_190_fu_5079_p3 = m_93_fu_4969_p3[lsb_index_6_fu_4999_p2];

assign p_Result_191_fu_5222_p5 = {{zext_ln962_6_fu_5179_p1[63:32]}, {tmp_12_i_fu_5215_p3}, {zext_ln962_6_fu_5179_p1[22:0]}};

assign p_Result_193_fu_5622_p3 = {{1'd1}, {trunc_ln565_2_reg_7414}};

assign p_Result_194_fu_4957_p1 = data_V_6_fu_4953_p1[30:0];

integer ap_tvar_int_8;

always @ (m_95_fu_5250_p3) begin
    for (ap_tvar_int_8 = 32 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 31 - 0) begin
            p_Result_196_fu_5256_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            p_Result_196_fu_5256_p4[ap_tvar_int_8] = m_95_fu_5250_p3[31 - ap_tvar_int_8];
        end
    end
end

assign p_Result_197_fu_5360_p3 = m_95_fu_5250_p3[lsb_index_7_fu_5280_p2];

assign p_Result_198_fu_5503_p5 = {{zext_ln962_7_fu_5460_p1[63:32]}, {tmp_18_i_fu_5496_p3}, {zext_ln962_7_fu_5460_p1[22:0]}};

assign p_Result_200_fu_5831_p3 = {{1'd1}, {trunc_ln565_3_reg_7435}};

assign p_Result_201_fu_6148_p3 = ireg_10_fu_6140_p1[32'd63];

assign p_Result_202_fu_6174_p3 = {{1'd1}, {trunc_ln565_5_fu_6170_p1}};

assign p_Result_203_fu_6445_p3 = ireg_11_fu_6437_p1[32'd63];

assign p_Result_204_fu_6471_p3 = {{1'd1}, {trunc_ln565_9_fu_6467_p1}};

assign p_Result_56_fu_4886_p3 = m_38_fu_4866_p2[32'd25];

assign p_Result_62_fu_5183_p3 = m_42_fu_5163_p2[32'd25];

assign p_Result_70_fu_5464_p3 = m_46_fu_5444_p2[32'd25];

assign p_Result_s_fu_733_p3 = m_25_fu_713_p2[32'd25];

assign select_ln582_1_fu_2377_p3 = ((and_ln582_6_fu_2371_p2[0:0] == 1'b1) ? trunc_ln583_6_fu_2321_p1 : 32'd0);

assign select_ln582_fu_2858_p3 = ((and_ln582_4_fu_2852_p2[0:0] == 1'b1) ? trunc_ln583_4_fu_2802_p1 : 32'd0);

assign select_ln585_10_fu_6689_p3 = ((or_ln585_5_fu_6661_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_8_fu_6667_p3);

assign select_ln585_11_fu_6703_p3 = ((or_ln585_7_fu_6697_p2[0:0] == 1'b1) ? select_ln585_10_fu_6689_p3 : select_ln585_9_fu_6681_p3);

assign select_ln585_12_fu_4554_p3 = ((and_ln603_10_fu_4530_p2[0:0] == 1'b1) ? shl_ln604_10_fu_4476_p2 : trunc_ln586_18_fu_4472_p1);

assign select_ln585_13_fu_4568_p3 = ((and_ln582_10_fu_4488_p2[0:0] == 1'b1) ? trunc_ln583_10_fu_4432_p1 : 32'd0);

assign select_ln585_14_fu_4576_p3 = ((or_ln585_8_fu_4548_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_12_fu_4554_p3);

assign select_ln585_15_fu_4590_p3 = ((or_ln585_10_fu_4584_p2[0:0] == 1'b1) ? select_ln585_14_fu_4576_p3 : select_ln585_13_fu_4568_p3);

assign select_ln585_16_fu_4183_p3 = ((and_ln603_11_fu_4159_p2[0:0] == 1'b1) ? shl_ln604_11_fu_4105_p2 : trunc_ln586_20_fu_4101_p1);

assign select_ln585_17_fu_4197_p3 = ((and_ln582_11_fu_4117_p2[0:0] == 1'b1) ? trunc_ln583_11_fu_4061_p1 : 32'd0);

assign select_ln585_18_fu_4205_p3 = ((or_ln585_11_fu_4177_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_16_fu_4183_p3);

assign select_ln585_19_fu_4219_p3 = ((or_ln585_13_fu_4213_p2[0:0] == 1'b1) ? select_ln585_18_fu_4205_p3 : select_ln585_17_fu_4197_p3);

assign select_ln585_1_fu_3107_p3 = ((or_ln585_fu_3102_p2[0:0] == 1'b1) ? 32'd0 : select_ln603_12_fu_3086_p3);

assign select_ln585_2_fu_6370_p3 = ((and_ln603_5_fu_6346_p2[0:0] == 1'b1) ? shl_ln604_5_fu_6292_p2 : trunc_ln586_9_fu_6288_p1);

assign select_ln585_3_fu_6384_p3 = ((and_ln582_5_fu_6304_p2[0:0] == 1'b1) ? trunc_ln583_5_fu_6248_p1 : 32'd0);

assign select_ln585_4_fu_6392_p3 = ((or_ln585_1_fu_6364_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_2_fu_6370_p3);

assign select_ln585_5_fu_6406_p3 = ((or_ln585_3_fu_6400_p2[0:0] == 1'b1) ? select_ln585_4_fu_6392_p3 : select_ln585_3_fu_6384_p3);

assign select_ln585_6_fu_2409_p3 = ((and_ln585_12_fu_2403_p2[0:0] == 1'b1) ? trunc_ln586_11_fu_2361_p1 : select_ln582_1_fu_2377_p3);

assign select_ln585_7_fu_2553_p3 = ((or_ln585_4_fu_2548_p2[0:0] == 1'b1) ? 32'd0 : select_ln603_13_fu_2532_p3);

assign select_ln585_8_fu_6667_p3 = ((and_ln603_9_fu_6643_p2[0:0] == 1'b1) ? shl_ln604_7_fu_6589_p2 : trunc_ln586_16_fu_6585_p1);

assign select_ln585_9_fu_6681_p3 = ((and_ln582_9_fu_6601_p2[0:0] == 1'b1) ? trunc_ln583_9_fu_6545_p1 : 32'd0);

assign select_ln585_fu_2890_p3 = ((and_ln585_8_fu_2884_p2[0:0] == 1'b1) ? trunc_ln586_7_fu_2842_p1 : select_ln582_fu_2858_p3);

assign select_ln588_1_fu_2486_p3 = ((tmp_59_fu_2444_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_2_fu_5952_p3 = ((tmp_88_fu_5944_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln588_3_fu_6080_p3 = ((tmp_81_fu_5732_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_4_fu_3685_p3 = ((tmp_118_fu_3677_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln588_5_fu_4291_p3 = ((tmp_111_fu_4249_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_fu_1941_p3 = ((tmp_66_fu_1933_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_10_fu_6112_p3 = ((and_ln585_4_fu_5774_p2[0:0] == 1'b1) ? tmp_90_fu_6096_p3 : tmp_91_fu_6104_p3);

assign select_ln603_11_fu_6120_p3 = ((or_ln603_6_fu_5810_p2[0:0] == 1'b1) ? select_ln603_9_fu_6088_p3 : select_ln603_10_fu_6112_p3);

assign select_ln603_12_fu_3086_p3 = ((and_ln603_4_reg_7157[0:0] == 1'b1) ? shl_ln604_4_fu_3081_p2 : select_ln585_reg_7152);

assign select_ln603_13_fu_2532_p3 = ((and_ln603_6_reg_7070[0:0] == 1'b1) ? shl_ln604_6_fu_2527_p2 : select_ln585_6_reg_7065);

assign select_ln603_14_fu_3698_p3 = ((and_ln603_8_reg_7247[0:0] == 1'b1) ? shl_ln604_9_fu_3693_p2 : select_ln588_4_fu_3685_p3);

assign select_ln603_15_fu_3650_p3 = ((and_ln585_16_fu_3608_p2[0:0] == 1'b1) ? trunc_ln586_14_fu_3574_p1 : trunc_ln583_8_fu_3534_p1);

assign select_ln603_16_fu_3705_p3 = ((or_ln603_15_reg_7252[0:0] == 1'b1) ? select_ln603_14_fu_3698_p3 : select_ln603_15_reg_7257);

assign select_ln603_17_fu_4299_p3 = ((and_ln603_7_reg_7296[0:0] == 1'b1) ? tmp_119_fu_4283_p3 : select_ln588_5_fu_4291_p3);

assign select_ln603_18_fu_3945_p3 = ((and_ln585_14_fu_3887_p2[0:0] == 1'b1) ? tmp_120_fu_3929_p3 : tmp_121_fu_3937_p3);

assign select_ln603_19_fu_4306_p3 = ((or_ln603_12_reg_7301[0:0] == 1'b1) ? select_ln603_17_fu_4299_p3 : select_ln603_18_reg_7307);

assign select_ln603_1_fu_1906_p3 = ((and_ln585_2_fu_1864_p2[0:0] == 1'b1) ? trunc_ln586_2_fu_1830_p1 : trunc_ln583_1_fu_1790_p1);

assign select_ln603_2_fu_1961_p3 = ((or_ln603_3_reg_6975[0:0] == 1'b1) ? select_ln603_fu_1954_p3 : select_ln603_1_reg_6980);

assign select_ln603_3_fu_2494_p3 = ((and_ln603_reg_7024[0:0] == 1'b1) ? tmp_67_fu_2478_p3 : select_ln588_1_fu_2486_p3);

assign select_ln603_4_fu_2209_p3 = ((and_ln585_fu_2151_p2[0:0] == 1'b1) ? tmp_68_fu_2193_p3 : tmp_69_fu_2201_p3);

assign select_ln603_5_fu_2501_p3 = ((or_ln603_reg_7029[0:0] == 1'b1) ? select_ln603_3_fu_2494_p3 : select_ln603_4_reg_7035);

assign select_ln603_6_fu_6030_p3 = ((and_ln603_3_fu_6024_p2[0:0] == 1'b1) ? shl_ln604_3_fu_5960_p2 : select_ln588_2_fu_5952_p3);

assign select_ln603_7_fu_6044_p3 = ((and_ln585_6_fu_5994_p2[0:0] == 1'b1) ? trunc_ln586_5_fu_5937_p1 : trunc_ln583_3_fu_5897_p1);

assign select_ln603_8_fu_6058_p3 = ((or_ln603_9_fu_6038_p2[0:0] == 1'b1) ? select_ln603_6_fu_6030_p3 : select_ln603_7_fu_6044_p3);

assign select_ln603_9_fu_6088_p3 = ((and_ln603_2_fu_5804_p2[0:0] == 1'b1) ? tmp_89_fu_6072_p3 : select_ln588_3_fu_6080_p3);

assign select_ln603_fu_1954_p3 = ((and_ln603_1_reg_6970[0:0] == 1'b1) ? shl_ln604_2_fu_1949_p2 : select_ln588_fu_1941_p3);

assign select_ln935_2_fu_1662_p3 = ((grp_fu_345_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_3_fu_1658_p1);

assign select_ln935_3_fu_1366_p3 = ((grp_fu_339_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_5_fu_1362_p1);

assign select_ln935_4_fu_4945_p3 = ((icmp_ln935_2_fu_4668_p2[0:0] == 1'b1) ? bitcast_ln744_2_fu_4941_p1 : 32'd0);

assign select_ln935_5_fu_5242_p3 = ((grp_fu_345_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_4_fu_5238_p1);

assign select_ln935_6_fu_5523_p3 = ((grp_fu_339_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_6_fu_5519_p1);

assign select_ln935_7_fu_1079_p3 = ((icmp_ln935_7_reg_6831[0:0] == 1'b1) ? bitcast_ln744_7_fu_1075_p1 : 32'd0);

assign select_ln935_8_fu_3415_p3 = ((icmp_ln935_8_reg_7167[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_8_fu_3411_p1);

assign select_ln935_9_fu_3071_p3 = ((icmp_ln935_9_reg_7079[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_9_fu_3067_p1);

assign select_ln935_fu_787_p3 = ((icmp_ln935_reg_6780[0:0] == 1'b1) ? bitcast_ln744_fu_783_p1 : 32'd0);

assign select_ln943_10_fu_3025_p3 = ((p_Result_114_fu_3017_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_3_fu_1617_p3 = ((p_Result_39_reg_6912[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_4_fu_1321_p3 = ((p_Result_47_reg_6882[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_5_fu_4894_p3 = ((p_Result_56_fu_4886_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_6_fu_5191_p3 = ((p_Result_62_fu_5183_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_7_fu_5472_p3 = ((p_Result_70_fu_5464_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_8_fu_1033_p3 = ((p_Result_100_fu_1025_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_9_fu_3369_p3 = ((p_Result_106_fu_3361_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_741_p3 = ((p_Result_s_fu_733_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_10_fu_2957_p3 = ((icmp_ln946_10_reg_7106[0:0] == 1'b1) ? icmp_ln949_10_reg_7111 : p_Result_175_reg_7116);

assign select_ln946_3_fu_1526_p3 = ((icmp_ln946_3_fu_1422_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_1466_p2 : p_Result_146_fu_1486_p3);

assign select_ln946_4_fu_1238_p3 = ((icmp_ln946_4_fu_1134_p2[0:0] == 1'b1) ? icmp_ln949_4_fu_1178_p2 : p_Result_153_fu_1198_p3);

assign select_ln946_5_fu_4822_p3 = ((icmp_ln946_5_fu_4718_p2[0:0] == 1'b1) ? icmp_ln949_5_fu_4762_p2 : p_Result_185_fu_4782_p3);

assign select_ln946_6_fu_5119_p3 = ((icmp_ln946_6_fu_5015_p2[0:0] == 1'b1) ? icmp_ln949_6_fu_5059_p2 : p_Result_190_fu_5079_p3);

assign select_ln946_7_fu_5400_p3 = ((icmp_ln946_7_fu_5296_p2[0:0] == 1'b1) ? icmp_ln949_7_fu_5340_p2 : p_Result_197_fu_5360_p3);

assign select_ln946_8_fu_942_p3 = ((icmp_ln946_8_fu_858_p2[0:0] == 1'b1) ? icmp_ln949_8_fu_902_p2 : p_Result_163_fu_922_p3);

assign select_ln946_9_fu_3301_p3 = ((icmp_ln946_9_reg_7194[0:0] == 1'b1) ? icmp_ln949_9_reg_7199 : p_Result_168_reg_7204);

assign select_ln946_fu_585_p3 = ((icmp_ln946_fu_501_p2[0:0] == 1'b1) ? icmp_ln949_fu_545_p2 : p_Result_141_fu_565_p3);

assign select_ln958_11_fu_4846_p3 = ((icmp_ln958_3_fu_4790_p2[0:0] == 1'b1) ? select_ln946_5_fu_4822_p3 : and_ln949_11_fu_4796_p2);

assign select_ln958_13_fu_5143_p3 = ((icmp_ln958_5_fu_5087_p2[0:0] == 1'b1) ? select_ln946_6_fu_5119_p3 : and_ln949_12_fu_5093_p2);

assign select_ln958_15_fu_5424_p3 = ((icmp_ln958_7_fu_5368_p2[0:0] == 1'b1) ? select_ln946_7_fu_5400_p3 : and_ln949_13_fu_5374_p2);

assign select_ln958_17_fu_950_p3 = ((icmp_ln958_8_fu_930_p2[0:0] == 1'b1) ? select_ln946_8_fu_942_p3 : and_ln949_16_fu_936_p2);

assign select_ln958_19_fu_3321_p3 = ((icmp_ln958_9_fu_3273_p2[0:0] == 1'b1) ? select_ln946_9_fu_3301_p3 : and_ln949_18_fu_3278_p2);

assign select_ln958_21_fu_2977_p3 = ((icmp_ln958_10_fu_2929_p2[0:0] == 1'b1) ? select_ln946_10_fu_2957_p3 : and_ln949_19_fu_2934_p2);

assign select_ln958_7_fu_1550_p3 = ((icmp_ln958_4_fu_1494_p2[0:0] == 1'b1) ? select_ln946_3_fu_1526_p3 : and_ln949_7_fu_1500_p2);

assign select_ln958_9_fu_1262_p3 = ((icmp_ln958_6_fu_1206_p2[0:0] == 1'b1) ? select_ln946_4_fu_1238_p3 : and_ln949_10_fu_1212_p2);

assign select_ln958_fu_593_p3 = ((icmp_ln958_fu_573_p2[0:0] == 1'b1) ? select_ln946_fu_585_p3 : and_ln949_6_fu_579_p2);

assign sext_ln581_10_fu_4422_p1 = sh_amt_10_fu_4414_p3;

assign sext_ln581_11_fu_4051_p1 = sh_amt_11_fu_4043_p3;

assign sext_ln581_1_fu_5678_p1 = sh_amt_2_fu_5670_p3;

assign sext_ln581_2_fu_1926_p1 = sh_amt_1_reg_6955;

assign sext_ln581_3_fu_5887_p1 = sh_amt_3_fu_5879_p3;

assign sext_ln581_4_fu_3078_p1 = sh_amt_4_reg_7132;

assign sext_ln581_5_fu_6238_p1 = sh_amt_5_fu_6230_p3;

assign sext_ln581_6_fu_2524_p1 = sh_amt_6_reg_7045;

assign sext_ln581_7_fu_6535_p1 = sh_amt_9_fu_6527_p3;

assign sext_ln581_8_fu_4239_p1 = sh_amt_7_reg_7281;

assign sext_ln581_9_fu_3670_p1 = sh_amt_8_reg_7232;

assign sext_ln581_fu_2435_p1 = sh_amt_reg_7009;

assign sh_amt_10_fu_4414_p3 = ((icmp_ln581_10_fu_4396_p2[0:0] == 1'b1) ? add_ln581_10_fu_4402_p2 : sub_ln581_10_fu_4408_p2);

assign sh_amt_11_fu_4043_p3 = ((icmp_ln581_11_fu_4025_p2[0:0] == 1'b1) ? add_ln581_11_fu_4031_p2 : sub_ln581_11_fu_4037_p2);

assign sh_amt_1_fu_1776_p3 = ((icmp_ln581_2_fu_1758_p2[0:0] == 1'b1) ? add_ln581_2_fu_1764_p2 : sub_ln581_2_fu_1770_p2);

assign sh_amt_2_fu_5670_p3 = ((icmp_ln581_1_fu_5652_p2[0:0] == 1'b1) ? add_ln581_1_fu_5658_p2 : sub_ln581_1_fu_5664_p2);

assign sh_amt_3_fu_5879_p3 = ((icmp_ln581_3_fu_5861_p2[0:0] == 1'b1) ? add_ln581_3_fu_5867_p2 : sub_ln581_3_fu_5873_p2);

assign sh_amt_4_fu_2788_p3 = ((icmp_ln581_4_fu_2770_p2[0:0] == 1'b1) ? add_ln581_4_fu_2776_p2 : sub_ln581_4_fu_2782_p2);

assign sh_amt_5_fu_6230_p3 = ((icmp_ln581_5_fu_6212_p2[0:0] == 1'b1) ? add_ln581_5_fu_6218_p2 : sub_ln581_5_fu_6224_p2);

assign sh_amt_6_fu_2307_p3 = ((icmp_ln581_6_fu_2289_p2[0:0] == 1'b1) ? add_ln581_6_fu_2295_p2 : sub_ln581_6_fu_2301_p2);

assign sh_amt_7_fu_3819_p3 = ((icmp_ln581_8_fu_3801_p2[0:0] == 1'b1) ? add_ln581_8_fu_3807_p2 : sub_ln581_8_fu_3813_p2);

assign sh_amt_8_fu_3520_p3 = ((icmp_ln581_9_fu_3502_p2[0:0] == 1'b1) ? add_ln581_9_fu_3508_p2 : sub_ln581_9_fu_3514_p2);

assign sh_amt_9_fu_6527_p3 = ((icmp_ln581_7_fu_6509_p2[0:0] == 1'b1) ? add_ln581_7_fu_6515_p2 : sub_ln581_7_fu_6521_p2);

assign sh_amt_fu_2083_p3 = ((icmp_ln581_fu_2065_p2[0:0] == 1'b1) ? add_ln581_fu_2071_p2 : sub_ln581_fu_2077_p2);

assign shl_ln2_fu_4613_p3 = {{tmp_37_fu_4604_p4}, {4'd0}};

assign shl_ln3_fu_628_p3 = {{add_ln66_2_fu_622_p2}, {4'd0}};

assign shl_ln46_1_fu_397_p3 = {{trunc_ln46_fu_393_p1}, {4'd0}};

assign shl_ln604_10_fu_4476_p2 = trunc_ln583_10_fu_4432_p1 << sext_ln581_10_fu_4422_p1;

assign shl_ln604_11_fu_4105_p2 = trunc_ln583_11_fu_4061_p1 << sext_ln581_11_fu_4051_p1;

assign shl_ln604_1_fu_5740_p2 = trunc_ln583_2_fu_5688_p1 << sext_ln581_1_fu_5678_p1;

assign shl_ln604_2_fu_1949_p2 = trunc_ln583_1_reg_6960 << sext_ln581_2_fu_1926_p1;

assign shl_ln604_3_fu_5960_p2 = trunc_ln583_3_fu_5897_p1 << sext_ln581_3_fu_5887_p1;

assign shl_ln604_4_fu_3081_p2 = trunc_ln583_4_reg_7137 << sext_ln581_4_fu_3078_p1;

assign shl_ln604_5_fu_6292_p2 = trunc_ln583_5_fu_6248_p1 << sext_ln581_5_fu_6238_p1;

assign shl_ln604_6_fu_2527_p2 = trunc_ln583_6_reg_7050 << sext_ln581_6_fu_2524_p1;

assign shl_ln604_7_fu_6589_p2 = trunc_ln583_9_fu_6545_p1 << sext_ln581_7_fu_6535_p1;

assign shl_ln604_8_fu_4257_p2 = trunc_ln583_7_fu_4242_p1 << sext_ln581_8_fu_4239_p1;

assign shl_ln604_9_fu_3693_p2 = trunc_ln583_8_reg_7237 << sext_ln581_9_fu_3670_p1;

assign shl_ln604_fu_2452_p2 = trunc_ln583_fu_2438_p1 << sext_ln581_fu_2435_p1;

assign shl_ln949_10_fu_2662_p2 = 32'd1 << lsb_index_10_fu_2620_p2;

assign shl_ln949_3_fu_4744_p2 = 32'd1 << lsb_index_5_fu_4702_p2;

assign shl_ln949_4_fu_1448_p2 = 32'd1 << lsb_index_3_fu_1406_p2;

assign shl_ln949_5_fu_5041_p2 = 32'd1 << lsb_index_6_fu_4999_p2;

assign shl_ln949_6_fu_1160_p2 = 32'd1 << lsb_index_4_fu_1118_p2;

assign shl_ln949_7_fu_5322_p2 = 32'd1 << lsb_index_7_fu_5280_p2;

assign shl_ln949_8_fu_884_p2 = 32'd1 << lsb_index_8_fu_842_p2;

assign shl_ln949_9_fu_3216_p2 = 32'd1 << lsb_index_9_fu_3174_p2;

assign shl_ln949_fu_527_p2 = 32'd1 << lsb_index_fu_485_p2;

assign shl_ln959_10_fu_2951_p2 = zext_ln959_20_fu_2939_p1 << zext_ln959_21_fu_2947_p1;

assign shl_ln959_3_fu_4816_p2 = zext_ln959_6_fu_4802_p1 << zext_ln959_7_fu_4812_p1;

assign shl_ln959_4_fu_1520_p2 = zext_ln959_8_fu_1506_p1 << zext_ln959_9_fu_1516_p1;

assign shl_ln959_5_fu_5113_p2 = zext_ln959_10_fu_5099_p1 << zext_ln959_11_fu_5109_p1;

assign shl_ln959_6_fu_1232_p2 = zext_ln959_12_fu_1218_p1 << zext_ln959_13_fu_1228_p1;

assign shl_ln959_7_fu_5394_p2 = zext_ln959_14_fu_5380_p1 << zext_ln959_15_fu_5390_p1;

assign shl_ln959_8_fu_974_p2 = zext_ln959_16_fu_962_p1 << zext_ln959_17_fu_970_p1;

assign shl_ln959_9_fu_3295_p2 = zext_ln959_18_fu_3283_p1 << zext_ln959_19_fu_3291_p1;

assign shl_ln959_fu_682_p2 = zext_ln959_fu_670_p1 << zext_ln959_5_fu_678_p1;

assign shl_ln_fu_375_p3 = {{i_2_reg_6717}, {13'd0}};

assign sub_ln581_10_fu_4408_p2 = (12'd20 - F2_10_fu_4390_p2);

assign sub_ln581_11_fu_4037_p2 = (12'd20 - F2_11_fu_4019_p2);

assign sub_ln581_1_fu_5664_p2 = (12'd20 - F2_2_fu_5646_p2);

assign sub_ln581_2_fu_1770_p2 = (12'd20 - F2_1_fu_1752_p2);

assign sub_ln581_3_fu_5873_p2 = (12'd20 - F2_3_fu_5855_p2);

assign sub_ln581_4_fu_2782_p2 = (12'd20 - F2_4_fu_2764_p2);

assign sub_ln581_5_fu_6224_p2 = (12'd20 - F2_5_fu_6206_p2);

assign sub_ln581_6_fu_2301_p2 = (12'd20 - F2_6_fu_2283_p2);

assign sub_ln581_7_fu_6521_p2 = (12'd20 - F2_9_fu_6503_p2);

assign sub_ln581_8_fu_3813_p2 = (12'd20 - F2_7_fu_3795_p2);

assign sub_ln581_9_fu_3514_p2 = (12'd20 - F2_8_fu_3496_p2);

assign sub_ln581_fu_2077_p2 = (12'd20 - F2_fu_2059_p2);

assign sub_ln66_fu_609_p2 = (num_points_load_reg_6732 - zext_ln66_fu_605_p1);

assign sub_ln944_10_fu_2614_p2 = (32'd32 - l_10_fu_2606_p3);

assign sub_ln944_3_fu_4696_p2 = (32'd32 - l_3_fu_4688_p3);

assign sub_ln944_4_fu_1400_p2 = (32'd32 - l_4_fu_1392_p3);

assign sub_ln944_5_fu_4993_p2 = (32'd32 - l_5_fu_4985_p3);

assign sub_ln944_6_fu_1112_p2 = (32'd32 - l_6_fu_1104_p3);

assign sub_ln944_7_fu_5274_p2 = (32'd32 - l_7_fu_5266_p3);

assign sub_ln944_8_fu_836_p2 = (32'd32 - l_8_fu_828_p3);

assign sub_ln944_9_fu_3168_p2 = (32'd32 - l_9_fu_3160_p3);

assign sub_ln944_fu_479_p2 = (32'd32 - l_fu_471_p3);

assign sub_ln947_10_fu_2646_p2 = ($signed(6'd57) - $signed(trunc_ln947_10_fu_2642_p1));

assign sub_ln947_3_fu_1432_p2 = ($signed(6'd57) - $signed(trunc_ln947_3_fu_1428_p1));

assign sub_ln947_4_fu_1144_p2 = ($signed(6'd57) - $signed(trunc_ln947_4_fu_1140_p1));

assign sub_ln947_5_fu_4728_p2 = ($signed(6'd57) - $signed(trunc_ln947_5_fu_4724_p1));

assign sub_ln947_6_fu_5025_p2 = ($signed(6'd57) - $signed(trunc_ln947_6_fu_5021_p1));

assign sub_ln947_7_fu_5306_p2 = ($signed(6'd57) - $signed(trunc_ln947_7_fu_5302_p1));

assign sub_ln947_8_fu_868_p2 = ($signed(6'd57) - $signed(trunc_ln947_8_fu_864_p1));

assign sub_ln947_9_fu_3200_p2 = ($signed(6'd57) - $signed(trunc_ln947_9_fu_3196_p1));

assign sub_ln947_fu_511_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_507_p1));

assign sub_ln959_10_fu_2942_p2 = (32'd25 - sub_ln944_10_reg_7094);

assign sub_ln959_3_fu_4806_p2 = (32'd25 - sub_ln944_3_fu_4696_p2);

assign sub_ln959_4_fu_1510_p2 = (32'd25 - sub_ln944_4_fu_1400_p2);

assign sub_ln959_5_fu_5103_p2 = (32'd25 - sub_ln944_5_fu_4993_p2);

assign sub_ln959_6_fu_1222_p2 = (32'd25 - sub_ln944_6_fu_1112_p2);

assign sub_ln959_7_fu_5384_p2 = (32'd25 - sub_ln944_7_fu_5274_p2);

assign sub_ln959_8_fu_965_p2 = (32'd25 - sub_ln944_8_reg_6846);

assign sub_ln959_9_fu_3286_p2 = (32'd25 - sub_ln944_9_reg_7182);

assign sub_ln959_fu_673_p2 = (32'd25 - sub_ln944_reg_6795);

assign sub_ln964_10_fu_3033_p2 = (8'd12 - trunc_ln943_10_reg_7122);

assign sub_ln964_3_fu_4906_p2 = (8'd12 - trunc_ln943_5_fu_4902_p1);

assign sub_ln964_4_fu_1624_p2 = (8'd12 - trunc_ln943_3_reg_6917);

assign sub_ln964_5_fu_5203_p2 = (8'd12 - trunc_ln943_6_fu_5199_p1);

assign sub_ln964_6_fu_1328_p2 = (8'd12 - trunc_ln943_4_reg_6887);

assign sub_ln964_7_fu_5484_p2 = (8'd12 - trunc_ln943_7_fu_5480_p1);

assign sub_ln964_8_fu_1041_p2 = (8'd12 - trunc_ln943_8_reg_6862);

assign sub_ln964_9_fu_3377_p2 = (8'd12 - trunc_ln943_9_reg_7210);

assign sub_ln964_fu_749_p2 = (8'd12 - trunc_ln943_reg_6811);

assign tmp_102_fu_848_p4 = {{lsb_index_8_fu_842_p2[31:1]}};

assign tmp_103_fu_908_p3 = lsb_index_8_fu_842_p2[32'd31];

assign tmp_106_fu_3180_p4 = {{lsb_index_9_fu_3174_p2[31:1]}};

assign tmp_107_fu_3260_p3 = lsb_index_9_reg_7188[32'd31];

assign tmp_10_i_fu_4918_p3 = {{p_Result_183_reg_7327}, {add_ln964_3_fu_4912_p2}};

assign tmp_110_fu_3839_p4 = {{sh_amt_7_fu_3819_p3[11:5]}};

assign tmp_111_fu_4249_p3 = bitcast_ln702_11_fu_4245_p1[32'd31];

assign tmp_113_fu_2626_p4 = {{lsb_index_10_fu_2620_p2[31:1]}};

assign tmp_114_fu_2916_p3 = lsb_index_10_reg_7100[32'd31];

assign tmp_117_fu_3544_p4 = {{sh_amt_8_fu_3520_p3[11:5]}};

assign tmp_118_fu_3677_p3 = bitcast_ln702_13_fu_3673_p1[32'd31];

assign tmp_119_fu_4283_p3 = shl_ln604_8_fu_4257_p2[32'd31];

assign tmp_11_i_fu_1635_p3 = {{p_Result_144_reg_6902}, {add_ln964_4_fu_1629_p2}};

assign tmp_120_fu_3929_p3 = ashr_ln586_8_fu_3863_p2[32'd31];

assign tmp_121_fu_3937_p3 = man_V_23_fu_3781_p3[32'd31];

assign tmp_123_fu_6555_p4 = {{sh_amt_9_fu_6527_p3[11:5]}};

assign tmp_125_fu_4442_p4 = {{sh_amt_10_fu_4414_p3[11:5]}};

assign tmp_126_fu_3711_p3 = select_ln603_16_fu_3705_p3[32'd31];

assign tmp_128_fu_4071_p4 = {{sh_amt_11_fu_4043_p3[11:5]}};

assign tmp_12_i_fu_5215_p3 = {{p_Result_188_reg_7349}, {add_ln964_5_fu_5209_p2}};

assign tmp_17_i_fu_1339_p3 = {{p_Result_151_reg_6872}, {add_ln964_6_fu_1333_p2}};

assign tmp_18_i_fu_5496_p3 = {{p_Result_195_reg_7360}, {add_ln964_7_fu_5490_p2}};

assign tmp_30_i_fu_1052_p3 = {{p_Result_161_reg_6836}, {add_ln964_8_fu_1046_p2}};

assign tmp_31_i_fu_3388_p3 = {{p_Result_166_reg_7172}, {add_ln964_9_fu_3382_p2}};

assign tmp_34_i_fu_3044_p3 = {{p_Result_173_reg_7084}, {add_ln964_10_fu_3038_p2}};

assign tmp_37_fu_4604_p4 = {{num_points_load_reg_6732[12:1]}};

assign tmp_38_fu_4645_p3 = {{lshr_ln2_fu_4626_p4}, {trunc_ln_fu_4636_p4}};

assign tmp_39_fu_657_p3 = {{lshr_ln3_fu_641_p4}, {add_ln66_3_fu_651_p2}};

assign tmp_51_fu_551_p3 = lsb_index_fu_485_p2[32'd31];

assign tmp_54_fu_1412_p4 = {{lsb_index_3_fu_1406_p2[31:1]}};

assign tmp_55_fu_1472_p3 = lsb_index_3_fu_1406_p2[32'd31];

assign tmp_58_fu_2103_p4 = {{sh_amt_fu_2083_p3[11:5]}};

assign tmp_59_fu_2444_p3 = bitcast_ln702_fu_2441_p1[32'd31];

assign tmp_61_fu_1124_p4 = {{lsb_index_4_fu_1118_p2[31:1]}};

assign tmp_62_fu_1184_p3 = lsb_index_4_fu_1118_p2[32'd31];

assign tmp_65_fu_1800_p4 = {{sh_amt_1_fu_1776_p3[11:5]}};

assign tmp_66_fu_1933_p3 = bitcast_ln702_4_fu_1929_p1[32'd31];

assign tmp_67_fu_2478_p3 = shl_ln604_fu_2452_p2[32'd31];

assign tmp_68_fu_2193_p3 = ashr_ln586_fu_2127_p2[32'd31];

assign tmp_69_fu_2201_p3 = man_V_2_fu_2045_p3[32'd31];

assign tmp_72_fu_4708_p4 = {{lsb_index_5_fu_4702_p2[31:1]}};

assign tmp_73_fu_4768_p3 = lsb_index_5_fu_4702_p2[32'd31];

assign tmp_76_fu_5005_p4 = {{lsb_index_6_fu_4999_p2[31:1]}};

assign tmp_77_fu_5065_p3 = lsb_index_6_fu_4999_p2[32'd31];

assign tmp_80_fu_5698_p4 = {{sh_amt_2_fu_5670_p3[11:5]}};

assign tmp_81_fu_5732_p3 = bitcast_ln702_1_fu_5728_p1[32'd31];

assign tmp_83_fu_5286_p4 = {{lsb_index_7_fu_5280_p2[31:1]}};

assign tmp_84_fu_5346_p3 = lsb_index_7_fu_5280_p2[32'd31];

assign tmp_87_fu_5907_p4 = {{sh_amt_3_fu_5879_p3[11:5]}};

assign tmp_88_fu_5944_p3 = bitcast_ln702_5_fu_5941_p1[32'd31];

assign tmp_89_fu_6072_p3 = shl_ln604_1_fu_5740_p2[32'd31];

assign tmp_90_fu_6096_p3 = ashr_ln586_1_fu_5722_p2[32'd31];

assign tmp_91_fu_6104_p3 = man_V_8_fu_5639_p3[32'd31];

assign tmp_93_fu_2812_p4 = {{sh_amt_4_fu_2788_p3[11:5]}};

assign tmp_94_fu_1967_p3 = select_ln603_2_fu_1961_p3[32'd31];

assign tmp_96_fu_6258_p4 = {{sh_amt_5_fu_6230_p3[11:5]}};

assign tmp_97_fu_6420_p3 = select_ln603_8_reg_7451[32'd31];

assign tmp_99_fu_2331_p4 = {{sh_amt_6_fu_2307_p3[11:5]}};

assign tmp_9_i_fu_760_p3 = {{p_Result_139_reg_6785}, {add_ln964_fu_754_p2}};

assign tmp_V_14_fu_4662_p2 = (32'd0 - z_bits_2_fu_4658_p1);

assign tmp_V_23_fu_804_p2 = (32'd0 - z_bits_1_fu_794_p1);

assign tmp_V_25_fu_3136_p2 = (32'd0 - ap_phi_mux_p_Val2_83_phi_fu_252_p4);

assign tmp_V_28_fu_2582_p2 = (32'd0 - ap_phi_mux_p_Val2_s_phi_fu_243_p4);

assign tmp_V_fu_447_p2 = (32'd0 - z_bits_fu_437_p1);

assign tmp_fu_491_p4 = {{lsb_index_fu_485_p2[31:1]}};

assign tmp_s_fu_424_p3 = {{lshr_ln_fu_410_p4}, {trunc_ln46_1_fu_420_p1}};

assign trunc_ln46_1_fu_420_p1 = ap_phi_mux_j_phi_fu_232_p4[8:0];

assign trunc_ln46_fu_393_p1 = ap_phi_mux_j_phi_fu_232_p4[11:0];

assign trunc_ln555_10_fu_4328_p1 = ireg_6_fu_4324_p1[62:0];

assign trunc_ln555_11_fu_3957_p1 = ireg_7_fu_3953_p1[62:0];

assign trunc_ln555_1_fu_1690_p1 = ireg_1_fu_1686_p1[62:0];

assign trunc_ln555_2_fu_5551_p1 = ireg_8_fu_5547_p1[62:0];

assign trunc_ln555_3_fu_5587_p1 = ireg_9_fu_5583_p1[62:0];

assign trunc_ln555_4_fu_2702_p1 = ireg_2_fu_2698_p1[62:0];

assign trunc_ln555_5_fu_6144_p1 = ireg_10_fu_6140_p1[62:0];

assign trunc_ln555_6_fu_2221_p1 = ireg_3_fu_2217_p1[62:0];

assign trunc_ln555_7_fu_3733_p1 = ireg_4_fu_3729_p1[62:0];

assign trunc_ln555_8_fu_3434_p1 = ireg_5_fu_3430_p1[62:0];

assign trunc_ln555_9_fu_6441_p1 = ireg_11_fu_6437_p1[62:0];

assign trunc_ln555_fu_1997_p1 = ireg_fu_1993_p1[62:0];

assign trunc_ln565_10_fu_4354_p1 = ireg_6_fu_4324_p1[51:0];

assign trunc_ln565_11_fu_3983_p1 = ireg_7_fu_3953_p1[51:0];

assign trunc_ln565_1_fu_1716_p1 = ireg_1_fu_1686_p1[51:0];

assign trunc_ln565_2_fu_5573_p1 = ireg_8_fu_5547_p1[51:0];

assign trunc_ln565_3_fu_5609_p1 = ireg_9_fu_5583_p1[51:0];

assign trunc_ln565_4_fu_2728_p1 = ireg_2_fu_2698_p1[51:0];

assign trunc_ln565_5_fu_6170_p1 = ireg_10_fu_6140_p1[51:0];

assign trunc_ln565_6_fu_2247_p1 = ireg_3_fu_2217_p1[51:0];

assign trunc_ln565_7_fu_3759_p1 = ireg_4_fu_3729_p1[51:0];

assign trunc_ln565_8_fu_3460_p1 = ireg_5_fu_3430_p1[51:0];

assign trunc_ln565_9_fu_6467_p1 = ireg_11_fu_6437_p1[51:0];

assign trunc_ln565_fu_2023_p1 = ireg_fu_1993_p1[51:0];

assign trunc_ln583_10_fu_4432_p1 = man_V_32_fu_4376_p3[31:0];

assign trunc_ln583_11_fu_4061_p1 = man_V_35_fu_4005_p3[31:0];

assign trunc_ln583_1_fu_1790_p1 = man_V_5_fu_1738_p3[31:0];

assign trunc_ln583_2_fu_5688_p1 = man_V_8_fu_5639_p3[31:0];

assign trunc_ln583_3_fu_5897_p1 = man_V_11_fu_5848_p3[31:0];

assign trunc_ln583_4_fu_2802_p1 = man_V_14_fu_2750_p3[31:0];

assign trunc_ln583_5_fu_6248_p1 = man_V_17_fu_6192_p3[31:0];

assign trunc_ln583_6_fu_2321_p1 = man_V_20_fu_2269_p3[31:0];

assign trunc_ln583_7_fu_4242_p1 = man_V_23_reg_7271[31:0];

assign trunc_ln583_8_fu_3534_p1 = man_V_26_fu_3482_p3[31:0];

assign trunc_ln583_9_fu_6545_p1 = man_V_29_fu_6489_p3[31:0];

assign trunc_ln583_fu_2438_p1 = man_V_2_reg_6999[31:0];

assign trunc_ln586_10_fu_2347_p1 = sh_amt_6_fu_2307_p3[5:0];

assign trunc_ln586_11_fu_2361_p1 = ashr_ln586_6_fu_2355_p2[31:0];

assign trunc_ln586_12_fu_3855_p1 = sh_amt_7_fu_3819_p3[5:0];

assign trunc_ln586_13_fu_3560_p1 = sh_amt_8_fu_3520_p3[5:0];

assign trunc_ln586_14_fu_3574_p1 = ashr_ln586_9_fu_3568_p2[31:0];

assign trunc_ln586_15_fu_6571_p1 = sh_amt_9_fu_6527_p3[5:0];

assign trunc_ln586_16_fu_6585_p1 = ashr_ln586_7_fu_6579_p2[31:0];

assign trunc_ln586_17_fu_4458_p1 = sh_amt_10_fu_4414_p3[5:0];

assign trunc_ln586_18_fu_4472_p1 = ashr_ln586_10_fu_4466_p2[31:0];

assign trunc_ln586_19_fu_4087_p1 = sh_amt_11_fu_4043_p3[5:0];

assign trunc_ln586_1_fu_1816_p1 = sh_amt_1_fu_1776_p3[5:0];

assign trunc_ln586_20_fu_4101_p1 = ashr_ln586_11_fu_4095_p2[31:0];

assign trunc_ln586_2_fu_1830_p1 = ashr_ln586_2_fu_1824_p2[31:0];

assign trunc_ln586_3_fu_5714_p1 = sh_amt_2_fu_5670_p3[5:0];

assign trunc_ln586_4_fu_5923_p1 = sh_amt_3_fu_5879_p3[5:0];

assign trunc_ln586_5_fu_5937_p1 = ashr_ln586_3_fu_5931_p2[31:0];

assign trunc_ln586_6_fu_2828_p1 = sh_amt_4_fu_2788_p3[5:0];

assign trunc_ln586_7_fu_2842_p1 = ashr_ln586_4_fu_2836_p2[31:0];

assign trunc_ln586_8_fu_6274_p1 = sh_amt_5_fu_6230_p3[5:0];

assign trunc_ln586_9_fu_6288_p1 = ashr_ln586_5_fu_6282_p2[31:0];

assign trunc_ln586_fu_2119_p1 = sh_amt_fu_2083_p3[5:0];

assign trunc_ln66_1_fu_618_p1 = sub_ln66_fu_609_p2[8:0];

assign trunc_ln66_fu_614_p1 = sub_ln66_fu_609_p2[11:0];

assign trunc_ln943_10_fu_2694_p1 = l_10_fu_2606_p3[7:0];

assign trunc_ln943_3_fu_1594_p1 = l_4_fu_1392_p3[7:0];

assign trunc_ln943_4_fu_1306_p1 = l_6_fu_1104_p3[7:0];

assign trunc_ln943_5_fu_4902_p1 = l_3_fu_4688_p3[7:0];

assign trunc_ln943_6_fu_5199_p1 = l_5_fu_4985_p3[7:0];

assign trunc_ln943_7_fu_5480_p1 = l_7_fu_5266_p3[7:0];

assign trunc_ln943_8_fu_958_p1 = l_8_fu_828_p3[7:0];

assign trunc_ln943_9_fu_3248_p1 = l_9_fu_3160_p3[7:0];

assign trunc_ln943_fu_601_p1 = l_fu_471_p3[7:0];

assign trunc_ln947_10_fu_2642_p1 = sub_ln944_10_fu_2614_p2[5:0];

assign trunc_ln947_3_fu_1428_p1 = sub_ln944_4_fu_1400_p2[5:0];

assign trunc_ln947_4_fu_1140_p1 = sub_ln944_6_fu_1112_p2[5:0];

assign trunc_ln947_5_fu_4724_p1 = sub_ln944_3_fu_4696_p2[5:0];

assign trunc_ln947_6_fu_5021_p1 = sub_ln944_5_fu_4993_p2[5:0];

assign trunc_ln947_7_fu_5302_p1 = sub_ln944_7_fu_5274_p2[5:0];

assign trunc_ln947_8_fu_864_p1 = sub_ln944_8_fu_836_p2[5:0];

assign trunc_ln947_9_fu_3196_p1 = sub_ln944_9_fu_3168_p2[5:0];

assign trunc_ln947_fu_507_p1 = sub_ln944_fu_479_p2[5:0];

assign trunc_ln_fu_4636_p4 = {{num_points_load_reg_6732[9:1]}};

assign xor_ln571_10_fu_4482_p2 = (icmp_ln571_10_fu_4384_p2 ^ 1'd1);

assign xor_ln571_11_fu_4111_p2 = (icmp_ln571_11_fu_4013_p2 ^ 1'd1);

assign xor_ln571_1_fu_1834_p2 = (icmp_ln571_2_fu_1746_p2 ^ 1'd1);

assign xor_ln571_2_fu_5746_p2 = (icmp_ln571_1_reg_7419 ^ 1'd1);

assign xor_ln571_3_fu_5966_p2 = (icmp_ln571_3_reg_7440 ^ 1'd1);

assign xor_ln571_4_fu_2846_p2 = (icmp_ln571_4_fu_2758_p2 ^ 1'd1);

assign xor_ln571_5_fu_6298_p2 = (icmp_ln571_5_fu_6200_p2 ^ 1'd1);

assign xor_ln571_6_fu_2365_p2 = (icmp_ln571_6_fu_2277_p2 ^ 1'd1);

assign xor_ln571_7_fu_4263_p2 = (icmp_ln571_8_reg_7276 ^ 1'd1);

assign xor_ln571_8_fu_3578_p2 = (icmp_ln571_9_fu_3490_p2 ^ 1'd1);

assign xor_ln571_9_fu_6595_p2 = (icmp_ln571_7_fu_6497_p2 ^ 1'd1);

assign xor_ln571_fu_2458_p2 = (icmp_ln571_reg_7004 ^ 1'd1);

assign xor_ln581_10_fu_4524_p2 = (or_ln581_10_fu_4518_p2 ^ 1'd1);

assign xor_ln581_11_fu_4153_p2 = (or_ln581_11_fu_4147_p2 ^ 1'd1);

assign xor_ln581_1_fu_1888_p2 = (or_ln581_1_fu_1882_p2 ^ 1'd1);

assign xor_ln581_2_fu_5798_p2 = (or_ln581_2_fu_5792_p2 ^ 1'd1);

assign xor_ln581_3_fu_6018_p2 = (or_ln581_3_fu_6012_p2 ^ 1'd1);

assign xor_ln581_4_fu_2904_p2 = (or_ln581_4_fu_2898_p2 ^ 1'd1);

assign xor_ln581_5_fu_6340_p2 = (or_ln581_5_fu_6334_p2 ^ 1'd1);

assign xor_ln581_6_fu_2423_p2 = (or_ln581_6_fu_2417_p2 ^ 1'd1);

assign xor_ln581_7_fu_3911_p2 = (or_ln581_7_fu_3905_p2 ^ 1'd1);

assign xor_ln581_8_fu_3632_p2 = (or_ln581_8_fu_3626_p2 ^ 1'd1);

assign xor_ln581_9_fu_6637_p2 = (or_ln581_9_fu_6631_p2 ^ 1'd1);

assign xor_ln581_fu_2175_p2 = (or_ln581_fu_2169_p2 ^ 1'd1);

assign xor_ln582_10_fu_4500_p2 = (or_ln582_10_fu_4494_p2 ^ 1'd1);

assign xor_ln582_11_fu_4129_p2 = (or_ln582_11_fu_4123_p2 ^ 1'd1);

assign xor_ln582_1_fu_1852_p2 = (or_ln582_1_fu_1846_p2 ^ 1'd1);

assign xor_ln582_2_fu_5762_p2 = (or_ln582_2_fu_5757_p2 ^ 1'd1);

assign xor_ln582_3_fu_5982_p2 = (or_ln582_3_fu_5977_p2 ^ 1'd1);

assign xor_ln582_4_fu_2872_p2 = (or_ln582_4_fu_2866_p2 ^ 1'd1);

assign xor_ln582_5_fu_6316_p2 = (or_ln582_5_fu_6310_p2 ^ 1'd1);

assign xor_ln582_6_fu_2391_p2 = (or_ln582_6_fu_2385_p2 ^ 1'd1);

assign xor_ln582_7_fu_3875_p2 = (or_ln582_7_fu_3869_p2 ^ 1'd1);

assign xor_ln582_8_fu_3596_p2 = (or_ln582_8_fu_3590_p2 ^ 1'd1);

assign xor_ln582_9_fu_6613_p2 = (or_ln582_9_fu_6607_p2 ^ 1'd1);

assign xor_ln582_fu_2139_p2 = (or_ln582_fu_2133_p2 ^ 1'd1);

assign xor_ln585_10_fu_4536_p2 = (icmp_ln585_10_fu_4436_p2 ^ 1'd1);

assign xor_ln585_11_fu_4165_p2 = (icmp_ln585_11_fu_4065_p2 ^ 1'd1);

assign xor_ln585_1_fu_1870_p2 = (icmp_ln585_2_fu_1794_p2 ^ 1'd1);

assign xor_ln585_2_fu_5780_p2 = (icmp_ln585_1_fu_5692_p2 ^ 1'd1);

assign xor_ln585_3_fu_6000_p2 = (icmp_ln585_3_fu_5901_p2 ^ 1'd1);

assign xor_ln585_4_fu_3092_p2 = (icmp_ln585_4_reg_7142 ^ 1'd1);

assign xor_ln585_5_fu_6352_p2 = (icmp_ln585_5_fu_6252_p2 ^ 1'd1);

assign xor_ln585_6_fu_2538_p2 = (icmp_ln585_6_reg_7055 ^ 1'd1);

assign xor_ln585_7_fu_3893_p2 = (icmp_ln585_8_fu_3833_p2 ^ 1'd1);

assign xor_ln585_8_fu_3614_p2 = (icmp_ln585_9_fu_3538_p2 ^ 1'd1);

assign xor_ln585_9_fu_6649_p2 = (icmp_ln585_7_fu_6549_p2 ^ 1'd1);

assign xor_ln585_fu_2157_p2 = (icmp_ln585_fu_2097_p2 ^ 1'd1);

assign xor_ln949_10_fu_2923_p2 = (tmp_114_fu_2916_p3 ^ 1'd1);

assign xor_ln949_3_fu_1480_p2 = (tmp_55_fu_1472_p3 ^ 1'd1);

assign xor_ln949_4_fu_1192_p2 = (tmp_62_fu_1184_p3 ^ 1'd1);

assign xor_ln949_5_fu_4776_p2 = (tmp_73_fu_4768_p3 ^ 1'd1);

assign xor_ln949_6_fu_5073_p2 = (tmp_77_fu_5065_p3 ^ 1'd1);

assign xor_ln949_7_fu_5354_p2 = (tmp_84_fu_5346_p3 ^ 1'd1);

assign xor_ln949_8_fu_916_p2 = (tmp_103_fu_908_p3 ^ 1'd1);

assign xor_ln949_9_fu_3267_p2 = (tmp_107_fu_3260_p3 ^ 1'd1);

assign xor_ln949_fu_559_p2 = (tmp_51_fu_551_p3 ^ 1'd1);

assign z_bits_1_fu_794_p1 = points_q0[31:0];

assign z_bits_2_fu_4658_p1 = points_q0[31:0];

assign z_bits_fu_437_p1 = points_q0[31:0];

assign zext_ln368_1_fu_5531_p1 = p_Result_187_reg_7371;

assign zext_ln368_2_fu_1598_p1 = p_Result_150_reg_6892;

assign zext_ln368_3_fu_5539_p1 = p_Result_194_reg_7344;

assign zext_ln368_4_fu_3422_p1 = p_Result_165_reg_6994;

assign zext_ln368_5_fu_3252_p1 = p_Result_172_reg_6944;

assign zext_ln368_fu_1670_p1 = p_Result_143_reg_6928;

assign zext_ln455_10_fu_4350_p1 = exp_tmp_10_fu_4340_p4;

assign zext_ln455_11_fu_3979_p1 = exp_tmp_11_fu_3969_p4;

assign zext_ln455_1_fu_5619_p1 = exp_tmp_1_reg_7409;

assign zext_ln455_2_fu_1712_p1 = exp_tmp_2_fu_1702_p4;

assign zext_ln455_3_fu_5828_p1 = exp_tmp_3_reg_7430;

assign zext_ln455_4_fu_2724_p1 = exp_tmp_4_fu_2714_p4;

assign zext_ln455_5_fu_6166_p1 = exp_tmp_5_fu_6156_p4;

assign zext_ln455_6_fu_2243_p1 = exp_tmp_6_fu_2233_p4;

assign zext_ln455_7_fu_6463_p1 = exp_tmp_7_fu_6453_p4;

assign zext_ln455_8_fu_3755_p1 = exp_tmp_8_fu_3745_p4;

assign zext_ln455_9_fu_3456_p1 = exp_tmp_9_fu_3446_p4;

assign zext_ln455_fu_2019_p1 = exp_tmp_fu_2009_p4;

assign zext_ln46_fu_432_p1 = tmp_s_fu_424_p3;

assign zext_ln569_10_fu_4366_p1 = p_Result_180_fu_4358_p3;

assign zext_ln569_11_fu_3995_p1 = p_Result_182_fu_3987_p3;

assign zext_ln569_1_fu_5629_p1 = p_Result_193_fu_5622_p3;

assign zext_ln569_2_fu_1728_p1 = p_Result_156_fu_1720_p3;

assign zext_ln569_3_fu_5838_p1 = p_Result_200_fu_5831_p3;

assign zext_ln569_4_fu_2740_p1 = p_Result_158_fu_2732_p3;

assign zext_ln569_5_fu_6182_p1 = p_Result_202_fu_6174_p3;

assign zext_ln569_6_fu_2259_p1 = p_Result_160_fu_2251_p3;

assign zext_ln569_7_fu_6479_p1 = p_Result_204_fu_6471_p3;

assign zext_ln569_8_fu_3771_p1 = p_Result_171_fu_3763_p3;

assign zext_ln569_9_fu_3472_p1 = p_Result_178_fu_3464_p3;

assign zext_ln569_fu_2035_p1 = p_Result_149_fu_2027_p3;

assign zext_ln56_fu_2519_p1 = j_reg_228;

assign zext_ln586_10_fu_4462_p1 = trunc_ln586_17_fu_4458_p1;

assign zext_ln586_11_fu_4091_p1 = trunc_ln586_19_fu_4087_p1;

assign zext_ln586_1_fu_5718_p1 = trunc_ln586_3_fu_5714_p1;

assign zext_ln586_2_fu_1820_p1 = trunc_ln586_1_fu_1816_p1;

assign zext_ln586_3_fu_5927_p1 = trunc_ln586_4_fu_5923_p1;

assign zext_ln586_4_fu_2832_p1 = trunc_ln586_6_fu_2828_p1;

assign zext_ln586_5_fu_6278_p1 = trunc_ln586_8_fu_6274_p1;

assign zext_ln586_6_fu_2351_p1 = trunc_ln586_10_fu_2347_p1;

assign zext_ln586_7_fu_6575_p1 = trunc_ln586_15_fu_6571_p1;

assign zext_ln586_8_fu_3859_p1 = trunc_ln586_12_fu_3855_p1;

assign zext_ln586_9_fu_3564_p1 = trunc_ln586_13_fu_3560_p1;

assign zext_ln586_fu_2123_p1 = trunc_ln586_fu_2119_p1;

assign zext_ln66_1_fu_665_p1 = tmp_39_fu_657_p3;

assign zext_ln66_fu_605_p1 = j_reg_228;

assign zext_ln89_fu_4653_p1 = tmp_38_fu_4645_p3;

assign zext_ln947_10_fu_2652_p1 = sub_ln947_10_fu_2646_p2;

assign zext_ln947_3_fu_1438_p1 = sub_ln947_3_fu_1432_p2;

assign zext_ln947_4_fu_1150_p1 = sub_ln947_4_fu_1144_p2;

assign zext_ln947_5_fu_4734_p1 = sub_ln947_5_fu_4728_p2;

assign zext_ln947_6_fu_5031_p1 = sub_ln947_6_fu_5025_p2;

assign zext_ln947_7_fu_5312_p1 = sub_ln947_7_fu_5306_p2;

assign zext_ln947_8_fu_874_p1 = sub_ln947_8_fu_868_p2;

assign zext_ln947_9_fu_3206_p1 = sub_ln947_9_fu_3200_p2;

assign zext_ln947_fu_517_p1 = sub_ln947_fu_511_p2;

assign zext_ln958_10_fu_2967_p1 = add_ln958_10_fu_2962_p2;

assign zext_ln958_3_fu_1540_p1 = add_ln958_4_fu_1534_p2;

assign zext_ln958_4_fu_1252_p1 = add_ln958_6_fu_1246_p2;

assign zext_ln958_5_fu_4836_p1 = add_ln958_3_fu_4830_p2;

assign zext_ln958_6_fu_5133_p1 = add_ln958_5_fu_5127_p2;

assign zext_ln958_7_fu_5414_p1 = add_ln958_7_fu_5408_p2;

assign zext_ln958_8_fu_985_p1 = add_ln958_8_fu_980_p2;

assign zext_ln958_9_fu_3311_p1 = add_ln958_9_fu_3306_p2;

assign zext_ln958_fu_693_p1 = add_ln958_fu_688_p2;

assign zext_ln959_10_fu_5099_p1 = m_93_fu_4969_p3;

assign zext_ln959_11_fu_5109_p1 = sub_ln959_5_fu_5103_p2;

assign zext_ln959_12_fu_1218_p1 = m_83_fu_1086_p3;

assign zext_ln959_13_fu_1228_p1 = sub_ln959_6_fu_1222_p2;

assign zext_ln959_14_fu_5380_p1 = m_95_fu_5250_p3;

assign zext_ln959_15_fu_5390_p1 = sub_ln959_7_fu_5384_p2;

assign zext_ln959_16_fu_962_p1 = m_85_reg_6841;

assign zext_ln959_17_fu_970_p1 = sub_ln959_8_fu_965_p2;

assign zext_ln959_18_fu_3283_p1 = m_87_reg_7177;

assign zext_ln959_19_fu_3291_p1 = sub_ln959_9_fu_3286_p2;

assign zext_ln959_20_fu_2939_p1 = m_89_reg_7089;

assign zext_ln959_21_fu_2947_p1 = sub_ln959_10_fu_2942_p2;

assign zext_ln959_5_fu_678_p1 = sub_ln959_fu_673_p2;

assign zext_ln959_6_fu_4802_p1 = m_91_fu_4673_p3;

assign zext_ln959_7_fu_4812_p1 = sub_ln959_3_fu_4806_p2;

assign zext_ln959_8_fu_1506_p1 = m_81_fu_1374_p3;

assign zext_ln959_9_fu_1516_p1 = sub_ln959_4_fu_1510_p2;

assign zext_ln959_fu_670_p1 = m_79_reg_6790;

assign zext_ln961_10_fu_2993_p1 = select_ln958_21_fu_2977_p3;

assign zext_ln961_3_fu_4862_p1 = select_ln958_11_fu_4846_p3;

assign zext_ln961_4_fu_1566_p1 = select_ln958_7_fu_1550_p3;

assign zext_ln961_5_fu_5159_p1 = select_ln958_13_fu_5143_p3;

assign zext_ln961_6_fu_1278_p1 = select_ln958_9_fu_1262_p3;

assign zext_ln961_7_fu_5440_p1 = select_ln958_15_fu_5424_p3;

assign zext_ln961_8_fu_1002_p1 = select_ln958_17_reg_6857;

assign zext_ln961_9_fu_3337_p1 = select_ln958_19_fu_3321_p3;

assign zext_ln961_fu_710_p1 = select_ln958_reg_6806;

assign zext_ln962_10_fu_3013_p1 = m_90_fu_3003_p4;

assign zext_ln962_3_fu_1614_p1 = m_82_reg_6907;

assign zext_ln962_4_fu_1318_p1 = m_84_reg_6877;

assign zext_ln962_5_fu_4882_p1 = m_92_fu_4872_p4;

assign zext_ln962_6_fu_5179_p1 = m_94_fu_5169_p4;

assign zext_ln962_7_fu_5460_p1 = m_96_fu_5450_p4;

assign zext_ln962_8_fu_1021_p1 = m_86_fu_1011_p4;

assign zext_ln962_9_fu_3357_p1 = m_88_fu_3347_p4;

assign zext_ln962_fu_729_p1 = m_80_fu_719_p4;

always @ (posedge ap_clk) begin
    j_2_reg_6748[31] <= 1'b0;
    shl_ln_reg_6759[12:0] <= 13'b0000000000000;
    bitcast_ln351_2_reg_6922[31] <= 1'b0;
    bitcast_ln351_reg_6938[31] <= 1'b0;
    bitcast_ln351_6_reg_7215[31] <= 1'b0;
    bitcast_ln351_5_reg_7226[31] <= 1'b0;
    bitcast_ln351_3_reg_7386[31] <= 1'b0;
    bitcast_ln351_4_reg_7392[31] <= 1'b0;
end

endmodule //system_top_p_find_left_and_right_boundaries6
