#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  7 13:42:59 2024
# Process ID: 816
# Current directory: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6716 C:\Users\cceerla\Downloads\lab_6.xpr\lab_6\lab_6.xpr
# Log file: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/vivado.log
# Journal file: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 816.312 ; gain = 168.512
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/game_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.game_fsm_default
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/brain_fsm_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  7 13:43:49 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "brain_fsm_test_behav -key {Behavioral:sim_1:Functional:brain_fsm_test} -tclbatch {brain_fsm_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source brain_fsm_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 888.367 ; gain = 21.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'brain_fsm_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 888.367 ; gain = 31.375
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/game_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.game_fsm_default
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 910.992 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/game_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.game_fsm_default
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.992 ; gain = 0.000
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 910.992 ; gain = 0.000
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/game_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:76]
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:86]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:90]
ERROR: [VRFC 10-2865] module 'brain_fsm_test' ignored due to previous errors [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:76]
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register two_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:86]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register six_sec is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:90]
ERROR: [VRFC 10-2865] module 'brain_fsm_test' ignored due to previous errors [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 913.250 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 913.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 913.250 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 913.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 913.250 ; gain = 0.000
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset_timer is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset_timer is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:82]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset_timer is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:85]
ERROR: [VRFC 10-2865] module 'brain_fsm_test' ignored due to previous errors [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 915.203 ; gain = 0.000
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'value_out' [C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 918.461 ; gain = 0.000
run 1 ms
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'brain_fsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj brain_fsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be2a4aecd874966a21514986c452291 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot brain_fsm_test_behav xil_defaultlib.brain_fsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 1. Module bit_counter_15 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 66. Module bit_counter_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" Line 154. Module bit_register_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_way_5_bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bit_register_5
Compiling module xil_defaultlib.bit_counter_5
Compiling module xil_defaultlib.bit_counter_15
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.brain_fsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot brain_fsm_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 918.461 ; gain = 0.000
run 1 ms
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:06:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:06:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28385A
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:11:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:11:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:16:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:16:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:23:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:23:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:26:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:26:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:39:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:39:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:43:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:43:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:49:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:49:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 14:57:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 14:57:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 15:06:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 15:06:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 15:14:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 15:14:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 15:17:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 15:17:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 15:21:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 15:21:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 15:26:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/synth_1/runme.log
[Thu Mar  7 15:26:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.runs/impl_1/lab_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/cceerla/Downloads/lab_6.xpr/lab_6.xpr.zip -temp_dir C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/.Xil/Vivado-816-BELSPC0021 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/.Xil/Vivado-816-BELSPC0021' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
