# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do computer_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv 
# -- Compiling module computer_top
# 
# Top level modules:
# 	computer_top
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:52:59 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv 
# -- Compiling module full_subtractor_nb
# 
# Top level modules:
# 	full_subtractor_nb
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv 
# -- Compiling module full_adder_nb
# 
# Top level modules:
# 	full_adder_nb
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv 
# -- Compiling module full_subtractor_1b
# 
# Top level modules:
# 	full_subtractor_1b
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv 
# -- Compiling module full_adder_1b
# 
# Top level modules:
# 	full_adder_1b
# End time: 17:53:00 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:01 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv 
# -- Compiling module multiplier_nb
# 
# Top level modules:
# 	multiplier_nb
# End time: 17:53:01 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD {C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:01 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD" C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv 
# -- Compiling module arm_tb
# 
# Top level modules:
# 	arm_tb
# End time: 17:53:01 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  arm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" arm_tb 
# Start time: 17:53:01 on Jun 15,2025
# Loading sv_std.std
# Loading work.arm_tb
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.full_adder_nb
# Loading work.full_subtractor_nb
# Loading work.multiplier_nb
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.ram
# Loading work.full_adder_1b
# Loading work.full_subtractor_1b
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# t=0 | PC=xxxxxxxx Instr=00000000 Flags=xx00 RegW=x MemW=0 CondEx=x ALURes=xxxxxxxx R0=xxxxxxxx R1=xxxxxxxx R2=xxxxxxxx R15=xxxxxxxx
# t=10000 | PC=00000000 Instr=00000000 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=15000 | PC=00000000 Instr=xxxxxxxx Flags=xxxx RegW=0 MemW=0 CondEx=0 ALURes=xxxxxxxx R0=00000000 R1=00000000 R2=00000000 R15=00000000
# 
# --- Ejecutando programa 20 ciclos ---
# t=25000 | PC=00000004 Instr=010aa0e3 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=35000 | PC=00000008 Instr=010aa0e3 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=45000 | PC=0000000c Instr=4f1fa0e3 Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=00000014 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=55000 | PC=00000010 Instr=001080e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=65000 | PC=00000014 Instr=54029fe5 Flags=0000 RegW=0 MemW=1 CondEx=1 ALURes=00000fe5 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=75000 | PC=00000018 Instr=0010a0e3 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=85000 | PC=0000001c Instr=001080e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=95000 | PC=00000020 Instr=041080e4 Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=000000e4 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=105000 | PC=00000024 Instr=001090e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=115000 | PC=00000028 Instr=0300000a Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=0000000a R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=125000 | PC=0000002c Instr=003082e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=135000 | PC=00000030 Instr=0a4da0e3 Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=013683c4 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=145000 | PC=00000034 Instr=003082e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=155000 | PC=00000038 Instr=003092e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=165000 | PC=0000003c Instr=001090e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=175000 | PC=00000040 Instr=001080e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=185000 | PC=00000044 Instr=0010a0b3 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=195000 | PC=00000048 Instr=0a4da0e3 Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=013683dc R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=205000 | PC=0000004c Instr=0330e0c3 Flags=0000 RegW=0 MemW=0 CondEx=0 ALURes=000000c3 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=215000 | PC=00000050 Instr=001090e5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# t=225000 | PC=00000054 Instr=001080b5 Flags=0100 RegW=0 MemW=0 CondEx=0 ALURes=00000000 R0=00000000 R1=00000000 R2=00000000 R15=00000000
# RAM[8] Esperado=8'h05, Obtenido=00
# ** Note: $finish    : C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv(64)
#    Time: 230 ns  Iteration: 0  Instance: /arm_tb
# 1
# Break in Module arm_tb at C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv line 64
# End time: 17:53:15 on Jun 15,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
