Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Jan 17 20:06:14 2026
| Host              : ee-kraken running 64-bit Red Hat Enterprise Linux 9.5 (Plow)
| Command           : report_timing_summary -datasheet -file ./src/attention/synth_output/attention_fp_S_q_4_S_kv_4_d_kq_4_d_v_4_k_4_scale_width_8_M1_E_5_M1_M_10_M2_E_5_M2_M_10_M3_E_5_M3_M_10_ACCUM_METHOD_KLEIN_KLEIN_KLEIN_DSP_auto_auto_auto_time_20260117_1959_timing.rpt
| Design            : attention_fp
| Device            : xcv80-lsva4737
| Speed File        : -2MHP  PRODUCTION 2.04 2024-08-06
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (811)
6. checking no_output_delay (288)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (811)
--------------------------------
 There are 811 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (288)
---------------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.987    -5332.473                   1872                96312       -0.305   -19255.822                  94100                96312        1.894        0.000                       0                 94381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk              -3.987    -5332.473                   1872                96312       -0.305   -19255.822                  94100                96312        1.894        0.000                       0                 94381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :         1872  Failing Endpoints,  Worst Slack       -3.987ns,  Total Violation    -5332.472ns
Hold  :        94100  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation   -19255.822ns
PW    :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.987ns  (required time - arrival time)
  Source:                 sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_valid_reg_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 3.795ns (44.308%)  route 4.770ns (55.692%))
  Logic Levels:           40  (LOOKAHEAD8=17 LUT3=1 LUTCY1=10 LUTCY2=12)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 8.826 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.078ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.155ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.685     0.685 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.738     1.423    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.078     1.501 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=94396, unplaced)     3.184     4.685    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/i_clk_IBUF_BUFG
                         FDRE                                         r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_valid_reg_fret_fret/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     4.775 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_valid_reg_fret_fret/Q
                         net (fo=16, unplaced)        0.199     4.974    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_valid_reg_fret_fret_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.051     5.025 f  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out[50]_i_1/O
                         net (fo=81, unplaced)        0.207     5.232    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_13/I3
                         LUTCY2 (Prop_LUTCY2_I3_GE)
                                                      0.074     5.306 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_13/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.034     5.340    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_13_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEC_COUTH)
                                                      0.127     5.467 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_2/COUTH
                         net (fo=3, unplaced)         0.166     5.633    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_3/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     5.684 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_3/LUTCY2_INST/O
                         net (fo=3, unplaced)         0.016     5.700    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_4/I4
                         LUTCY1 (Prop_LUTCY1_I4_O)    0.055     5.755 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_i_4/LUTCY1_INST/O
                         net (fo=2, unplaced)         0.265     6.020    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_6/I3
                         LUTCY2 (Prop_LUTCY2_I3_GE)
                                                      0.074     6.094 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_6/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.034     6.128    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_6_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEC_COUTH)
                                                      0.127     6.255 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_2/COUTH
                         net (fo=3, unplaced)         0.166     6.421    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     6.472 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283     6.755    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_13/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117     6.872 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_13/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002     6.874    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_13_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177     7.051 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002     7.053    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     7.093 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166     7.259    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     7.310 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283     7.593    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_13/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117     7.710 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_13/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002     7.712    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_13_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177     7.889 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002     7.891    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     7.931 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166     8.097    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     8.148 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283     8.431    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_13/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117     8.548 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_13/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002     8.550    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_13_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177     8.727 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002     8.729    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     8.769 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166     8.935    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     8.986 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283     9.269    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_13/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117     9.386 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_13/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002     9.388    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_13_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177     9.565 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002     9.567    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     9.607 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166     9.773    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051     9.824 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283    10.107    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_13/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117    10.224 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_13/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002    10.226    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_13_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177    10.403 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002    10.405    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040    10.445 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166    10.611    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051    10.662 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283    10.945    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__13_i_3/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117    11.062 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__13_i_3/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002    11.064    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__13_i_3_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177    11.241 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002    11.243    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040    11.283 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166    11.449    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051    11.500 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283    11.783    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__12_i_2/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117    11.900 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__12_i_2/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002    11.902    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__12_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177    12.079 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_i_4/COUTH
                         net (fo=3, unplaced)         0.002    12.081    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_i_4_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040    12.121 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_i_3/COUTH
                         net (fo=3, unplaced)         0.166    12.287    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051    12.338 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_i_1/LUTCY2_INST/O
                         net (fo=39, unplaced)        0.283    12.621    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__15_i_1/I1
                         LUTCY1 (Prop_LUTCY1_I1_PROP)
                                                      0.117    12.738 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__15_i_1/LUTCY1_INST/PROP
                         net (fo=1, unplaced)         0.002    12.740    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__15_i_1_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_PROPB_COUTH)
                                                      0.177    12.917 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__6_i_3/COUTH
                         net (fo=3, unplaced)         0.166    13.083    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__6_i_1/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.051    13.134 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__6_i_1/LUTCY2_INST/O
                         net (fo=3, unplaced)         0.016    13.150    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7_i_1/I4
                         LUTCY1 (Prop_LUTCY1_I4_O)    0.055    13.205 r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7_i_1/LUTCY1_INST/O
                         net (fo=1, unplaced)         0.045    13.250    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7_i_1_n_1
                         FDRE                                         r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.377     5.377 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     6.023    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.063     6.086 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=94396, unplaced)     2.740     8.826    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/i_clk_IBUF_BUFG
                         FDRE                                         r  sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7/C
                         clock pessimism              0.508     9.334    
                         clock uncertainty           -0.078     9.257    
                         FDRE (Setup_FDRE_C_D)        0.007     9.264    sm_inst[0].sm_inner[0].u_curr_softmax/div_inst/div_inst/divisor_skid/buffer_inst/data_out_reg[48]_fret__18_fret_fret_fret_fret_fret_fret_fret_fret_fret__7
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                 -3.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[2][0]__0/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.313     0.313 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.414     0.727    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.045     0.772 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=94396, unplaced)     1.854     2.626    sm_inst[0].sm_inner[0].u_curr_softmax/i_clk_IBUF_BUFG
                         SRL16E                                       r  sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.114     2.740 r  sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/Q
                         net (fo=1, unplaced)         0.016     2.756    sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2_n_0
                         FDRE                                         r  sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[2][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.473     0.473 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.527     1.000    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.061     1.061 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=94396, unplaced)     2.273     3.335    sm_inst[0].sm_inner[0].u_curr_softmax/i_clk_IBUF_BUFG
                         FDRE                                         r  sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[2][0]__0/C
                         clock pessimism             -0.309     3.026    
                         FDRE (Hold_FDRE_C_D)         0.035     3.061    sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[2][0]__0
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787                sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                sm_inst[0].sm_inner[0].u_curr_softmax/edata_delay_line_reg[1][0]_srl2/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input           | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port            | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+
i_clk     | Kt_i[0][0][0]   | SRL16E  | -     |     1.929 (r) | SLOW    |     2.452 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][1]   | SRL16E  | -     |     1.924 (r) | FAST    |     2.231 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][2]   | SRL16E  | -     |     1.922 (r) | FAST    |     2.236 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][3]   | SRL16E  | -     |     1.909 (r) | FAST    |     2.221 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][4]   | SRL16E  | -     |     1.906 (r) | FAST    |     2.181 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][5]   | SRL16E  | -     |     1.754 (r) | FAST    |     2.155 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][6]   | SRL16E  | -     |     1.742 (r) | FAST    |     2.160 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][7]   | SRL16E  | -     |     1.511 (r) | FAST    |     2.167 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][8]   | SRL16E  | -     |     1.518 (r) | FAST    |     2.171 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][9]   | SRL16E  | -     |     1.514 (r) | FAST    |     2.172 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][10]  | SRL16E  | -     |     1.737 (r) | FAST    |     3.020 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][11]  | SRL16E  | -     |     1.729 (r) | FAST    |     2.862 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][12]  | SRL16E  | -     |     1.727 (r) | FAST    |     3.028 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][13]  | SRL16E  | -     |     1.738 (r) | FAST    |     3.014 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][14]  | SRL16E  | -     |     1.756 (r) | FAST    |     3.022 (r) | SLOW    |          |
i_clk     | Kt_i[0][0][15]  | SRL16E  | -     |     1.546 (r) | FAST    |     2.220 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[0][1][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[0][2][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[0][3][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][0]   | SRL16E  | -     |     1.929 (r) | SLOW    |     2.452 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][1]   | SRL16E  | -     |     1.924 (r) | FAST    |     2.231 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][2]   | SRL16E  | -     |     1.922 (r) | FAST    |     2.236 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][3]   | SRL16E  | -     |     1.909 (r) | FAST    |     2.221 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][4]   | SRL16E  | -     |     1.906 (r) | FAST    |     2.181 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][5]   | SRL16E  | -     |     1.754 (r) | FAST    |     2.155 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][6]   | SRL16E  | -     |     1.742 (r) | FAST    |     2.160 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][7]   | SRL16E  | -     |     1.511 (r) | FAST    |     2.167 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][8]   | SRL16E  | -     |     1.518 (r) | FAST    |     2.171 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][9]   | SRL16E  | -     |     1.514 (r) | FAST    |     2.172 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][10]  | SRL16E  | -     |     1.737 (r) | FAST    |     3.020 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][11]  | SRL16E  | -     |     1.729 (r) | FAST    |     2.862 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][12]  | SRL16E  | -     |     1.727 (r) | FAST    |     3.028 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][13]  | SRL16E  | -     |     1.738 (r) | FAST    |     3.014 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][14]  | SRL16E  | -     |     1.756 (r) | FAST    |     3.022 (r) | SLOW    |          |
i_clk     | Kt_i[1][0][15]  | SRL16E  | -     |     1.546 (r) | FAST    |     2.220 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[1][1][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[1][2][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[1][3][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][0]   | SRL16E  | -     |     1.929 (r) | SLOW    |     2.452 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][1]   | SRL16E  | -     |     1.924 (r) | FAST    |     2.231 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][2]   | SRL16E  | -     |     1.922 (r) | FAST    |     2.236 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][3]   | SRL16E  | -     |     1.909 (r) | FAST    |     2.221 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][4]   | SRL16E  | -     |     1.906 (r) | FAST    |     2.181 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][5]   | SRL16E  | -     |     1.754 (r) | FAST    |     2.155 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][6]   | SRL16E  | -     |     1.742 (r) | FAST    |     2.160 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][7]   | SRL16E  | -     |     1.511 (r) | FAST    |     2.167 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][8]   | SRL16E  | -     |     1.518 (r) | FAST    |     2.171 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][9]   | SRL16E  | -     |     1.514 (r) | FAST    |     2.172 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][10]  | SRL16E  | -     |     1.737 (r) | FAST    |     3.020 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][11]  | SRL16E  | -     |     1.729 (r) | FAST    |     2.862 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][12]  | SRL16E  | -     |     1.727 (r) | FAST    |     3.028 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][13]  | SRL16E  | -     |     1.738 (r) | FAST    |     3.014 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][14]  | SRL16E  | -     |     1.756 (r) | FAST    |     3.022 (r) | SLOW    |          |
i_clk     | Kt_i[2][0][15]  | SRL16E  | -     |     1.546 (r) | FAST    |     2.220 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[2][1][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[2][2][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[2][3][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][0]   | SRL16E  | -     |     1.929 (r) | SLOW    |     2.452 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][1]   | SRL16E  | -     |     1.924 (r) | FAST    |     2.231 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][2]   | SRL16E  | -     |     1.922 (r) | FAST    |     2.236 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][3]   | SRL16E  | -     |     1.909 (r) | FAST    |     2.221 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][4]   | SRL16E  | -     |     1.906 (r) | FAST    |     2.181 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][5]   | SRL16E  | -     |     1.754 (r) | FAST    |     2.155 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][6]   | SRL16E  | -     |     1.742 (r) | FAST    |     2.160 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][7]   | SRL16E  | -     |     1.511 (r) | FAST    |     2.167 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][8]   | SRL16E  | -     |     1.518 (r) | FAST    |     2.171 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][9]   | SRL16E  | -     |     1.514 (r) | FAST    |     2.172 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][10]  | SRL16E  | -     |     1.737 (r) | FAST    |     3.020 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][11]  | SRL16E  | -     |     1.729 (r) | FAST    |     2.862 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][12]  | SRL16E  | -     |     1.727 (r) | FAST    |     3.028 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][13]  | SRL16E  | -     |     1.738 (r) | FAST    |     3.014 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][14]  | SRL16E  | -     |     1.756 (r) | FAST    |     3.022 (r) | SLOW    |          |
i_clk     | Kt_i[3][0][15]  | SRL16E  | -     |     1.546 (r) | FAST    |     2.220 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[3][1][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[3][2][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][0]   | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][1]   | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][2]   | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][3]   | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][4]   | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][5]   | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][6]   | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][7]   | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][8]   | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][9]   | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][10]  | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][11]  | FDRE    | -     |     0.996 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][12]  | FDRE    | -     |     0.996 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][13]  | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][14]  | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | Kt_i[3][3][15]  | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | Q_i[0][0][0]    | SRL16E  | -     |     1.870 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[0][0][1]    | SRL16E  | -     |     1.875 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][0][2]    | SRL16E  | -     |     1.873 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[0][0][3]    | SRL16E  | -     |     1.855 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][0][4]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[0][0][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[0][0][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][0][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[0][0][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[0][0][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][0][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[0][0][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][0][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[0][0][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[0][0][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][0][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[0][1][0]    | SRL16E  | -     |     1.870 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[0][1][1]    | SRL16E  | -     |     1.875 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][1][2]    | SRL16E  | -     |     1.873 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[0][1][3]    | SRL16E  | -     |     1.855 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][1][4]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[0][1][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[0][1][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][1][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[0][1][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[0][1][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][1][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[0][1][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][1][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[0][1][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[0][1][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][1][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[0][2][0]    | SRL16E  | -     |     1.870 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[0][2][1]    | SRL16E  | -     |     1.875 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][2][2]    | SRL16E  | -     |     1.873 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[0][2][3]    | SRL16E  | -     |     1.855 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][2][4]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[0][2][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[0][2][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][2][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[0][2][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[0][2][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][2][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[0][2][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][2][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[0][2][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[0][2][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][2][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[0][3][0]    | SRL16E  | -     |     1.870 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[0][3][1]    | SRL16E  | -     |     1.875 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][3][2]    | SRL16E  | -     |     1.873 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[0][3][3]    | SRL16E  | -     |     1.855 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[0][3][4]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[0][3][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[0][3][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][3][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[0][3][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[0][3][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[0][3][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[0][3][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][3][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[0][3][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[0][3][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[0][3][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[1][0][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[1][0][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][0][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[1][0][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][0][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[1][0][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[1][0][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][0][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[1][0][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[1][0][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][0][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[1][0][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][0][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[1][0][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[1][0][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][0][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[1][1][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[1][1][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][1][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[1][1][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][1][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[1][1][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[1][1][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][1][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[1][1][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[1][1][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][1][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[1][1][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][1][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[1][1][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[1][1][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][1][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[1][2][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[1][2][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][2][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[1][2][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][2][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[1][2][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[1][2][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][2][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[1][2][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[1][2][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][2][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[1][2][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][2][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[1][2][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[1][2][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][2][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[1][3][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[1][3][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][3][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[1][3][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[1][3][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[1][3][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[1][3][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][3][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[1][3][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[1][3][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[1][3][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[1][3][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][3][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[1][3][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[1][3][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[1][3][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[2][0][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[2][0][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][0][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[2][0][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][0][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[2][0][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[2][0][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][0][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[2][0][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[2][0][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][0][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[2][0][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][0][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[2][0][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[2][0][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][0][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[2][1][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[2][1][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][1][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[2][1][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][1][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[2][1][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[2][1][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][1][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[2][1][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[2][1][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][1][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[2][1][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][1][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[2][1][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[2][1][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][1][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[2][2][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[2][2][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][2][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[2][2][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][2][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[2][2][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[2][2][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][2][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[2][2][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[2][2][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][2][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[2][2][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][2][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[2][2][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[2][2][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][2][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[2][3][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[2][3][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][3][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[2][3][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[2][3][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[2][3][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[2][3][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][3][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[2][3][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[2][3][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[2][3][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[2][3][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][3][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[2][3][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[2][3][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[2][3][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[3][0][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[3][0][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][0][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[3][0][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][0][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[3][0][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[3][0][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][0][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[3][0][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[3][0][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][0][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[3][0][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][0][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[3][0][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[3][0][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][0][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[3][1][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[3][1][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][1][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[3][1][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][1][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[3][1][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[3][1][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][1][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[3][1][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[3][1][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][1][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[3][1][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][1][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[3][1][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.367 (r) | SLOW    |          |
i_clk     | Q_i[3][1][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][1][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[3][2][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[3][2][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][2][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[3][2][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][2][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[3][2][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[3][2][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][2][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[3][2][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[3][2][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][2][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[3][2][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][2][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[3][2][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[3][2][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][2][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | Q_i[3][3][0]    | SRL16E  | -     |     1.848 (r) | SLOW    |     2.789 (r) | SLOW    |          |
i_clk     | Q_i[3][3][1]    | SRL16E  | -     |     1.844 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][3][2]    | SRL16E  | -     |     1.842 (r) | SLOW    |     2.582 (r) | SLOW    |          |
i_clk     | Q_i[3][3][3]    | SRL16E  | -     |     1.833 (r) | SLOW    |     2.586 (r) | SLOW    |          |
i_clk     | Q_i[3][3][4]    | SRL16E  | -     |     1.826 (r) | SLOW    |     2.555 (r) | SLOW    |          |
i_clk     | Q_i[3][3][5]    | SRL16E  | -     |     1.637 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | Q_i[3][3][6]    | SRL16E  | -     |     1.632 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][3][7]    | SRL16E  | -     |     1.398 (r) | FAST    |     2.541 (r) | SLOW    |          |
i_clk     | Q_i[3][3][8]    | SRL16E  | -     |     1.401 (r) | FAST    |     2.545 (r) | SLOW    |          |
i_clk     | Q_i[3][3][9]    | SRL16E  | -     |     1.397 (r) | FAST    |     2.551 (r) | SLOW    |          |
i_clk     | Q_i[3][3][10]   | SRL16E  | -     |     1.601 (r) | SLOW    |     3.376 (r) | SLOW    |          |
i_clk     | Q_i[3][3][11]   | SRL16E  | -     |     1.593 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][3][12]   | SRL16E  | -     |     1.592 (r) | SLOW    |     3.371 (r) | SLOW    |          |
i_clk     | Q_i[3][3][13]   | SRL16E  | -     |     1.596 (r) | SLOW    |     3.361 (r) | SLOW    |          |
i_clk     | Q_i[3][3][14]   | SRL16E  | -     |     1.613 (r) | SLOW    |     3.364 (r) | SLOW    |          |
i_clk     | Q_i[3][3][15]   | SRL16E  | -     |     1.430 (r) | FAST    |     2.569 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][0] | FDRE    | -     |    -0.639 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][1] | FDRE    | -     |    -0.676 (r) | FAST    |     3.373 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][2] | FDRE    | -     |    -0.674 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][3] | FDRE    | -     |    -0.682 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][4] | FDRE    | -     |    -0.745 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][5] | FDRE    | -     |    -0.758 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_Kt_i[0][0][6] | FDRE    | -     |    -0.866 (r) | FAST    |     3.371 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][0]  | FDRE    | -     |    -0.629 (r) | FAST    |     3.381 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][1]  | FDRE    | -     |    -0.666 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][2]  | FDRE    | -     |    -0.664 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][3]  | FDRE    | -     |    -0.671 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][4]  | FDRE    | -     |    -0.734 (r) | FAST    |     3.382 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][5]  | FDRE    | -     |    -0.749 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[0][0][6]  | FDRE    | -     |    -0.858 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][0]  | FDRE    | -     |    -0.629 (r) | FAST    |     3.381 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][1]  | FDRE    | -     |    -0.666 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][2]  | FDRE    | -     |    -0.664 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][3]  | FDRE    | -     |    -0.671 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][4]  | FDRE    | -     |    -0.734 (r) | FAST    |     3.382 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][5]  | FDRE    | -     |    -0.749 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[1][0][6]  | FDRE    | -     |    -0.858 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][0]  | FDRE    | -     |    -0.629 (r) | FAST    |     3.381 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][1]  | FDRE    | -     |    -0.666 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][2]  | FDRE    | -     |    -0.664 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][3]  | FDRE    | -     |    -0.671 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][4]  | FDRE    | -     |    -0.734 (r) | FAST    |     3.382 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][5]  | FDRE    | -     |    -0.749 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[2][0][6]  | FDRE    | -     |    -0.858 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][0]  | FDRE    | -     |    -0.629 (r) | FAST    |     3.381 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][1]  | FDRE    | -     |    -0.666 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][2]  | FDRE    | -     |    -0.664 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][3]  | FDRE    | -     |    -0.671 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][4]  | FDRE    | -     |    -0.734 (r) | FAST    |     3.382 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][5]  | FDRE    | -     |    -0.749 (r) | FAST    |     3.383 (r) | SLOW    |          |
i_clk     | S_Q_i[3][0][6]  | FDRE    | -     |    -0.858 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][0]  | FDRE    | -     |    -0.628 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][1]  | FDRE    | -     |    -0.665 (r) | FAST    |     3.373 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][2]  | FDRE    | -     |    -0.661 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][3]  | FDRE    | -     |    -0.671 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][4]  | FDRE    | -     |    -0.699 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][5]  | FDRE    | -     |    -0.712 (r) | FAST    |     3.372 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][6]  | FDRE    | -     |    -0.822 (r) | FAST    |     3.371 (r) | SLOW    |          |
i_clk     | S_V_i[0][0][7]  | FDRE    | -     |    -0.870 (r) | FAST    |     3.371 (r) | SLOW    |          |
i_clk     | V_i[0][0][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[0][0][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[0][0][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[0][0][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[0][0][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[0][0][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][0][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[0][0][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[0][0][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[0][0][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][0][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[0][0][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[0][0][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[0][0][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[0][0][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[0][0][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[0][1][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[0][1][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[0][1][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[0][1][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[0][1][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[0][1][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][1][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[0][1][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[0][1][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[0][1][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][1][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[0][1][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[0][1][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[0][1][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[0][1][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[0][1][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[0][2][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[0][2][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[0][2][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[0][2][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[0][2][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[0][2][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][2][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[0][2][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[0][2][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[0][2][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][2][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[0][2][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[0][2][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[0][2][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[0][2][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[0][2][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[0][3][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[0][3][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[0][3][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[0][3][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[0][3][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[0][3][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][3][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[0][3][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[0][3][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[0][3][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[0][3][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[0][3][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[0][3][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[0][3][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[0][3][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[0][3][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[1][0][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[1][0][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[1][0][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[1][0][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[1][0][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[1][0][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][0][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[1][0][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[1][0][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[1][0][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][0][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[1][0][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[1][0][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[1][0][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[1][0][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[1][0][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[1][1][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[1][1][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[1][1][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[1][1][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[1][1][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[1][1][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][1][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[1][1][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[1][1][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[1][1][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][1][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[1][1][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[1][1][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[1][1][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[1][1][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[1][1][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[1][2][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[1][2][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[1][2][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[1][2][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[1][2][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[1][2][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][2][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[1][2][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[1][2][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[1][2][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][2][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[1][2][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[1][2][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[1][2][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[1][2][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[1][2][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[1][3][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[1][3][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[1][3][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[1][3][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[1][3][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[1][3][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][3][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[1][3][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[1][3][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[1][3][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[1][3][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[1][3][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[1][3][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[1][3][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[1][3][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[1][3][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[2][0][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[2][0][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[2][0][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[2][0][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[2][0][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[2][0][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][0][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[2][0][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[2][0][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[2][0][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][0][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[2][0][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[2][0][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[2][0][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][0][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[2][0][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[2][1][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[2][1][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[2][1][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[2][1][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[2][1][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[2][1][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][1][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[2][1][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[2][1][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[2][1][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][1][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][1][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[2][1][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[2][1][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][1][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[2][1][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[2][2][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[2][2][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[2][2][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[2][2][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[2][2][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[2][2][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][2][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[2][2][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[2][2][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[2][2][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][2][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[2][2][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[2][2][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[2][2][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][2][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[2][2][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[2][3][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[2][3][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[2][3][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[2][3][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[2][3][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[2][3][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][3][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[2][3][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[2][3][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[2][3][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[2][3][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][3][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[2][3][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[2][3][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[2][3][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[2][3][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[3][0][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[3][0][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[3][0][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[3][0][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[3][0][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[3][0][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][0][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[3][0][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[3][0][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[3][0][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][0][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[3][0][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[3][0][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[3][0][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][0][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[3][0][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[3][1][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[3][1][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[3][1][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[3][1][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[3][1][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[3][1][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][1][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[3][1][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[3][1][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[3][1][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][1][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][1][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[3][1][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[3][1][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][1][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[3][1][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[3][2][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[3][2][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[3][2][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[3][2][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[3][2][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[3][2][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][2][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[3][2][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[3][2][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[3][2][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][2][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.380 (r) | SLOW    |          |
i_clk     | V_i[3][2][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[3][2][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[3][2][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][2][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[3][2][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
i_clk     | V_i[3][3][0]    | FDRE    | -     |     1.371 (r) | FAST    |     2.823 (r) | SLOW    |          |
i_clk     | V_i[3][3][1]    | FDRE    | -     |     1.364 (r) | FAST    |     2.602 (r) | SLOW    |          |
i_clk     | V_i[3][3][2]    | FDRE    | -     |     1.371 (r) | FAST    |     2.607 (r) | SLOW    |          |
i_clk     | V_i[3][3][3]    | FDRE    | -     |     1.358 (r) | FAST    |     2.592 (r) | SLOW    |          |
i_clk     | V_i[3][3][4]    | FDRE    | -     |     1.364 (r) | FAST    |     2.552 (r) | SLOW    |          |
i_clk     | V_i[3][3][5]    | FDRE    | -     |     1.203 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][3][6]    | FDRE    | -     |     0.963 (r) | FAST    |     2.542 (r) | SLOW    |          |
i_clk     | V_i[3][3][7]    | FDRE    | -     |     0.986 (r) | FAST    |     2.540 (r) | SLOW    |          |
i_clk     | V_i[3][3][8]    | FDRE    | -     |     0.966 (r) | FAST    |     2.548 (r) | SLOW    |          |
i_clk     | V_i[3][3][9]    | FDRE    | -     |     0.954 (r) | FAST    |     2.554 (r) | SLOW    |          |
i_clk     | V_i[3][3][10]   | FDRE    | -     |     0.993 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][3][11]   | FDRE    | -     |     0.996 (r) | FAST    |     3.355 (r) | SLOW    |          |
i_clk     | V_i[3][3][12]   | FDRE    | -     |     0.996 (r) | FAST    |     3.362 (r) | SLOW    |          |
i_clk     | V_i[3][3][13]   | FDRE    | -     |     1.002 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | V_i[3][3][14]   | FDRE    | -     |     0.990 (r) | FAST    |     3.400 (r) | SLOW    |          |
i_clk     | V_i[3][3][15]   | FDRE    | -     |     0.982 (r) | FAST    |     2.591 (r) | SLOW    |          |
----------+-----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output         | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port           | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
i_clk     | R_o[0][0][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][0][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][1][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][2][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[0][3][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][0][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][1][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][2][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[1][3][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][0][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][1][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][2][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[2][3][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][0][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][1][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][2][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][0]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][1]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][2]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][4]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][5]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][6]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][7]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][8]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][9]   | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][10]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][11]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][12]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][13]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][14]  | FDRE   | -     |      7.441 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | R_o[3][3][15]  | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[0][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[1][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[2][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_R_o[3][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
i_clk  | i_clk       |         8.986 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.958 ns
Ideal Clock Offset to Actual Clock: 0.549 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[0][0][0]      |   1.929 (r) | SLOW    |   2.452 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][1]      |   1.924 (r) | FAST    |   2.231 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][2]      |   1.922 (r) | FAST    |   2.236 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][3]      |   1.909 (r) | FAST    |   2.221 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][4]      |   1.906 (r) | FAST    |   2.181 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][5]      |   1.754 (r) | FAST    |   2.155 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][6]      |   1.742 (r) | FAST    |   2.160 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][7]      |   1.511 (r) | FAST    |   2.167 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][8]      |   1.518 (r) | FAST    |   2.171 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][9]      |   1.514 (r) | FAST    |   2.172 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][10]     |   1.737 (r) | FAST    |   3.020 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][11]     |   1.729 (r) | FAST    |   2.862 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][12]     |   1.727 (r) | FAST    |   3.028 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][13]     |   1.738 (r) | FAST    |   3.014 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][14]     |   1.756 (r) | FAST    |   3.022 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][0][15]     |   1.546 (r) | FAST    |   2.220 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.929 (r) | SLOW    |   3.028 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[0][1][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][1][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[0][2][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][2][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[0][3][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[0][3][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.958 ns
Ideal Clock Offset to Actual Clock: 0.549 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[1][0][0]      |   1.929 (r) | SLOW    |   2.452 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][1]      |   1.924 (r) | FAST    |   2.231 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][2]      |   1.922 (r) | FAST    |   2.236 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][3]      |   1.909 (r) | FAST    |   2.221 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][4]      |   1.906 (r) | FAST    |   2.181 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][5]      |   1.754 (r) | FAST    |   2.155 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][6]      |   1.742 (r) | FAST    |   2.160 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][7]      |   1.511 (r) | FAST    |   2.167 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][8]      |   1.518 (r) | FAST    |   2.171 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][9]      |   1.514 (r) | FAST    |   2.172 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][10]     |   1.737 (r) | FAST    |   3.020 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][11]     |   1.729 (r) | FAST    |   2.862 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][12]     |   1.727 (r) | FAST    |   3.028 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][13]     |   1.738 (r) | FAST    |   3.014 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][14]     |   1.756 (r) | FAST    |   3.022 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][0][15]     |   1.546 (r) | FAST    |   2.220 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.929 (r) | SLOW    |   3.028 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[1][1][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][1][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[1][2][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][2][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[1][3][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][13]     |   1.002 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[1][3][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.958 ns
Ideal Clock Offset to Actual Clock: 0.549 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[2][0][0]      |   1.929 (r) | SLOW    |   2.452 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][1]      |   1.924 (r) | FAST    |   2.231 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][2]      |   1.922 (r) | FAST    |   2.236 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][3]      |   1.909 (r) | FAST    |   2.221 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][4]      |   1.906 (r) | FAST    |   2.181 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][5]      |   1.754 (r) | FAST    |   2.155 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][6]      |   1.742 (r) | FAST    |   2.160 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][7]      |   1.511 (r) | FAST    |   2.167 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][8]      |   1.518 (r) | FAST    |   2.171 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][9]      |   1.514 (r) | FAST    |   2.172 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][10]     |   1.737 (r) | FAST    |   3.020 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][11]     |   1.729 (r) | FAST    |   2.862 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][12]     |   1.727 (r) | FAST    |   3.028 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][13]     |   1.738 (r) | FAST    |   3.014 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][14]     |   1.756 (r) | FAST    |   3.022 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][0][15]     |   1.546 (r) | FAST    |   2.220 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.929 (r) | SLOW    |   3.028 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[2][1][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][1][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[2][2][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][2][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[2][3][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[2][3][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.958 ns
Ideal Clock Offset to Actual Clock: 0.549 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[3][0][0]      |   1.929 (r) | SLOW    |   2.452 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][1]      |   1.924 (r) | FAST    |   2.231 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][2]      |   1.922 (r) | FAST    |   2.236 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][3]      |   1.909 (r) | FAST    |   2.221 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][4]      |   1.906 (r) | FAST    |   2.181 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][5]      |   1.754 (r) | FAST    |   2.155 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][6]      |   1.742 (r) | FAST    |   2.160 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][7]      |   1.511 (r) | FAST    |   2.167 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][8]      |   1.518 (r) | FAST    |   2.171 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][9]      |   1.514 (r) | FAST    |   2.172 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][10]     |   1.737 (r) | FAST    |   3.020 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][11]     |   1.729 (r) | FAST    |   2.862 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][12]     |   1.727 (r) | FAST    |   3.028 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][13]     |   1.738 (r) | FAST    |   3.014 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][14]     |   1.756 (r) | FAST    |   3.022 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][0][15]     |   1.546 (r) | FAST    |   2.220 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.929 (r) | SLOW    |   3.028 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[3][1][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][1][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[3][2][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][2][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Kt_i[3][3][0]      |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][1]      |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][2]      |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][3]      |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][4]      |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][5]      |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][6]      |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][7]      |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][8]      |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][9]      |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][10]     |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][11]     |   0.996 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][12]     |   0.996 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][13]     |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][14]     |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
Kt_i[3][3][15]     |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.252 ns
Ideal Clock Offset to Actual Clock: 0.750 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[0][0][0]       |   1.870 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][1]       |   1.875 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][2]       |   1.873 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][3]       |   1.855 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][4]       |   1.848 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][0][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.875 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.252 ns
Ideal Clock Offset to Actual Clock: 0.750 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[0][1][0]       |   1.870 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][1]       |   1.875 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][2]       |   1.873 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][3]       |   1.855 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][4]       |   1.848 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][1][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.875 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.252 ns
Ideal Clock Offset to Actual Clock: 0.750 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[0][2][0]       |   1.870 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][1]       |   1.875 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][2]       |   1.873 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][3]       |   1.855 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][4]       |   1.848 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][2][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.875 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.252 ns
Ideal Clock Offset to Actual Clock: 0.750 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[0][3][0]       |   1.870 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][1]       |   1.875 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][2]       |   1.873 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][3]       |   1.855 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][4]       |   1.848 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[0][3][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.875 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[1][0][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][0][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[1][1][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][1][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[1][2][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][2][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[1][3][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[1][3][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[2][0][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][0][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[2][1][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][1][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[2][2][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][2][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[2][3][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[2][3][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[3][0][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][0][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[3][1][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][13]      |   1.596 (r) | SLOW    |   3.367 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][1][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[3][2][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][2][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 5.225 ns
Ideal Clock Offset to Actual Clock: 0.764 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Q_i[3][3][0]       |   1.848 (r) | SLOW    |   2.789 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][1]       |   1.844 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][2]       |   1.842 (r) | SLOW    |   2.582 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][3]       |   1.833 (r) | SLOW    |   2.586 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][4]       |   1.826 (r) | SLOW    |   2.555 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][5]       |   1.637 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][6]       |   1.632 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][7]       |   1.398 (r) | FAST    |   2.541 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][8]       |   1.401 (r) | FAST    |   2.545 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][9]       |   1.397 (r) | FAST    |   2.551 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][10]      |   1.601 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][11]      |   1.593 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][12]      |   1.592 (r) | SLOW    |   3.371 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][13]      |   1.596 (r) | SLOW    |   3.361 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][14]      |   1.613 (r) | SLOW    |   3.364 (r) | SLOW    |       inf |       inf |             - |
Q_i[3][3][15]      |   1.430 (r) | FAST    |   2.569 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.848 (r) | SLOW    |   3.376 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.735 ns
Ideal Clock Offset to Actual Clock: 2.007 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_Kt_i[0][0][0]    | -0.639 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][1]    | -0.676 (r) | FAST    |   3.373 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][2]    | -0.674 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][3]    | -0.682 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][4]    | -0.745 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][5]    | -0.758 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][6]    | -0.866 (r) | FAST    |   3.371 (r) | SLOW    |       inf |       inf |             - |
S_Kt_i[0][0][7]    |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.639 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.754 ns
Ideal Clock Offset to Actual Clock: 2.006 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_Q_i[0][0][0]     | -0.629 (r) | FAST    |   3.381 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][1]     | -0.666 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][2]     | -0.664 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][3]     | -0.671 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][4]     | -0.734 (r) | FAST    |   3.382 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][5]     | -0.749 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][6]     | -0.858 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[0][0][7]     |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.629 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.754 ns
Ideal Clock Offset to Actual Clock: 2.006 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_Q_i[1][0][0]     | -0.629 (r) | FAST    |   3.381 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][1]     | -0.666 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][2]     | -0.664 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][3]     | -0.671 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][4]     | -0.734 (r) | FAST    |   3.382 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][5]     | -0.749 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][6]     | -0.858 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[1][0][7]     |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.629 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.754 ns
Ideal Clock Offset to Actual Clock: 2.006 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_Q_i[2][0][0]     | -0.629 (r) | FAST    |   3.381 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][1]     | -0.666 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][2]     | -0.664 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][3]     | -0.671 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][4]     | -0.734 (r) | FAST    |   3.382 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][5]     | -0.749 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][6]     | -0.858 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[2][0][7]     |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.629 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.754 ns
Ideal Clock Offset to Actual Clock: 2.006 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_Q_i[3][0][0]     | -0.629 (r) | FAST    |   3.381 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][1]     | -0.666 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][2]     | -0.664 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][3]     | -0.671 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][4]     | -0.734 (r) | FAST    |   3.382 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][5]     | -0.749 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][6]     | -0.858 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
S_Q_i[3][0][7]     |          - | -       |           - | -       |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.629 (r) | FAST    |   3.383 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.746 ns
Ideal Clock Offset to Actual Clock: 2.001 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_V_i[0][0][0]     | -0.628 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][1]     | -0.665 (r) | FAST    |   3.373 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][2]     | -0.661 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][3]     | -0.671 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][4]     | -0.699 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][5]     | -0.712 (r) | FAST    |   3.372 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][6]     | -0.822 (r) | FAST    |   3.371 (r) | SLOW    |       inf |       inf |             - |
S_V_i[0][0][7]     | -0.870 (r) | FAST    |   3.371 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.628 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[0][0][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[0][0][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[0][1][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[0][1][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[0][2][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[0][2][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[0][3][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[0][3][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[1][0][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[1][0][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[1][1][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[1][1][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[1][2][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[1][2][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[1][3][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[1][3][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[2][0][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[2][0][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[2][1][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[2][1][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[2][2][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[2][2][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[2][3][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[2][3][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[3][0][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[3][0][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[3][1][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[3][1][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[3][2][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][10]      |   0.993 (r) | FAST    |   3.380 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[3][2][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 4.771 ns
Ideal Clock Offset to Actual Clock: 1.015 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
V_i[3][3][0]       |   1.371 (r) | FAST    |   2.823 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][1]       |   1.364 (r) | FAST    |   2.602 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][2]       |   1.371 (r) | FAST    |   2.607 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][3]       |   1.358 (r) | FAST    |   2.592 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][4]       |   1.364 (r) | FAST    |   2.552 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][5]       |   1.203 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][6]       |   0.963 (r) | FAST    |   2.542 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][7]       |   0.986 (r) | FAST    |   2.540 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][8]       |   0.966 (r) | FAST    |   2.548 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][9]       |   0.954 (r) | FAST    |   2.554 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][10]      |   0.993 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][11]      |   0.996 (r) | FAST    |   3.355 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][12]      |   0.996 (r) | FAST    |   3.362 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][13]      |   1.002 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][14]      |   0.990 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
V_i[3][3][15]      |   0.982 (r) | FAST    |   2.591 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.371 (r) | FAST    |   3.400 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[0][0][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][0][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][0][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[0][1][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][1][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][1][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[0][2][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][2][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][2][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[0][3][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[0][3][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[0][3][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[1][0][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][0][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][0][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[1][1][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][1][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][1][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[1][2][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][2][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][2][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[1][3][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[1][3][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[1][3][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[2][0][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][0][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][0][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[2][1][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][1][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][1][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[2][2][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][2][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][2][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[2][3][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[2][3][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[2][3][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[3][0][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][0][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][0][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[3][1][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][1][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][1][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[3][2][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][2][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][2][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
R_o[3][3][0]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][1]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][2]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][3]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][4]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][5]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][6]       |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][7]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][8]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][9]       |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][10]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
R_o[3][3][11]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][12]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][13]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][14]      |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
R_o[3][3][15]      |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.610 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_R_o[0][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[0][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_R_o[1][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[1][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_R_o[2][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[2][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_R_o[3][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_R_o[3][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+




