#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat May  5 20:47:52 2018
# Process ID: 26101
# Current directory: /home/hasing/Workspace/soc_project/vivado
# Command line: vivado
# Log file: /home/hasing/Workspace/soc_project/vivado/vivado.log
# Journal file: /home/hasing/Workspace/soc_project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hasing/Workspace/soc_project/vivado/lab4_1.xpr
INFO: [Project 1-313] Project file moved from '/home/hasing/Workspace/lab4_project/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6103.598 ; gain = 64.043 ; free physical = 8449 ; free virtual = 16043
update_compile_order -fileset sources_1
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- ttu.ee:user:axitoaudio:1.0 - axitoaudio_0
Adding cell -- ttu.ee:user:mixer:1.0 - mixer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_0/OUT_RDY(intr) and /FILTER_IIR_0/SAMPLE_TRIG(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_1/OUT_RDY(intr) and /FILTER_IIR_1/SAMPLE_TRIG(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <lab4_soc> from BD file </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd>
ipx::open_ipxact_file /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0/component.xml
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0 /home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0 /home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer /home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0 /home/hasing/Workspace/soc_project/ip_repo/zedboard_audio /home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
startgroup
create_bd_cell -type ip -vlnv tamu.edu:user:ZedboardOLED:1.0 ZedboardOLED_0
endgroup
connect_bd_net [get_bd_pins ZedboardOLED_0/s00_axi_aclk] [get_bd_pins ZedboardOLED_0/DC]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ZedboardOLED_0/s00_axi_aclk(clk) and /ZedboardOLED_0/DC(undef)
delete_bd_objs [get_bd_nets ZedboardOLED_0_DC]
set_property location {3 1028 -295} [get_bd_cells ZedboardOLED_0]
open_project /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.xpr
INFO: [Project 1-313] Project file moved from '/home/mushai/workspace/project_audio_mixer/vivado/audio_processing_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'lab4.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
lab4_auto_pc_0
lab4_ZedboardOLED_0_0
lab4_axi_gpio_1_0
lab4_xlconstant_0_0
lab4_processing_system7_0_0
lab4_axi_gpio_2_0
lab4_processing_system7_0_axi_periph_0
lab4_axi_gpio_0_0
lab4_rst_processing_system7_0_100M_0
lab4_xbar_0
lab4_xlconcat_0_0

open_bd_design {/home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:AxiToAudio:1.0 - AxiToAudio_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4> from BD file </home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd>
update_compile_order -fileset sources_1
current_project lab4_1
current_project audio_processing_system
current_project lab4_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ZedboardOLED_0/S00_AXI]
</ZedboardOLED_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C50000 [ 64K ]>
current_project audio_processing_system
current_project lab4_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
delete_bd_objs [get_bd_cells axi_gpio_0]
current_project audio_processing_system
startgroup
current_project lab4_1
create_bd_port -dir O -type intr SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ZedboardOLED_0/SDIN(undef) and /SDIN(intr)
endgroup
current_project audio_processing_system
current_project lab4_1
current_project audio_processing_system
current_project lab4_1
delete_bd_objs [get_bd_nets ZedboardOLED_0_SDIN]
delete_bd_objs [get_bd_ports SDIN]
save_bd_design
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd> 
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ui/bd_d5e3bf8f.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  5 21:20:37 2018...
