#../Verilog/rtl/conv2d_kernel_size_3.v

# rtl code
#../Verilog/rtl/conv3d_kernel_8_channel_size_3.v
#../Verilog/rtl/max_pooling.v
#../Verilog/rtl/block1_conv1_8kernel_3channel.v
#../Verilog/rtl/block1_demo.v
#../Verilog/rtl/fully_connected_16.v


#../Verilog/rtl/block1_conv1_to_maxpool.v

#../Verilog/rtl/block1_conv1.v
../Verilog/rtl/conv3d_8_kernel_3_channel_size_3.v

#../Verilog/rtl/block1_conv2.v
../Verilog/rtl/conv3d_8_kernel_8_channel_size_3.v

#../Verilog/rtl/block4_conv1.v
../Verilog/rtl/conv3d_16_kernel_8_channel_size_3.v

#../Verilog/rtl/block4_conv2.v
../Verilog/rtl/conv3d_16_kernel_16_channel_size_3.v

#../Verilog/rtl/block_demo.v
../Verilog/rtl/vip_top.v
../Verilog/rtl/fifo_24b.v
../Verilog/rtl/core.v
../Verilog/rtl/vgg16_lite_2.v
#../Verilog/rtl/vgg16.v











# tb code
../Verilog/tb/max_pooling_tb.v
../Verilog/tb/tb_conv2d_1kernel_1channel.v
../Verilog/tb/tb_conv3d_1kernel_1channel.v
../Verilog/tb/tb_floating_point.v
../Verilog/tb/tb_generator.v
../Verilog/tb/tb_writer.v
../Verilog/tb/tb_generator_3d.v
../Verilog/tb/tb_writer_3d.v

../Verilog/tb/top_tb_0.v
../Verilog/tb/top_tb_1.v
../Verilog/tb/top_tb_2.v
../Verilog/tb/top_tb_3.v
../Verilog/tb/top_tb_4.v
../Verilog/tb/top_tb_5.v
../Verilog/tb/top_tb_6.v
../Verilog/tb/top_tb_7.v






# Altera list
../Verilog/tb/altera/220model.v
../Verilog/tb/altera/altera_mf.v
../Verilog/tb/altera/sgate.v
