// Seed: 3082811931
module module_0 (
    output tri   id_0,
    input  wand  id_1
    , id_6,
    output tri0  id_2,
    input  wire  id_3,
    input  uwire id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input logic id_2,
    output logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12,
    input wand id_13
);
  always id_3 <= id_2;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5
  );
  assign id_6  = 1;
  assign id_12 = id_5;
  wire id_15;
endmodule
