
*** Running vivado
    with args -log Basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Basys3.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: link_design -top Basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicator_1_blue/indicator_1_blue.dcp' for cell 'inst_gtx1050/inst_indicate_1/ins_b'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicate_1_green/indicate_1_green.dcp' for cell 'inst_gtx1050/inst_indicate_1/ins_g'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicate_1_red/indicate_1_red.dcp' for cell 'inst_gtx1050/inst_indicate_1/ins_r'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicate_2_blue/indicate_2_blue.dcp' for cell 'inst_gtx1050/inst_indicate_2/ins_b'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicate_2_green/indicate_2_green.dcp' for cell 'inst_gtx1050/inst_indicate_2/ins_g'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/indicate_2_red/indicate_2_red.dcp' for cell 'inst_gtx1050/inst_indicate_2/ins_r'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/logo_blue/logo_blue.dcp' for cell 'inst_gtx1050/inst_logo/inst_blue'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/logo_green/logo_green.dcp' for cell 'inst_gtx1050/inst_logo/inst_green'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/logo_red/logo_red.dcp' for cell 'inst_gtx1050/inst_logo/inst_red'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/name_blue/name_blue.dcp' for cell 'inst_gtx1050/inst_name/ins_b'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/name_green/name_green.dcp' for cell 'inst_gtx1050/inst_name/ins_g'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/name_red/name_red.dcp' for cell 'inst_gtx1050/inst_name/ins_r'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/pointer_blue/pointer_blue.dcp' for cell 'inst_gtx1050/inst_pointer1/ins_b'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/pointer_green/pointer_green.dcp' for cell 'inst_gtx1050/inst_pointer1/ins_g'
INFO: [Project 1-454] Reading design checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/sources_1/ip/pointer_red/pointer_red.dcp' for cell 'inst_gtx1050/inst_pointer1/ins_r'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1610.688 ; gain = 0.000 ; free physical = 14093 ; free virtual = 18761
INFO: [Netlist 29-17] Analyzing 1091 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.090 ; gain = 0.000 ; free physical = 13982 ; free virtual = 18651
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 624 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 624 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1783.090 ; gain = 346.590 ; free physical = 13982 ; free virtual = 18651
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.777 ; gain = 100.688 ; free physical = 13962 ; free virtual = 18632

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1758418bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.637 ; gain = 418.859 ; free physical = 13538 ; free virtual = 18208

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147af98e0

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b79fec49

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18cb34764

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 97 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 18cb34764

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18cb34764

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18cb34764

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              97  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085
Ending Logic Optimization Task | Checksum: 1c4455506

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2460.574 ; gain = 0.000 ; free physical = 13416 ; free virtual = 18085

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.324 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 54 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1e301eb32

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13359 ; free virtual = 18028
Ending Power Optimization Task | Checksum: 1e301eb32

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 402.777 ; free physical = 13367 ; free virtual = 18036

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 24f98b90a

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13373 ; free virtual = 18043
Ending Final Cleanup Task | Checksum: 24f98b90a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13373 ; free virtual = 18043

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13373 ; free virtual = 18043
Ending Netlist Obfuscation Task | Checksum: 24f98b90a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13373 ; free virtual = 18043
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2863.352 ; gain = 1080.262 ; free physical = 13373 ; free virtual = 18043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13373 ; free virtual = 18043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13370 ; free virtual = 18041
INFO: [Common 17-1381] The checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Basys3_drc_opted.rpt -pb Basys3_drc_opted.pb -rpx Basys3_drc_opted.rpx
Command: report_drc -file Basys3_drc_opted.rpt -pb Basys3_drc_opted.pb -rpx Basys3_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13349 ; free virtual = 18019
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15dd4258e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13349 ; free virtual = 18019
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13349 ; free virtual = 18019

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1780e7be4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13342 ; free virtual = 18013

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18329bff7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13330 ; free virtual = 18001

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18329bff7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13330 ; free virtual = 18001
Phase 1 Placer Initialization | Checksum: 18329bff7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13330 ; free virtual = 18001

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20b77d2c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13295 ; free virtual = 17967

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 241 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 113 nets or cells. Created 0 new cell, deleted 113 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13313 ; free virtual = 17984

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            113  |                   113  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            113  |                   113  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 158ae8b2d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13320 ; free virtual = 17991
Phase 2.2 Global Placement Core | Checksum: 24202f2ca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13324 ; free virtual = 17995
Phase 2 Global Placement | Checksum: 24202f2ca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13324 ; free virtual = 17995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2785008ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13324 ; free virtual = 17996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6f23c87

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13320 ; free virtual = 17992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ff480a84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13320 ; free virtual = 17992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229095124

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13320 ; free virtual = 17992

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20d85a854

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13318 ; free virtual = 17989

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 241da5993

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13317 ; free virtual = 17989

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a022b033

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13317 ; free virtual = 17989
Phase 3 Detail Placement | Checksum: 1a022b033

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13317 ; free virtual = 17989

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 166ed045e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 166ed045e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13315 ; free virtual = 17985
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.204. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cf0a7c80

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13315 ; free virtual = 17985
Phase 4.1 Post Commit Optimization | Checksum: 1cf0a7c80

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13315 ; free virtual = 17985

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf0a7c80

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cf0a7c80

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978
Phase 4.4 Final Placement Cleanup | Checksum: 2a4f1b6ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a4f1b6ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978
Ending Placer Task | Checksum: 1aadbf7c3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13308 ; free virtual = 17978
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13321 ; free virtual = 17991
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13321 ; free virtual = 17991
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13306 ; free virtual = 17985
INFO: [Common 17-1381] The checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13333 ; free virtual = 18006
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_placed.rpt -pb Basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13329 ; free virtual = 18001
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b9a7183b ConstDB: 0 ShapeSum: f134df88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f7e21445

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13223 ; free virtual = 17896
Post Restoration Checksum: NetGraph: 569041e NumContArr: f2791027 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7e21445

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13200 ; free virtual = 17873

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f7e21445

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13167 ; free virtual = 17839

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f7e21445

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13167 ; free virtual = 17839
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a56b9374

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13150 ; free virtual = 17823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.322  | TNS=0.000  | WHS=-0.084 | THS=-1.966 |

Phase 2 Router Initialization | Checksum: 1dd208635

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13155 ; free virtual = 17828

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2842
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2842
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1172adc6d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13138 ; free virtual = 17812

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.802  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c83f24a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17815
Phase 4 Rip-up And Reroute | Checksum: 1c83f24a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17815

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124ee12b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 124ee12b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17815

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124ee12b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17815
Phase 5 Delay and Skew Optimization | Checksum: 124ee12b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17815

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1615a5120

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.881  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c00774f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17814
Phase 6 Post Hold Fix | Checksum: 1c00774f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17814

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35494 %
  Global Horizontal Routing Utilization  = 2.56858 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ccfe8ca8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13142 ; free virtual = 17814

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ccfe8ca8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17813

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d03b91e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17813

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.881  | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d03b91e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13141 ; free virtual = 17813
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13164 ; free virtual = 17836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13164 ; free virtual = 17836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13164 ; free virtual = 17836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2863.352 ; gain = 0.000 ; free physical = 13154 ; free virtual = 17839
INFO: [Common 17-1381] The checkpoint '/home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Basys3_drc_routed.rpt -pb Basys3_drc_routed.pb -rpx Basys3_drc_routed.rpx
Command: report_drc -file Basys3_drc_routed.rpt -pb Basys3_drc_routed.pb -rpx Basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Basys3_methodology_drc_routed.rpt -pb Basys3_methodology_drc_routed.pb -rpx Basys3_methodology_drc_routed.rpx
Command: report_methodology -file Basys3_methodology_drc_routed.rpt -pb Basys3_methodology_drc_routed.pb -rpx Basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/claudio/U/24.2/arqui/g21/Entrega-3/especial_fase_2_0/Proyecto Base.runs/impl_1/Basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Basys3_power_routed.rpt -pb Basys3_power_summary_routed.pb -rpx Basys3_power_routed.rpx
Command: report_power -file Basys3_power_routed.rpt -pb Basys3_power_summary_routed.pb -rpx Basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Basys3_route_status.rpt -pb Basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Basys3_bus_skew_routed.rpt -pb Basys3_bus_skew_routed.pb -rpx Basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:32:46 2024...

*** Running vivado
    with args -log Basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Basys3.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: open_checkpoint Basys3_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1436.344 ; gain = 0.000 ; free physical = 14359 ; free virtual = 19039
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1578.820 ; gain = 0.000 ; free physical = 14114 ; free virtual = 18794
INFO: [Netlist 29-17] Analyzing 1067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2209.062 ; gain = 6.938 ; free physical = 13537 ; free virtual = 18217
Restored from archive | CPU: 0.390000 secs | Memory: 9.888863 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2209.062 ; gain = 6.938 ; free physical = 13537 ; free virtual = 18217
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.062 ; gain = 0.000 ; free physical = 13537 ; free virtual = 18217
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 624 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 624 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.062 ; gain = 772.719 ; free physical = 13537 ; free virtual = 18217
Command: write_bitstream -force Basys3.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/claudio/apps/vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/addr1 input inst_gtx1050/addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/addr1__0 input inst_gtx1050/addr1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_1_addr_reg input inst_gtx1050/indicate_1_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_1_addr_reg input inst_gtx1050/indicate_1_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_2_addr_reg input inst_gtx1050/indicate_2_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_2_addr_reg input inst_gtx1050/indicate_2_addr_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/logo_addr_reg input inst_gtx1050/logo_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/logo_addr_reg input inst_gtx1050/logo_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/name_addr_reg input inst_gtx1050/name_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/name_addr_reg input inst_gtx1050/name_addr_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer1_addr_reg input inst_gtx1050/pointer1_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer1_addr_reg input inst_gtx1050/pointer1_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer2_addr_reg input inst_gtx1050/pointer2_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer2_addr_reg input inst_gtx1050/pointer2_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/indicate_1_addr_reg multiplier stage inst_gtx1050/indicate_1_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/logo_addr_reg multiplier stage inst_gtx1050/logo_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/pointer1_addr_reg multiplier stage inst_gtx1050/pointer1_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/pointer2_addr_reg multiplier stage inst_gtx1050/pointer2_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Basys3.bit...
Writing bitstream ./Basys3.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.672 ; gain = 451.609 ; free physical = 13455 ; free virtual = 18140
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:33:24 2024...

*** Running vivado
    with args -log Basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Basys3.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: open_checkpoint Basys3_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1436.500 ; gain = 0.000 ; free physical = 14350 ; free virtual = 19033
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1578.977 ; gain = 0.000 ; free physical = 14097 ; free virtual = 18781
INFO: [Netlist 29-17] Analyzing 1067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2209.156 ; gain = 6.938 ; free physical = 13514 ; free virtual = 18198
Restored from archive | CPU: 0.390000 secs | Memory: 9.888863 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2209.156 ; gain = 6.938 ; free physical = 13514 ; free virtual = 18198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.156 ; gain = 0.000 ; free physical = 13514 ; free virtual = 18198
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 624 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 624 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.156 ; gain = 772.656 ; free physical = 13514 ; free virtual = 18197
Command: write_bitstream -force Basys3.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/claudio/apps/vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/addr1 input inst_gtx1050/addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/addr1__0 input inst_gtx1050/addr1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_1_addr_reg input inst_gtx1050/indicate_1_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_1_addr_reg input inst_gtx1050/indicate_1_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_2_addr_reg input inst_gtx1050/indicate_2_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/indicate_2_addr_reg input inst_gtx1050/indicate_2_addr_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/logo_addr_reg input inst_gtx1050/logo_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/logo_addr_reg input inst_gtx1050/logo_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/name_addr_reg input inst_gtx1050/name_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/name_addr_reg input inst_gtx1050/name_addr_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer1_addr_reg input inst_gtx1050/pointer1_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer1_addr_reg input inst_gtx1050/pointer1_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer2_addr_reg input inst_gtx1050/pointer2_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_gtx1050/pointer2_addr_reg input inst_gtx1050/pointer2_addr_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/indicate_1_addr_reg multiplier stage inst_gtx1050/indicate_1_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/logo_addr_reg multiplier stage inst_gtx1050/logo_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/pointer1_addr_reg multiplier stage inst_gtx1050/pointer1_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_gtx1050/pointer2_addr_reg multiplier stage inst_gtx1050/pointer2_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Basys3.bit...
Writing bitstream ./Basys3.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.766 ; gain = 451.609 ; free physical = 13432 ; free virtual = 18120
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:35:54 2024...
