// Seed: 2771098826
module module_0;
  always_latch begin
    if (!id_1) begin
      $display(1);
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11, id_12;
  always @(posedge 1'b0) @* $display(id_7 % 1);
  tri1 id_13, id_14 = 1;
  module_0();
  assign id_8 = 1'd0;
  wire id_15;
endmodule
