Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jun  3 17:59:04 2024
| Host         : ubuntu-MS-7D30 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : vitis_design_wrapper
| Device       : xcvc1902-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Registers                  | 5590 |     0 |          0 |   1799680 |  0.31 |
|   Register as Flip Flop    | 5590 |     0 |          0 |   1799680 |  0.31 |
|   Register as Latch        |    0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   | 4459 |     0 |          0 |    899840 |  0.50 |
|   LUT as Logic             | 3946 |     0 |          0 |    899840 |  0.44 |
|   LUT as Memory            |  513 |     0 |          0 |    449920 |  0.11 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  513 |     0 |            |           |       |
|       Variable Length      |  440 |     0 |            |           |       |
|       Fixed Length         |   73 |     0 |            |           |       |
| LOOKAHEAD8                 |   92 |     0 |          0 |    112480 |  0.08 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+------+-------+------------+-----------+-------+
|                   Site Type                   | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+------+-------+------------+-----------+-------+
| SLICE                                         | 1299 |     0 |          0 |    112480 |  1.15 |
|   SLICEL                                      |  660 |     0 |            |           |       |
|   SLICEM                                      |  639 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   96 |     0 |            |           |       |
| CLB LUTs                                      | 4459 |     0 |          0 |    899840 |  0.50 |
|    using CASCADE                              |  764 |     0 |            |           |       |
|   LUT as Logic                                | 3946 |     0 |          0 |    899840 |  0.44 |
|     single output                             | 1937 |       |            |           |       |
|     dual output                               | 2009 |       |            |           |       |
|   LUT as Memory                               |  513 |     0 |          0 |    449920 |  0.11 |
|     LUT as Distributed RAM                    |    0 |     0 |            |           |       |
|     LUT as Shift Register                     |  513 |     0 |            |           |       |
|       single output                           |  465 |       |            |           |       |
|       dual output                             |   48 |       |            |           |       |
| CLB Registers                                 | 5590 |     0 |          0 |   1799680 |  0.31 |
|   Register driven from within the CLB         | 2993 |       |            |           |       |
|   Register driven from outside the CLB        | 2597 |       |            |           |       |
|     LUT in front of the register is unused    | 2211 |       |            |           |       |
|     LUT in front of the register is used      |  386 |       |            |           |       |
| CLB Imux registers                            |    0 |     0 |            |           |       |
|   Pipelining                                  |    0 |       |            |           |       |
| Unique Control Sets                           |  442 |       |          0 |    224960 |  0.20 |
+-----------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    1 |     0 |          0 |       967 |  0.10 |
|   RAMB36E5               |    0 |     0 |          0 |       967 |  0.00 |
|   RAMB18E5*              |    2 |     0 |          0 |      1934 |  0.10 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    1 |     0 |          0 |      1968 |  0.05 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    1 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |  382 |   382 |          0 |       692 | 55.20 |
|   XPIO IOB                   |  382 |   382 |          0 |       648 | 58.95 |
|     INPUT                    |    6 |       |            |           |       |
|     OUTPUT                   |  112 |       |            |           |       |
|     BIDIR                    |  264 |       |            |           |       |
|   HDIO IOB                   |    0 |     0 |          0 |        44 |  0.00 |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    4 |     0 |          0 |       980 |  0.41 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    1 |     0 |          0 |        12 |  8.33 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    3 |     0 |          0 |       296 |  1.01 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    9 |     9 |          0 |        24 | 37.50 |
| MMCM                     |    1 |     0 |          0 |        12 |  8.33 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    1 |     0 |          0 |        28 |  3.57 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    8 |     0 |          0 |        10 | 80.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    1 |     0 |          0 |        16 |  6.25 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    3 |     3 |          0 |         4 |  75.00 |
| DDRMC_RIU          |    3 |     3 |          0 |         4 |  75.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |       1315 |     86949 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5176 |            Register |
| LUT3          | 1279 |                 CLB |
| LUT5          |  895 |                 CLB |
| LUT4          |  755 |                 CLB |
| LUT6          |  746 |                 CLB |
| LUTCY2        |  696 |                 CLB |
| LUTCY1        |  696 |                 CLB |
| LUT2          |  576 |                 CLB |
| SRLC32E       |  442 |                 CLB |
| LUT1          |  312 |                 CLB |
| FDCE          |  252 |            Register |
| IOBUF         |  216 |                 I/O |
| FDSE          |  162 |            Register |
| SRL16E        |  119 |                 CLB |
| OBUF          |   94 |                 I/O |
| LOOKAHEAD8    |   92 |                 CLB |
| XPHY          |   71 |                 I/O |
| XPIO_VREF     |   48 |                 I/O |
| IOBUFDS_COMP  |   16 |                 I/O |
| XPLL          |    9 |               Clock |
| OBUFDS        |    9 |                 I/O |
| NOC_NMU128    |    8 |            Advanced |
| IOBUFDS       |    8 |                 I/O |
| IBUFDS        |    3 |                 I/O |
| DDRMC_RIU     |    3 |            Advanced |
| DDRMC         |    3 |            Advanced |
| BUFGCE        |    3 |               Clock |
| RAMB18E5_INT  |    2 |            BLOCKRAM |
| PS9           |    1 |            Advanced |
| NOC_NSU128    |    1 |            Advanced |
| NOC_NMU512    |    1 |            Advanced |
| MMCME5        |    1 |               Clock |
| DSPFP32       |    1 |          Arithmetic |
| BUFG_PS       |    1 |               Clock |
| AIE_NOC_S_AXI |    1 |            Advanced |
+---------------+------+---------------------+


11. Black Boxes
---------------

+------------------------------------------------------+------+
|                       Ref Name                       | Used |
+------------------------------------------------------+------+
| vitis_design_icn_ctrl_5_0_sc_node_v1_0_14_mi_handler |    1 |
| vitis_design_icn_ctrl_4_0_sc_node_v1_0_14_mi_handler |    1 |
| vitis_design_icn_ctrl_3_0_sc_node_v1_0_14_mi_handler |    1 |
| vitis_design_icn_ctrl_2_0_sc_node_v1_0_14_mi_handler |    1 |
+------------------------------------------------------+------+


12. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| vitis_design_psr_312mhz_0          |    1 |
| vitis_design_psr_104mhz_0          |    1 |
| vitis_design_noc_lpddr4_0          |    1 |
| vitis_design_noc_ddr4_0            |    1 |
| vitis_design_mac_1_0               |    1 |
| vitis_design_icn_ctrl_5_0          |    1 |
| vitis_design_icn_ctrl_4_0          |    1 |
| vitis_design_icn_ctrl_3_0          |    1 |
| vitis_design_icn_ctrl_2_0          |    1 |
| vitis_design_icn_ctrl_1_0          |    1 |
| vitis_design_clk_wizard_0_0        |    1 |
| vitis_design_cips_noc_0            |    1 |
| vitis_design_axi_intc_parent_0     |    1 |
| vitis_design_axi_intc_cascaded_1_0 |    1 |
| bd_90d1_MC0_ddrc_0_phy             |    1 |
| bd_28ba_MC1_ddrc_0_phy             |    1 |
| bd_28ba_MC0_ddrc_0_phy             |    1 |
+------------------------------------+------+


