"""engine/scripts/check_formal.py: the formal gate (docs/design.md 1.5's
`formal` row, "### M3."). Runs REAL SymbiYosys (smtbmc yices + abc pdr)
through the eda image - not hermetic, needs the eda image, same as
test_check_lint.py's own verilator-lint smoke."""
from __future__ import annotations

import json
import sys
from pathlib import Path

import pytest

REPO = Path(__file__).resolve().parents[1]
ENGINE = REPO / "engine"
SCRIPTS = ENGINE / "scripts"
sys.path.insert(0, str(SCRIPTS))
sys.path.insert(0, str(ENGINE / "lib"))

import check_formal  # noqa: E402
import gate  # noqa: E402
import yaml as _yaml  # noqa: E402

GATES_YAML = ENGINE / "reference" / "gates.yaml"


def _formal_gate_row():
    rows = _yaml.safe_load(GATES_YAML.read_text(encoding="utf-8"))["gates"]["vde"]
    return rows["formal"]


RTL_OK = """\
module top (input wire clk, input wire rst, output reg [3:0] count);
  always @(posedge clk) count <= rst ? 4'd0 : count + 4'd1;
endmodule
"""

# gates.yaml's own named fault for `formal`: "a register with no reset: sim
# passes, formal fails".
RTL_NO_RESET = """\
module top (input wire clk, input wire rst, output reg [3:0] count);
  always @(posedge clk) count <= count + 4'd1;
endmodule
"""

FORMAL_SV = """\
module top_formal (input wire clk, input wire rst, output wire [3:0] count);
  top dut (.clk(clk), .rst(rst), .count(count));
`ifdef FORMAL
  reg past_valid = 0;
  always @(posedge clk) past_valid <= 1;
  always @(posedge clk)
    if (past_valid)
      REQ_RESET: assert (!$past(rst) || count == 4'd0);
  always @(posedge clk)
    COVER_MAX: cover (count == 4'hF);
`endif
endmodule
"""

SPEC = """\
top: top
requirements:
  - id: REQ-RESET
    text: reset proven for all time, not just what a sim test tries
    check: formal
    property: REQ_RESET
formal:
  depth: 12
"""


def make_ws(tmp_path: Path, rtl_text: str) -> Path:
    ws = tmp_path / "ws"
    (ws / "rtl").mkdir(parents=True)
    (ws / "spec").mkdir(parents=True)
    (ws / "formal").mkdir(parents=True)
    (ws / "rtl" / "top.v").write_text(rtl_text, encoding="utf-8")
    (ws / "spec" / "spec.yaml").write_text(SPEC, encoding="utf-8")
    (ws / "formal" / "top_formal.sv").write_text(FORMAL_SV, encoding="utf-8")
    return ws


@pytest.mark.slow
def test_clean_design_proves_with_both_engines(tmp_path, capsys):
    ws = make_ws(tmp_path, RTL_OK)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["status"] == "pass"
    assert out["proven"] == ["REQ-RESET"]
    assert out["smt_status"] == "PASS"
    assert out["pdr_status"] == "PASS"
    assert out["cover_points"] == ["COVER_MAX"]
    assert out["bounded"] == [] and out["failed"] == []


@pytest.mark.slow
def test_register_with_no_reset_fails(tmp_path, capsys):
    ws = make_ws(tmp_path, RTL_NO_RESET)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    kinds = {v["kind"] for v in out["violations"]}
    assert "property_failed" in kinds
    assert out["failed"] == ["REQ-RESET"]
    assert out["smt_status"] == "FAIL"
    gate_result = gate.evaluate("formal", _formal_gate_row(), out)
    assert gate_result["status"] == "fail"


SPEC_PROPERTY_IS_A_COVER = """\
top: top
requirements:
  - id: REQ-RESET
    text: reset proven for all time, not just what a sim test tries
    check: formal
    property: COVER_MAX
formal:
  depth: 12
"""


@pytest.mark.slow
def test_property_naming_a_cover_point_is_refused(tmp_path, capsys):
    # a `property:` label must be the ASSERT it claims to be - COVER_MAX is
    # a real label in formal/*.sv's own model (FORMAL_SV's `cover`), so
    # `label not in smt_cases` would not catch this; without the type/
    # skipped check this sails through classify_property and comes back
    # "proven" with nothing actually proven about it.
    ws = make_ws(tmp_path, RTL_OK)
    (ws / "spec" / "spec.yaml").write_text(SPEC_PROPERTY_IS_A_COVER,
                                           encoding="utf-8")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "COVER_MAX" in out["remediation"]


def test_sby_done_error_is_refused_for_any_task(tmp_path, capsys, monkeypatch):
    # DONE (ERROR) still matches DONE_RE (run_sby's own guard is only for a
    # launcher that never reaches DONE at all) - an ERRORed task must be
    # refused too, not silently folded into bounded/proven downstream.
    ws = make_ws(tmp_path, RTL_OK)
    fake_eda = tmp_path / "fake-eda.sh"
    # the probe's clock dump comes back empty (one clock domain, none)
    fake_eda.write_text("#!/bin/sh\necho 'check_formal: clocked cells'\n"
                        "echo 'DONE (ERROR)'\nexit 0\n", encoding="utf-8")
    fake_eda.chmod(0o755)
    monkeypatch.setattr(check_formal, "EDA_BIN", fake_eda)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "DONE (ERROR)" in out["remediation"]


def test_no_formal_requirement_is_an_error(tmp_path, capsys):
    # an empty property set is a refusal, never a vacuous pass.
    ws = make_ws(tmp_path, RTL_OK)
    (ws / "spec" / "spec.yaml").write_text(
        "top: top\nrequirements:\n  - id: REQ-X\n    text: x\n    check: sim\n",
        encoding="utf-8")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert out["status"] == "error"
    assert "empty property set" in out["remediation"]


@pytest.mark.slow
def test_missing_property_label_is_an_error(tmp_path, capsys):
    # a 'property' spec.yaml names that formal/*.sv never defines (a typo,
    # or a `bind` that silently failed to attach - see check_formal.py's own
    # header) is refused, never silently skipped.
    ws = make_ws(tmp_path, RTL_OK)
    (ws / "spec" / "spec.yaml").write_text(
        "top: top\nrequirements:\n"
        "  - id: REQ-RESET\n    text: x\n    check: formal\n"
        "    property: NOT_A_REAL_LABEL\nformal:\n  depth: 12\n",
        encoding="utf-8")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "NOT_A_REAL_LABEL" in out["remediation"]


def test_no_rtl_files_is_an_error(tmp_path, capsys):
    ws = make_ws(tmp_path, RTL_OK)
    for f in (ws / "rtl").glob("*.v"):
        f.unlink()
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "no *" in out["remediation"]


def test_crashed_launcher_is_an_error(tmp_path, capsys, monkeypatch):
    # a failed launcher (nonzero exit, no DONE line) fails the gate - never
    # silently treated as "no findings".
    ws = make_ws(tmp_path, RTL_OK)
    bad_eda = tmp_path / "bad-eda.sh"
    # the probe's clock dump comes back empty, so the run reaches sby
    bad_eda.write_text("#!/bin/sh\necho 'check_formal: clocked cells'\n"
                       "exit 127\n", encoding="utf-8")
    bad_eda.chmod(0o755)
    monkeypatch.setattr(check_formal, "EDA_BIN", bad_eda)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "no DONE line" in out["remediation"]


def test_task_substatus_parses_basecase_and_induction():
    text = ("engine_0 (smtbmc yices) returned pass for basecase\n"
           "engine_0 (smtbmc yices) returned FAIL for induction\n")
    assert check_formal.task_substatus(text) == {
        "basecase": "pass", "induction": "FAIL"}
    assert check_formal.task_substatus("nothing here at all") == {
        "basecase": None, "induction": None}


CASE_OK = {"failed": False}
CASE_FAILED = {"failed": True}


def test_classify_property_proven():
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_OK, {"basecase": "pass", "induction": "pass"},
        "PASS", 20)
    assert verdict == "proven" and violation is None


def test_classify_property_failed_by_smtbmc():
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_FAILED, {"basecase": "FAIL", "induction": "FAIL"},
        "FAIL", 20)
    assert verdict == "failed"
    assert violation["kind"] == "property_failed"
    assert violation["severity"] == "error"


def test_classify_property_induction_trace_is_not_a_counterexample():
    # The uart run: basecase passed to depth 20, the induction step failed
    # on p_start_ignored_while_busy (sby tags that property <failure> with
    # trace_induct.vcd) and abc pdr proved it. An unreachable induction
    # start state is bounded, not a counterexample.
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_FAILED, {"basecase": "pass", "induction": "FAIL"},
        "PASS", 20)
    assert verdict == "bounded"
    assert violation["kind"] == "bounded_not_proven"
    # The planted fault: the same <failure> with the basecase failed is a
    # real counterexample and still fails the gate.
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_FAILED, {"basecase": "FAIL", "induction": None},
        "PASS", 20)
    assert verdict == "failed"
    assert violation["kind"] == "property_failed"


def test_classify_property_engine_disagreement():
    # smtbmc claims proven, but abc pdr found a counterexample it did not -
    # never trusted silently.
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_OK, {"basecase": "pass", "induction": "pass"},
        "FAIL", 20)
    assert verdict == "failed"
    assert violation["kind"] == "engine_disagreement"


def test_classify_property_bounded_when_induction_does_not_converge(capsys):
    # docs/design.md section 2: "A property that only reaches a bounded
    # depth is recorded as bounded with its depth, and the gate never
    # reports it as proven."
    verdict, violation = check_formal.classify_property(
        "P", "REQ", CASE_OK, {"basecase": "pass", "induction": None},
        "PASS", 20)
    assert verdict == "bounded"
    assert violation["kind"] == "bounded_not_proven"
    assert violation["severity"] == "info"
    assert violation["depth"] == 20
    gate_result = gate.evaluate(
        "formal", _formal_gate_row(),
        {"violations": [violation], "counts": {"total": 1}})
    assert gate_result["status"] == "pass"  # info severity never fails the gate


def test_classify_property_pdr_error_raises():
    # pdr's own DONE reached ERROR (a solver crash) - never silently
    # dropped through to "bounded" just because smtbmc's basecase passed.
    import pytest
    from checklib import CheckError
    with pytest.raises(CheckError):
        check_formal.classify_property(
            "P", "REQ", CASE_OK, {"basecase": "pass", "induction": "pass"},
            "ERROR", 20)


def test_classify_property_pdr_unknown_raises():
    import pytest
    from checklib import CheckError
    with pytest.raises(CheckError):
        check_formal.classify_property(
            "P", "REQ", CASE_OK, {"basecase": "pass", "induction": None},
            "UNKNOWN", 20)


# The tail of corpus/vde/riscv's planted formal fault's pdr log
# (iic-osic-tools-2026.09): abc finds the counterexample, then
# yosys-witness crashes converting it to a trace.
PDR_TRACE_CRASH_LOG = """\
SBY  3:18:52 [pdr] engine_0: Output 0 of miter "model/design_aiger" was asserted in frame 2.  Time =     0.04 sec
SBY  3:18:52 [pdr] engine_0: Status returned by engine: FAIL
SBY  3:18:52 [pdr] engine_0: Converting AIGER witness trace 'engine_0/trace.aiw' to Yosys witness trace 'engine_0/trace_aiw.yw'...
SBY  3:18:52 [pdr] engine_0: File "/opt/eda/foss/tools/yosys/bin/yosys-witness", line 270, in aiw2yw
SBY  3:18:52 [pdr] engine_0: values[bit] = v
SBY  3:18:52 [pdr] engine_0: AssertionError
SBY  3:18:52 [pdr] engine_0: task failed. ERROR.
SBY  3:18:52 [pdr] summary: engine_0 (abc pdr) returned FAIL
SBY  3:18:52 [pdr] summary: engine_0 did not produce any traces
SBY  3:18:52 [pdr] DONE (ERROR, rc=16)
"""


def test_pdr_done_status_reads_a_fail_whose_trace_crashed_as_fail():
    assert check_formal.pdr_done_status(PDR_TRACE_CRASH_LOG) == "FAIL"


def test_pdr_done_status_keeps_any_other_error():
    # no abc FAIL before the crash: pdr reached no verdict
    no_fail = PDR_TRACE_CRASH_LOG.replace("(abc pdr) returned FAIL",
                                          "(abc pdr) returned ERROR")
    assert check_formal.pdr_done_status(no_fail) == "ERROR"
    # abc FAILed but something other than aiw2yw crashed
    other = PDR_TRACE_CRASH_LOG.replace("in aiw2yw", "in yw2aiw")
    assert check_formal.pdr_done_status(other) == "ERROR"
    assert check_formal.pdr_done_status("[pdr] DONE (PASS, rc=0)") == "PASS"


def test_wrong_kind_labels_ignores_skipped_asserts():
    # M5, docs/design.md-cited: a skipped ASSERT is still an ASSERT - it
    # falls back to classify_property's task-level basecase/induction
    # verdict, and must never be refused as a label/kind mismatch just
    # because sby marked it <skipped/> when SOME OTHER property in the same
    # run needed more induction depth.
    props = {"P_OK": "REQ-OK", "P_SKIPPED": "REQ-SKIPPED"}
    smt_cases = {
        "P_OK": {"type": "ASSERT", "failed": False, "skipped": False},
        "P_SKIPPED": {"type": "ASSERT", "failed": False, "skipped": True},
    }
    assert check_formal.wrong_kind_labels(props, smt_cases) == []


def test_wrong_kind_labels_catches_a_cover_point_named_as_an_assert():
    props = {"COVER_MAX": "REQ-X"}
    smt_cases = {"COVER_MAX": {"type": "COVER", "failed": False,
                               "skipped": False}}
    assert check_formal.wrong_kind_labels(props, smt_cases) == ["COVER_MAX"]


def test_classify_property_no_verdict_at_all_is_an_error():
    import pytest
    from checklib import CheckError
    with pytest.raises(CheckError):
        check_formal.classify_property(
            "P", "REQ", CASE_OK, {"basecase": None, "induction": None},
            "PASS", 20)


@pytest.mark.slow
def test_relative_workspace_proves_cleanly(tmp_path, capsys, monkeypatch):
    """M5 regression (found running the real /vde skill end to end on
    counter8): run_sby's own `cwd=str(sby_dir)` combined with an
    unresolved-relative `config`/`workdir` (both built from the same,
    possibly-relative, --workspace) doubled the workspace's own relative
    prefix under sby's cwd and it could never find its own config file.
    A relative --workspace must still prove cleanly."""
    ws = make_ws(tmp_path, RTL_OK)
    monkeypatch.chdir(tmp_path)
    code = check_formal.main(["--workspace", "ws"])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["status"] == "pass"
    assert out["proven"] == ["REQ-RESET"]


# A DUT with an internal register the wrapper can only reach by bind or by
# hierarchical reference: q counts 0..9 and wraps, so `q <= 9` is an
# invariant and `q <= 8` is false.
RTL_DECADE = """\
module top (input wire clk, input wire rst, output wire [3:0] count);
  reg [3:0] q = 4'd0;
  always @(posedge clk) q <= (rst || q == 4'd9) ? 4'd0 : q + 4'd1;
  assign count = q;
endmodule
"""

# The regression the spi_fifo /vde run found: a bound checker whose assert
# is always false. yosys's native frontend drops the bind, so the assert
# never reached sby's model; it must come back as a failure.
FORMAL_BIND_FALSE = """\
module chk (input wire clk, input wire [3:0] q);
  B_FALSE: assert property (@(posedge clk) 1'b0);
endmodule
bind top chk u_chk (.clk(clk), .q(q));
module top_formal (input wire clk, input wire rst, output wire [3:0] count);
  top dut (.clk(clk), .rst(rst), .count(count));
endmodule
"""

FORMAL_HIER = """\
module top_formal (input wire clk, input wire rst, output wire [3:0] count);
  top dut (.clk(clk), .rst(rst), .count(count));
  always @(posedge clk) begin : props
    H_INV: assert (dut.q <= 4'd%d);
  end
endmodule
"""


def _spec_for(label: str) -> str:
    return ("top: top\nrequirements:\n"
            "  - id: REQ-P\n    text: x\n    check: formal\n"
            f"    property: {label}\nformal:\n  depth: 12\n")


def _ws_with(tmp_path: Path, rtl: str, formal: str, label: str) -> Path:
    ws = make_ws(tmp_path, rtl)
    (ws / "formal" / "top_formal.sv").write_text(formal, encoding="utf-8")
    (ws / "spec" / "spec.yaml").write_text(_spec_for(label), encoding="utf-8")
    return ws


@pytest.mark.slow
def test_bound_always_false_assert_fails(tmp_path, capsys):
    ws = _ws_with(tmp_path, RTL_DECADE, FORMAL_BIND_FALSE, "B_FALSE")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    assert out["frontend"] == "slang"
    assert out["failed"] == ["REQ-P"] and out["proven"] == []


@pytest.mark.slow
def test_hierarchical_ref_invariant_proves_and_false_one_fails(tmp_path, capsys):
    # natively `dut.q` is an undriven wire (a free input), or - inside a
    # named block - the assert is dropped outright; either way nothing
    # about the DUT would be proven.
    ws = _ws_with(tmp_path / "t", RTL_DECADE, FORMAL_HIER % 9, "H_INV")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["frontend"] == "slang" and out["frontend_why"]
    assert out["proven"] == ["REQ-P"]

    ws = _ws_with(tmp_path / "f", RTL_DECADE, FORMAL_HIER % 8, "H_INV")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    assert out["failed"] == ["REQ-P"]


@pytest.mark.slow
def test_plain_wrapper_stays_on_the_native_frontend(tmp_path, capsys):
    ws = make_ws(tmp_path, RTL_OK)
    check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert out["frontend"] == "native" and out["frontend_why"] is None


def test_bind_without_slang_is_refused(tmp_path, capsys, monkeypatch):
    ws = _ws_with(tmp_path, RTL_DECADE, FORMAL_BIND_FALSE, "B_FALSE")
    monkeypatch.setattr(check_formal, "probe", lambda *a: "")
    monkeypatch.setattr(check_formal, "slang_plugin", lambda: None)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "bind" in out["remediation"] and "yosys-slang" in out["remediation"]


def test_slang_that_cannot_read_the_design_is_refused(tmp_path, capsys,
                                                       monkeypatch):
    ws = _ws_with(tmp_path, RTL_DECADE, FORMAL_HIER % 9, "H_INV")
    native = "Warning: Identifier `\\dut.q' is implicitly declared.\n"
    monkeypatch.setattr(check_formal, "probe",
                        lambda fe, *a: native if fe == "native" else "ERROR: x")
    monkeypatch.setattr(check_formal, "slang_plugin", lambda: tmp_path)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "dut.q" in out["remediation"] and "could not read" in out["remediation"]


# The spi_fifo /vde run's P4 stop: a hierarchical reference inside an
# expression stops yosys's native frontend with an AST_AUTOWIRE error before
# it logs the implicit declaration hier_refs looks for, so the gate stayed
# on native and every sby task died reading the wrapper.
FORMAL_HIER_EXPR = """\
module top_formal (input wire clk, input wire rst, output wire [3:0] count);
  top dut (.clk(clk), .rst(rst), .count(count));
  always @(posedge clk) begin : props
    H_INV: assert ((dut.q + 4'd0) <= 4'd9);
  end
endmodule
"""


@pytest.mark.slow
def test_hier_ref_that_crashes_native_proves_under_slang(tmp_path, capsys):
    ws = _ws_with(tmp_path, RTL_DECADE, FORMAL_HIER_EXPR, "H_INV")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["frontend"] == "slang" and "could not read" in out["frontend_why"]
    assert out["proven"] == ["REQ-P"]


SLANG_OK_LOG = (f"{check_formal.PROBE_MARK}\ntop_formal/$assert$x\n"
                f"{check_formal.CLOCK_MARK}\n")


CRASHED_NATIVE_LOG = (
    "-- Running command `read -formal w.sv; hierarchy -top top_formal; "
    f"proc; flatten; log {check_formal.PROBE_MARK}; select -list t:$assert;"
    f" opt_clean; log {check_formal.CLOCK_MARK}; dump t:$*dff*' --\n"
    "w.sv:4: ERROR: Don't know how to detect sign and width for "
    "AST_AUTOWIRE node!\n")


def test_native_that_cannot_read_falls_to_slang(tmp_path, monkeypatch):
    monkeypatch.setattr(check_formal, "probe", lambda fe, *a:
                        CRASHED_NATIVE_LOG if fe == "native"
                        else SLANG_OK_LOG)
    monkeypatch.setattr(check_formal, "slang_plugin", lambda: tmp_path)
    fe, why, _, _ = check_formal.pick_frontend([], [], "top_formal")
    assert fe == "slang" and "detect sign and width" in why
    # a native read that works keeps native: the fallback is only for a
    # probe that never reached its property count
    monkeypatch.setattr(check_formal, "probe", lambda fe, *a: SLANG_OK_LOG)
    assert check_formal.pick_frontend([], [], "top_formal")[0] == "native"


def test_neither_frontend_reading_is_refused_naming_both(tmp_path,
                                                         monkeypatch):
    logs = {"native": CRASHED_NATIVE_LOG,
            "slang": ("ERROR: Design elaboration failed\nw.sv:9:19: error: "
                      "reading net state during design initialization "
                      "unsupported\n")}
    monkeypatch.setattr(check_formal, "probe", lambda fe, *a: logs[fe])
    monkeypatch.setattr(check_formal, "slang_plugin", lambda: tmp_path)
    with pytest.raises(check_formal.CheckError) as exc:
        check_formal.pick_frontend([], [], "top_formal")
    msg = str(exc.value)
    assert "AST_AUTOWIRE" in msg and "design initialization" in msg
    assert "always @*" in msg


def test_hier_refs_reads_only_dotted_implicit_identifiers():
    log = ("x.sv:4: Warning: Identifier `\\dut.q' is implicitly declared.\n"
           "x.sv:5: Warning: Identifier `\\plain' is implicitly declared.\n")
    assert check_formal.hier_refs(log) == ["dut.q"]
    assert check_formal.hier_refs("no warnings here") == []


def test_has_bind_ignores_comments(tmp_path):
    commented = tmp_path / "a.sv"
    commented.write_text("// never `bind`:\n/* bind top chk u (); */\n"
                         "module m; endmodule\n", encoding="utf-8")
    bound = tmp_path / "b.sv"
    bound.write_text("bind top chk u_chk (.clk(clk));\n", encoding="utf-8")
    assert not check_formal.has_bind([commented])
    assert check_formal.has_bind([commented, bound])


def test_count_properties_none_when_probe_never_got_there():
    top = "top_formal"
    assert check_formal.count_properties("ERROR: parse", top) is None
    # yosys echoes the whole -p script, marks included, before it reads a
    # file; a probe that died reading is still one that never got there
    assert check_formal.count_properties(CRASHED_NATIVE_LOG, top) is None
    assert check_formal.clocking(CRASHED_NATIVE_LOG) is None
    log = f"{check_formal.PROBE_MARK}\ntop_formal/$5\ntop_formal/\\L\n"
    assert check_formal.count_properties(log, top) == 2


def test_resolve_labels_matches_leaf_and_refuses_ambiguity():
    cases = {"A": {}, "dut.u_chk.B": {}, "blk.C": {}, "x.C": {}}
    props = {"A": "R1", "B": "R2", "C": "R3", "D": "R4"}
    ids, ambiguous = check_formal.resolve_labels(props, cases)
    assert ids == {"A": "A", "B": "dut.u_chk.B"}
    assert ambiguous == ["C"]


# ------------------------------------------------ depth from the spec only
# A depth nobody chose once let a cover needing ~1100 cycles come back "not
# reached to depth 20" beside asserts "bounded to depth 20". The depth is
# the design's to set (spec.yaml formal.depth); the gate never defaults it.

SPEC_NO_DEPTH = SPEC.replace("formal:\n  depth: 12\n", "")


def _spy_eda(tmp_path: Path) -> tuple[Path, Path]:
    marker = tmp_path / "eda-called"
    eda = tmp_path / "spy-eda.sh"
    eda.write_text(f"#!/bin/sh\ntouch {marker}\necho 'DONE (PASS)'\nexit 0\n",
                   encoding="utf-8")
    eda.chmod(0o755)
    return eda, marker


def test_missing_formal_depth_is_a_finding_before_any_tool_runs(
        tmp_path, capsys, monkeypatch):
    # A finding, not a refusal: a refusal (exit 2) carries no findings, so
    # fix_dispatch had no order to give the property-writer, who owns the
    # depth - a spec written before depth was required was stuck. The gate
    # still fails and still runs nothing on a depth nobody chose.
    ws = make_ws(tmp_path, RTL_OK)
    (ws / "spec" / "spec.yaml").write_text(SPEC_NO_DEPTH, encoding="utf-8")
    eda, marker = _spy_eda(tmp_path)
    monkeypatch.setattr(check_formal, "EDA_BIN", eda)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    assert out["status"] == "violations"
    assert out["proven"] == [] and out["depth"] is None
    [v] = out["violations"]
    assert (v["check"], v["severity"], v["kind"]) == (
        "formal", "error", "formal_depth_missing")
    assert v["file"] == "spec/spec.yaml"
    assert "formal.depth" in v["msg"]
    assert "at least the cycle length" in v["msg"]
    assert not marker.exists(), "sby/yosys ran on a depth nobody chose"
    result = gate.evaluate("formal", _formal_gate_row(), out)
    assert result["status"] == "fail"


@pytest.mark.parametrize("formal", [{"depth": 0}, {"depth": "20"}, 20])
def test_malformed_formal_depth_is_still_refused(
        tmp_path, capsys, monkeypatch, formal):
    # only a MISSING depth became a finding; a malformed one stays exit 2
    import yaml
    ws = make_ws(tmp_path, RTL_OK)
    spec = yaml.safe_load(SPEC)
    spec["formal"] = formal
    (ws / "spec" / "spec.yaml").write_text(yaml.safe_dump(spec),
                                           encoding="utf-8")
    eda, marker = _spy_eda(tmp_path)
    monkeypatch.setattr(check_formal, "EDA_BIN", eda)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert out["status"] == "error"
    assert not marker.exists()


def test_depth_missing_violation_only_for_a_missing_depth():
    assert check_formal.depth_missing_violation({})["kind"] == \
        "formal_depth_missing"
    assert check_formal.depth_missing_violation(
        {"formal": {"depth": None, "cover_depth": 40}}) is not None
    assert check_formal.depth_missing_violation(
        {"formal": {"depth": 12}}) is None
    assert check_formal.depth_missing_violation({"formal": 20}) is None


@pytest.mark.parametrize("formal, needle", [
    ({}, "no formal.depth"),
    ({"depth": None}, "no formal.depth"),
    ({"depth": 0}, "not a positive integer"),
    ({"depth": -5}, "not a positive integer"),
    ({"depth": "20"}, "not a positive integer"),
    ({"depth": True}, "not a positive integer"),
    ({"depth": 12.5}, "not a positive integer"),
    ({"depth": 20, "cover_depth": 10}, "never shallower"),
    ({"depth": 20, "cover_depth": 0}, "not a positive integer"),
    ({"depth": 20, "timeout_s": 0}, "above 0"),
    ({"depth": 20, "timeout_s": 1e9}, "at most"),
    ({"depth": 20, "timeout_s": "long"}, "above 0"),
])
def test_formal_settings_refuses_bad_or_missing_depth(formal, needle):
    from checklib import CheckError
    with pytest.raises(CheckError, match=needle):
        check_formal.formal_settings({"formal": formal})


def test_formal_settings_refuses_a_non_mapping_formal_key():
    from checklib import CheckError
    with pytest.raises(CheckError, match="not a mapping"):
        check_formal.formal_settings({"formal": 20})
    with pytest.raises(CheckError, match="no formal.depth"):
        check_formal.formal_settings({})


def test_formal_settings_uses_the_spec_depth_and_scales_the_timeout():
    s = check_formal.formal_settings({"formal": {"depth": 12}})
    assert s["depth"] == s["cover_depth"] == 12
    assert s["prove_timeout_s"] == s["cover_timeout_s"] == (
        check_formal.TIMEOUT_BASE_S + check_formal.TIMEOUT_PER_STEP_S * 12)
    deep = check_formal.formal_settings(
        {"formal": {"depth": 40, "cover_depth": 1200}})
    assert (deep["depth"], deep["cover_depth"]) == (40, 1200)
    assert deep["cover_timeout_s"] > deep["prove_timeout_s"] > 180.0
    huge = check_formal.formal_settings({"formal": {"depth": 10 ** 7}})
    assert huge["prove_timeout_s"] == check_formal.TIMEOUT_MAX_S
    fixed = check_formal.formal_settings(
        {"formal": {"depth": 40, "cover_depth": 1200, "timeout_s": 900}})
    assert fixed["prove_timeout_s"] == fixed["cover_timeout_s"] == 900.0


STUB_PROBE_LOG = f"""{check_formal.CLOCK_MARK}
  cell $dff $procdff$1
    parameter \\CLK_POLARITY 1'1
    connect \\CLK \\clk
  end
"""


def _fake_sby_run(monkeypatch, cov_failed: bool):
    """Stub out every tool call so run() is exercised end to end without
    sby: records each task's (depth, timeout) and hands back one ASSERT
    that proves and one COVER that is (or is not) reached."""
    seen: dict[str, tuple[int, float]] = {}
    depths: dict[str, int] = {}
    monkeypatch.setattr(check_formal, "pick_frontend",
                        lambda *a: ("native", "stub", None, STUB_PROBE_LOG))

    def write_sby(path, sv, rtl, top, mode, engine, depth, *a, **kw):
        depths[Path(path).stem] = depth
    monkeypatch.setattr(check_formal, "write_sby", write_sby)

    def run_sby(sby_dir, config, name, timeout_s):
        seen[name] = (depths[name], timeout_s)
        return ("returned pass for basecase\nreturned pass for induction\n"
                "DONE (PASS)\n"), Path(sby_dir) / name
    monkeypatch.setattr(check_formal, "run_sby", run_sby)

    def parse_testcases(xml_path):
        name = Path(xml_path).stem
        # the cov task covers every assert (chformal -assert2cover)
        return {"REQ_RESET": {"type": "COVER" if name == "cov" else "ASSERT",
                              "failed": False, "skipped": False},
                "COVER_MAX": {"type": "COVER",
                              "failed": name == "cov" and cov_failed,
                              "skipped": name != "cov"}}
    monkeypatch.setattr(check_formal, "parse_testcases", parse_testcases)
    return seen


def test_explicit_depth_reaches_every_sby_task(tmp_path, capsys, monkeypatch):
    ws = make_ws(tmp_path, RTL_OK)
    (ws / "spec" / "spec.yaml").write_text(
        SPEC.replace("depth: 12\n", "depth: 12\n  cover_depth: 300\n"),
        encoding="utf-8")
    seen = _fake_sby_run(monkeypatch, cov_failed=False)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert (out["depth"], out["cover_depth"]) == (12, 300)
    assert seen["smt"][0] == seen["pdr"][0] == 12
    assert seen["cov"][0] == 300
    assert seen["cov"][1] > seen["smt"][1]


def test_unreached_cover_names_the_depth_and_the_key_to_raise(
        tmp_path, capsys, monkeypatch):
    ws = make_ws(tmp_path, RTL_OK)
    _fake_sby_run(monkeypatch, cov_failed=True)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    v = [v for v in out["violations"] if v["kind"] == "cover_not_reached"]
    assert len(v) == 1, out
    assert v[0]["severity"] == "error"
    assert "depth 12 (spec.yaml formal.depth)" in v[0]["msg"]
    # The key to raise is always cover_depth: raising the prove depth to a
    # long cover's reach makes smtbmc's k-induction infeasible.
    assert "raise formal.cover_depth" in v[0]["msg"]
    assert "raise formal.depth" not in v[0]["msg"]
    assert v[0]["depth"] == 12


# --- Clocks: sby's multiclock mode (see check_formal's "Clocks") ---------

RTL_PRESC = """\
module presc (input wire clk_a, input wire clk_b,
              output reg [3:0] cnt_a, output reg [2:0] cnt_b);
  initial begin cnt_a = 0; cnt_b = 0; end
  always @(posedge clk_a) cnt_a <= cnt_a + 4'd1;
  always @(posedge clk_b) cnt_b <= cnt_b + 3'd1;
endmodule
"""

# clk_b is clk_a divided by two, tied by an assume - the prescaler shape a
# PLL core has. Without multiclock both counters tick on every solver step,
# the assume is unsatisfiable, and an engine that does not check that
# passes div_ok vacuously.
FORMAL_PRESC = """\
module presc_formal (input wire clk_a, input wire clk_b);
  wire [3:0] cnt_a; wire [2:0] cnt_b;
  presc dut (.clk_a(clk_a), .clk_b(clk_b), .cnt_a(cnt_a), .cnt_b(cnt_b));
`ifdef FORMAL
  reg ph;
  initial ph = 0;
  always @(posedge clk_a) ph <= ~ph;
  wire [4:0] half = ({1'b0, cnt_a} + 5'd1) >> 1;
  always @* begin
    assume (clk_b == ph);
    phase_ok: assert (ph == cnt_a[0]);
    div_ok: assert (cnt_b == half[2:0]);
    reach: cover (cnt_a == 4'd9);
  end
`endif
endmodule
"""


def _presc_ws(tmp_path: Path, formal_extra: str = "") -> Path:
    ws = tmp_path / "ws"
    for sub in ("rtl", "spec", "formal"):
        (ws / sub).mkdir(parents=True)
    (ws / "rtl" / "presc.v").write_text(RTL_PRESC, encoding="utf-8")
    (ws / "formal" / "presc_formal.sv").write_text(FORMAL_PRESC,
                                                   encoding="utf-8")
    (ws / "spec" / "spec.yaml").write_text(
        "top: presc\nrequirements:\n"
        "  - id: REQ-DIV\n    text: clk_b counts half of clk_a\n"
        "    check: formal\n    property: div_ok\n"
        "formal:\n  depth: 8\n  cover_depth: 24\n" + formal_extra,
        encoding="utf-8")
    return ws


@pytest.mark.slow
def test_two_clock_prescaler_proves_under_multiclock(tmp_path, capsys):
    # Red before multiclock: smtbmc found the assumptions unsatisfiable,
    # DONE (ERROR), a refusal - while abc pdr alone passed it vacuously.
    ws = _presc_ws(tmp_path)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["multiclock"] is True
    assert "2 clock signals" in out["multiclock_why"]
    assert out["proven"] == ["REQ-DIV"] and out["vacuous"] == []
    assert "multiclock on" in (ws / "log/formal/smt.sby").read_text()


@pytest.mark.slow
def test_multiclock_false_on_a_two_clock_design_is_refused(tmp_path, capsys):
    ws = _presc_ws(tmp_path, "  multiclock: false\n")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "multiclock is false" in out["error"]


@pytest.mark.slow
def test_single_clock_design_stays_off_multiclock(tmp_path, capsys):
    ws = make_ws(tmp_path, RTL_OK)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 0, out
    assert out["multiclock"] is False and out["multiclock_why"] is None
    assert "multiclock off" in (ws / "log/formal/smt.sby").read_text()


# --- vacuity: a pass nothing ever enabled -----------------------------------

FORMAL_VACUOUS = """\
module top_formal (input wire clk, input wire rst, input wire go,
                   output wire [3:0] count);
  top dut (.clk(clk), .rst(rst), .count(count));
`ifdef FORMAL
  always @* assume (!go);
  always @(posedge clk)
    if (go)
      NEVER_ON: assert (count == 4'd7);
  always @(posedge clk)
    COVER_MAX: cover (count == 4'hF);
`endif
endmodule
"""


@pytest.mark.slow
def test_vacuous_assert_is_an_error_not_a_pass(tmp_path, capsys):
    # Red before the cov task covered asserts: NEVER_ON came back proven.
    ws = _ws_with(tmp_path, RTL_OK, FORMAL_VACUOUS, "NEVER_ON")
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 1, out
    assert out["vacuous"] == ["REQ-P"] and out["proven"] == []
    v = [v for v in out["violations"] if v["kind"] == "vacuous_pass"]
    assert len(v) == 1 and v[0]["severity"] == "error", out


def _dump(*cells: str) -> str:
    return "noise\n" + check_formal.CLOCK_MARK + "\n" + "".join(cells)


def _cell(ctype, name, clk="\\clk", pol="1'1", port="CLK"):
    return (f"  cell {ctype} {name}\n"
            f"    parameter \\{port}_POLARITY {pol}\n"
            f"    connect \\{port} {clk}\n  end\n")


def test_clocking_reads_clocks_edges_and_async_cells():
    log = _dump(_cell("$dff", "$a"), _cell("$dff", "$b", "\\clk_b"),
                _cell("$adff", "$c", pol="1'0"),
                _cell("$check", "\\P", "{ }", "0'x", "TRG"),
                _cell("$check", "\\Q", "\\clk", "1'1", "TRG"))
    clk = check_formal.clocking(log)
    assert clk == {"clocks": ["\\clk", "\\clk_b"], "negedge": ["$c"],
                   "async": ["$adff"]}
    assert check_formal.clocking("no mark here") is None


def test_clocking_skips_an_unclocked_memory_port():
    log = _dump(_cell("$dff", "$a"),
                "  cell $memrd_v2 $m\n    parameter \\CLK_ENABLE 1'0\n"
                "    parameter \\CLK_POLARITY 1'0\n"
                "    connect \\CLK 1'x\n  end\n")
    assert check_formal.clocking(log)["clocks"] == ["\\clk"]
    assert check_formal.clocking(log)["negedge"] == []


@pytest.mark.parametrize("clk, on", [
    ({"clocks": ["\\clk"], "negedge": [], "async": []}, False),
    ({"clocks": ["\\a", "\\b"], "negedge": [], "async": []}, True),
    ({"clocks": ["\\clk"], "negedge": ["$x"], "async": []}, True),
    ({"clocks": ["\\clk"], "negedge": [], "async": ["$adff"]}, True),
])
def test_needs_multiclock_follows_the_design(clk, on):
    got, why = check_formal.needs_multiclock(clk, {"formal": {"depth": 4}})
    assert got is on and (why is not None) is on


def test_needs_multiclock_spec_forces_on_and_refuses_off():
    one = {"clocks": ["\\clk"], "negedge": [], "async": []}
    two = {"clocks": ["\\a", "\\b"], "negedge": [], "async": []}
    assert check_formal.needs_multiclock(
        one, {"formal": {"multiclock": True}})[0] is True
    assert check_formal.needs_multiclock(
        one, {"formal": {"multiclock": False}}) == (False, None)
    with pytest.raises(check_formal.CheckError, match="multiclock is false"):
        check_formal.needs_multiclock(two, {"formal": {"multiclock": False}})
    with pytest.raises(check_formal.CheckError, match="true or false"):
        check_formal.needs_multiclock(one, {"formal": {"multiclock": "on"}})
    with pytest.raises(check_formal.CheckError, match="never reached"):
        check_formal.needs_multiclock(None, {})


def test_vacuity_verdict_turns_an_unreached_pass_into_an_error():
    hit, miss = {"failed": False}, {"failed": True}
    assert check_formal.vacuity_verdict(
        "L", "R", "proven", None, hit, 20, "cover_depth") == ("proven", None)
    for verdict in ("proven", "bounded"):
        got, v = check_formal.vacuity_verdict(
            "L", "R", verdict, None, miss, 20, "cover_depth")
        assert got == "vacuous" and v["kind"] == "vacuous_pass"
        assert v["severity"] == "error" and "20 steps" in v["msg"]
    failed = check_formal.vacuity_verdict(
        "L", "R", "failed", {"kind": "property_failed"}, miss, 20, "depth")
    assert failed == ("failed", {"kind": "property_failed"})


# --- async_reset_cuts (docs/design.md's "Async self-reset loops" route:
# ece298a's tri-state PFD, module pll_pfd, clears both flops asynchronously
# from AND(up, dn) - correct in sim, but clk2fflogic under multiclock turns
# that into a combinational loop sby's smt2 step refuses to model at all) ---

def test_async_reset_cuts_absent_is_empty():
    assert check_formal.async_reset_cuts({}) == []
    assert check_formal.async_reset_cuts({"formal": {"depth": 4}}) == []


def test_async_reset_cuts_reads_declared_entries():
    cuts = check_formal.async_reset_cuts({"formal": {"async_reset_cuts": [
        {"signal": "dut.up", "why": "PFD AND(up,dn) self-clear"},
    ]}})
    assert cuts == [{"signal": "dut.up", "why": "PFD AND(up,dn) self-clear"}]


@pytest.mark.parametrize("cuts, needle", [
    ("not a list", "must be a list"),
    ([1], "must be a mapping"),
    ([{"signal": "dut.up", "why": "x", "extra": 1}], "unknown field"),
    ([{"why": "x"}], "'signal' must be"),
    ([{"signal": ""}], "'signal' must be"),
    ([{"signal": "dut.up", "why": ""}], "'why' must be"),
    ([{"signal": "dut.up", "why": "a"},
      {"signal": "dut.up", "why": "b"}], "listed twice"),
])
def test_async_reset_cuts_refuses_malformed_entries(cuts, needle):
    with pytest.raises(check_formal.CheckError, match=needle):
        check_formal.async_reset_cuts({"formal": {"async_reset_cuts": cuts}})


def test_logic_loop_re_matches_sbys_own_wording():
    m = check_formal.LOGIC_LOOP_RE.search(
        "smt2: ERROR: Found logic loop in module pll_pfd! See cell ...")
    assert m and m.group(1) == "pll_pfd"


# A hand-built RTLIL fixture shaped like a real yosys `prep -top X; flatten;
# dffunmap` of a two-flop async-clear PFD (ece298a's pll_pfd: clr =
# ~rst_n | (up & dn)), so the text edit itself is testable without
# sby/yosys. `arst_up` and `extra` let a case build its own variant.
def pfd_il(arst_up: str = "\\dut.clr", extra: str = "") -> str:
    return f"""\
module \\pfd_formal
  wire \\dut.ref_clk
  wire \\dut.fb_clk
  wire \\dut.rst_n
  wire \\dut.up
  wire \\dut.dn
  wire \\dut.both
  wire \\dut.clr
  wire $not$rst_n_Y
  wire width 2 \\dut.bus
  wire \\dut.lat
  cell $not $not$rst_n
    parameter \\Y_WIDTH 1
    connect \\Y $not$rst_n_Y
    connect \\A \\dut.rst_n
  end
  cell $and $and$both
    parameter \\Y_WIDTH 1
    connect \\Y \\dut.both
    connect \\A \\dut.up
    connect \\B \\dut.dn
  end
  cell $or $or$clr
    parameter \\Y_WIDTH 1
    connect \\Y \\dut.clr
    connect \\A $not$rst_n_Y
    connect \\B \\dut.both
  end
  cell $adff $procdff$up
    parameter \\WIDTH 1
    parameter \\CLK_POLARITY 1'1
    parameter \\ARST_VALUE 1'0
    parameter \\ARST_POLARITY 1'1
    connect \\Q \\dut.up
    connect \\D 1'1
    connect \\CLK \\dut.ref_clk
    connect \\ARST {arst_up}
  end
  cell $adff $procdff$dn
    parameter \\WIDTH 1
    parameter \\CLK_POLARITY 1'1
    parameter \\ARST_VALUE 1'0
    parameter \\ARST_POLARITY 1'1
    connect \\Q \\dut.dn
    connect \\D 1'1
    connect \\CLK \\dut.fb_clk
    connect \\ARST \\dut.clr
  end
  cell $dlatch $latch$weird
    connect \\Q \\dut.lat
    connect \\EN \\dut.ref_clk
    connect \\D \\dut.clr
  end
{extra}end
"""


def _il_cell(text: str, name: str) -> list[str]:
    lines = text.split("\n")
    start = next(i for i, ln in enumerate(lines)
                 if ln.strip().startswith("cell ") and ln.split()[2] == name)
    end = next(i for i in range(start, len(lines)) if lines[i].strip() == "end")
    return [ln.strip() for ln in lines[start:end + 1]]


PFD_CUTS = ["dut.up", "dut.dn"]


def test_cut_feeds_the_arst_cone_pre_reset_values_and_keeps_rst_n():
    edited, ctypes = check_formal.cut_async_reset_nets(pfd_il(), PFD_CUTS)
    assert ctypes == {"dut.up": "$adff", "dut.dn": "$adff"}
    # both flops' ARST now read one shared rebuilt cone
    for flop in ("$procdff$up", "$procdff$dn"):
        assert "connect \\ARST \\dut.clr$async_cut" in _il_cell(edited, flop)
    # the copied AND reads the pre-reset values, never Q itself
    both = _il_cell(edited, "$and$both$async_cut")
    assert "connect \\A \\dut.up$async_pre" in both
    assert "connect \\B \\dut.dn$async_pre" in both
    assert "connect \\Y \\dut.both$async_cut" in both
    # the copied OR still reads the ORIGINAL ~rst_n: the external reset
    # stays combinational, and its $not is never copied
    clr = _il_cell(edited, "$or$clr$async_cut")
    assert "connect \\A $not$rst_n_Y" in clr
    assert "connect \\B \\dut.both$async_cut" in clr
    assert "$not$rst_n$async_cut" not in edited
    # the original cone is untouched and still drives what it drove
    assert _il_cell(edited, "$or$clr") == _il_cell(pfd_il(), "$or$clr")
    assert "connect \\D \\dut.clr" in _il_cell(edited, "$latch$weird")
    # PRE = past ARST ? reset value : (edge ? past D : past Q)
    pre = _il_cell(edited, "\\dut.up$async_pre_mux")
    assert pre[1:] == ["parameter \\WIDTH 1",
                       "connect \\A \\dut.up$async_hold",
                       "connect \\B 1'0",
                       "connect \\S \\dut.up$async_arst_past",
                       "connect \\Y \\dut.up$async_pre", "end"]
    assert "connect \\D \\dut.clr$async_cut" in _il_cell(
        edited, "\\dut.up$async_arst_past_ff")
    assert "connect \\D \\dut.up" in _il_cell(edited, "\\dut.up$async_q_past_ff")
    assert "connect \\A { \\dut.up$async_clk_past \\dut.ref_clk }" in _il_cell(
        edited, "\\dut.up$async_edge_eqx")
    # each cut carries its self-check assert
    for sig in PFD_CUTS:
        assert f"cell $assert \\{sig}$async_cut_matches_clk2fflogic" in edited


def test_cut_builds_no_wire_it_does_not_declare():
    edited, _ = check_formal.cut_async_reset_nets(pfd_il(), PFD_CUTS)
    declared = {ln.split()[-1] for ln in edited.split("\n")
                if ln.strip().startswith("wire ")}
    used = {tok for ln in edited.split("\n") if ln.strip().startswith("connect ")
            for tok in ln.split()[2:] if tok[0] in "\\$" and tok != "\\"}
    assert used <= declared, used - declared


def test_cut_refuses_an_unknown_signal():
    with pytest.raises(check_formal.CheckError, match="not any cell's own Q"):
        check_formal.cut_async_reset_nets(pfd_il(), ["dut.up", "dut.nope"])


def test_cut_refuses_a_non_adff_cell():
    # dut.lat is a $dlatch's own Q - this route only cuts a plain CLK+ARST flop
    with pytest.raises(check_formal.CheckError, match=r"\$dlatch.*not a plain \$adff"):
        check_formal.cut_async_reset_nets(pfd_il(), ["dut.lat"])


def test_cut_refuses_a_flop_whose_arst_reads_no_declared_q():
    # up's ARST is ~rst_n alone: declaring it cuts nothing, so it is refused;
    # dn (same fixture, ARST through both Qs) is accepted on its own
    il = pfd_il(arst_up="$not$rst_n_Y")
    with pytest.raises(check_formal.CheckError, match="reads no declared"):
        check_formal.cut_async_reset_nets(il, ["dut.up"])
    _, ctypes = check_formal.cut_async_reset_nets(il, ["dut.dn"])
    assert ctypes == {"dut.dn": "$adff"}


def test_cut_refuses_a_part_select_in_the_cone():
    extra = ("  cell $and $and$part\n    parameter \\Y_WIDTH 1\n"
             "    connect \\Y \\dut.partclr\n    connect \\A \\dut.up\n"
             "    connect \\B \\dut.bus [0]\n  end\n")
    il = pfd_il(arst_up="\\dut.partclr", extra="  wire \\dut.partclr\n" + extra)
    with pytest.raises(check_formal.CheckError, match="not one whole net"):
        check_formal.cut_async_reset_nets(il, PFD_CUTS)


def test_cut_refuses_a_cell_it_does_not_copy():
    extra = ("  wire \\dut.memclr\n  cell $memrd $rd\n"
             "    connect \\DATA \\dut.memclr\n    connect \\ADDR \\dut.up\n  end\n"
             "  cell $alu $alu$clr\n    connect \\Y \\dut.aluclr\n"
             "    connect \\A \\dut.up\n    connect \\B \\dut.dn\n  end\n"
             "  wire \\dut.aluclr\n")
    il = pfd_il(arst_up="\\dut.aluclr", extra=extra)
    with pytest.raises(check_formal.CheckError, match=r"\$alu cell"):
        check_formal.cut_async_reset_nets(il, PFD_CUTS)


@pytest.mark.parametrize("case, sub, refused", [
    (None, {"basecase": "pass", "induction": "pass"}, "never reported"),
    ({"failed": True}, {"basecase": "FAIL", "induction": None}, "no longer matches"),
    # an induction-only trace starts from an arbitrary state: not a refusal
    ({"failed": True}, {"basecase": "pass", "induction": "FAIL"}, None),
    ({"failed": False}, {"basecase": "pass", "induction": "pass"}, None),
])
def test_check_cut_model(case, sub, refused):
    cases = {} if case is None else {
        "dut.up" + check_formal.ASYNC_CUT_CHECK_SUFFIX: {"type": "ASSERT", **case}}
    if refused:
        with pytest.raises(check_formal.CheckError, match=refused):
            check_formal.check_cut_model("dut.up", cases, sub)
    else:
        check_formal.check_cut_model("dut.up", cases, sub)


# --- real toolchain: a PFD shaped like ece298a's pll_pfd, two clocks and an
# external reset, clr = ~rst_n | (up & dn) ---

PFD_RTL = """\
module pfd(input wire ref_clk, input wire fb_clk, input wire rst_n,
           output reg up, output reg dn);
  wire clr = ~rst_n | (up & dn);
  always @(posedge ref_clk or posedge clr)
    if (clr) up <= 1'b0;
    else     up <= 1'b1;
  always @(posedge fb_clk or posedge clr)
    if (clr) dn <= 1'b0;
    else     dn <= 1'b1;
endmodule
"""

# checked at every solver step, as ece298a's harness does: the external
# reset must act with no clock edge, and up/dn are never both high - even
# when both clocks edge in the same step
PFD_FORMAL_SV = """\
module pfd_formal (input wire ref_clk, input wire fb_clk, input wire rst_n);
  wire up, dn;
  pfd dut (.ref_clk(ref_clk), .fb_clk(fb_clk), .rst_n(rst_n), .up(up), .dn(dn));
`ifdef FORMAL
  reg past_valid = 1'b0;
  always @($global_clock) past_valid <= 1'b1;
  always @($global_clock)
    if (past_valid) begin
      if (!rst_n)
        RESET_ASYNC: assert (!up && !dn);
      NEVER_BOTH: assert (!(up && dn));
    end
`endif
endmodule
"""

PFD_SPEC_TMPL = """\
top: pfd
requirements:
  - id: REQ-RST-ASYNC
    text: rst_n low clears up and dn in the same step, with no clock edge
    check: formal
    property: RESET_ASYNC
  - id: REQ-PFD-NO-OVERLAP
    text: up and dn are never both high
    check: formal
    property: NEVER_BOTH
formal:
  depth: 12
  multiclock: true
{cuts}
"""


def make_pfd_ws(tmp_path: Path, declare_cut: bool) -> Path:
    ws = tmp_path / "pfd_ws"
    (ws / "rtl").mkdir(parents=True)
    (ws / "spec").mkdir(parents=True)
    (ws / "formal").mkdir(parents=True)
    (ws / "rtl" / "pfd.v").write_text(PFD_RTL, encoding="utf-8")
    (ws / "formal" / "pfd_formal.sv").write_text(PFD_FORMAL_SV, encoding="utf-8")
    cuts = (
        "  async_reset_cuts:\n"
        "    - signal: dut.up\n"
        "      why: \"tri-state PFD self-clear - ece298a track/pll pll_pfd\"\n"
        "    - signal: dut.dn\n"
        "      why: \"same self-clear, the dn flop\"\n"
    ) if declare_cut else ""
    (ws / "spec" / "spec.yaml").write_text(
        PFD_SPEC_TMPL.format(cuts=cuts), encoding="utf-8")
    return ws


@pytest.mark.slow
def test_pfd_loop_fails_without_the_declared_cut(tmp_path, capsys):
    ws = make_pfd_ws(tmp_path, declare_cut=False)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "combinational loop" in out["error"].lower()
    assert "async_reset_cuts" in out["remediation"]


@pytest.mark.slow
def test_pfd_cut_proves_external_reset_and_never_both_high(tmp_path, capsys):
    ws = make_pfd_ws(tmp_path, declare_cut=True)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    # both properties proven by smtbmc's k-induction AND abc pdr
    assert code == 1, out  # only the info-severity async_reset_cut_applied
    assert out["proven"] == ["REQ-PFD-NO-OVERLAP", "REQ-RST-ASYNC"], out
    assert out["failed"] == [] and out["vacuous"] == [] and out["bounded"] == []
    assert out["smt_status"] == "PASS" and out["pdr_status"] == "PASS"
    assert {c["signal"] for c in out["async_reset_cuts"]} == {"dut.up", "dut.dn"}
    assert all(c["cell_type"] == "$adff" for c in out["async_reset_cuts"])
    assert "pre-reset" in out["async_reset_cuts_note"].lower()
    # the abstraction shows as a finding per cut, never an unqualified pass
    assert [v["kind"] for v in out["violations"]] == ["async_reset_cut_applied"] * 2
    assert all(v["severity"] == "info" for v in out["violations"])
    gate_result = gate.evaluate("formal", _formal_gate_row(), out)
    assert gate_result["status"] == "pass", gate_result


@pytest.mark.slow
def test_pfd_cut_refuses_when_its_model_disagrees_with_clk2fflogic(
        tmp_path, capsys, monkeypatch):
    # a cut whose PRE value watches the wrong clock edge is a stale model of
    # the flop: its self-check assert must refuse the run, never let the
    # properties' verdicts through
    real = check_formal.cut_async_reset_nets

    def wrong_edge(text, signals):
        edited, ctypes = real(text, signals)
        return edited.replace("connect \\B 2'01", "connect \\B 2'10"), ctypes
    monkeypatch.setattr(check_formal, "cut_async_reset_nets", wrong_edge)
    ws = make_pfd_ws(tmp_path, declare_cut=True)
    code = check_formal.main(["--workspace", str(ws)])
    out = json.loads(capsys.readouterr().out)
    assert code == 2, out
    assert "no longer matches" in out["error"]
