<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3614" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3614{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3614{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3614{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3614{left:69px;bottom:601px;letter-spacing:0.14px;}
#t5_3614{left:151px;bottom:601px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3614{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3614{left:687px;bottom:584px;}
#t8_3614{left:703px;bottom:577px;letter-spacing:-0.28px;}
#t9_3614{left:737px;bottom:584px;}
#ta_3614{left:752px;bottom:577px;letter-spacing:-0.14px;}
#tb_3614{left:69px;bottom:560px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tc_3614{left:69px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3614{left:69px;bottom:519px;letter-spacing:-0.24px;word-spacing:-0.35px;}
#te_3614{left:204px;bottom:1043px;letter-spacing:-0.14px;}
#tf_3614{left:257px;bottom:1043px;letter-spacing:-0.16px;}
#tg_3614{left:419px;bottom:1043px;letter-spacing:-0.11px;}
#th_3614{left:419px;bottom:1022px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_3614{left:419px;bottom:1001px;letter-spacing:-0.11px;}
#tj_3614{left:419px;bottom:979px;letter-spacing:-0.11px;}
#tk_3614{left:419px;bottom:958px;letter-spacing:-0.1px;}
#tl_3614{left:419px;bottom:936px;letter-spacing:-0.11px;}
#tm_3614{left:419px;bottom:915px;letter-spacing:-0.11px;}
#tn_3614{left:419px;bottom:894px;letter-spacing:-0.11px;}
#to_3614{left:419px;bottom:872px;letter-spacing:-0.11px;}
#tp_3614{left:419px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#tq_3614{left:419px;bottom:839px;letter-spacing:-0.11px;}
#tr_3614{left:419px;bottom:817px;letter-spacing:-0.1px;}
#ts_3614{left:419px;bottom:796px;letter-spacing:-0.11px;}
#tt_3614{left:204px;bottom:773px;letter-spacing:-0.14px;}
#tu_3614{left:257px;bottom:773px;letter-spacing:-0.15px;}
#tv_3614{left:419px;bottom:773px;letter-spacing:-0.11px;}
#tw_3614{left:204px;bottom:750px;letter-spacing:-0.13px;}
#tx_3614{left:257px;bottom:750px;letter-spacing:-0.11px;}
#ty_3614{left:419px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tz_3614{left:73px;bottom:727px;letter-spacing:-0.11px;}
#t10_3614{left:73px;bottom:710px;letter-spacing:-0.11px;}
#t11_3614{left:177px;bottom:717px;}
#t12_3614{left:204px;bottom:727px;letter-spacing:-0.14px;}
#t13_3614{left:70px;bottom:681px;letter-spacing:-0.14px;}
#t14_3614{left:69px;bottom:662px;letter-spacing:-0.11px;}
#t15_3614{left:160px;bottom:474px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_3614{left:255px;bottom:474px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_3614{left:77px;bottom:455px;letter-spacing:-0.13px;}
#t18_3614{left:369px;bottom:455px;letter-spacing:-0.14px;}
#t19_3614{left:368px;bottom:439px;letter-spacing:-0.13px;}
#t1a_3614{left:591px;bottom:455px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_3614{left:77px;bottom:416px;letter-spacing:-0.11px;}
#t1c_3614{left:77px;bottom:400px;letter-spacing:-0.11px;}
#t1d_3614{left:368px;bottom:416px;letter-spacing:-0.16px;}
#t1e_3614{left:591px;bottom:416px;letter-spacing:-0.18px;}
#t1f_3614{left:713px;bottom:415px;}
#t1g_3614{left:722px;bottom:416px;letter-spacing:-0.18px;}
#t1h_3614{left:591px;bottom:395px;letter-spacing:-0.18px;}
#t1i_3614{left:713px;bottom:393px;}
#t1j_3614{left:722px;bottom:395px;letter-spacing:-0.19px;}
#t1k_3614{left:591px;bottom:374px;letter-spacing:-0.18px;}
#t1l_3614{left:713px;bottom:372px;}
#t1m_3614{left:722px;bottom:374px;letter-spacing:-0.19px;}
#t1n_3614{left:591px;bottom:352px;letter-spacing:-0.18px;}
#t1o_3614{left:713px;bottom:351px;}
#t1p_3614{left:722px;bottom:352px;letter-spacing:-0.19px;}
#t1q_3614{left:77px;bottom:329px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1r_3614{left:77px;bottom:313px;letter-spacing:-0.11px;}
#t1s_3614{left:368px;bottom:329px;letter-spacing:-0.16px;}
#t1t_3614{left:591px;bottom:329px;letter-spacing:-0.18px;}
#t1u_3614{left:713px;bottom:328px;}
#t1v_3614{left:722px;bottom:329px;letter-spacing:-0.19px;}
#t1w_3614{left:591px;bottom:308px;letter-spacing:-0.18px;}
#t1x_3614{left:713px;bottom:306px;}
#t1y_3614{left:722px;bottom:308px;letter-spacing:-0.19px;}
#t1z_3614{left:169px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_3614{left:264px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t21_3614{left:699px;bottom:1086px;letter-spacing:0.13px;}
#t22_3614{left:73px;bottom:1066px;letter-spacing:-0.16px;}
#t23_3614{left:204px;bottom:1066px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t24_3614{left:257px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t25_3614{left:419px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_3614{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3614{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3614{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3614{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3614{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3614{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3614{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3614{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3614{font-size:18px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3614" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3614Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3614" style="-webkit-user-select: none;"><object width="935" height="1210" data="3614/3614.svg" type="image/svg+xml" id="pdf3614" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3614" class="t s1_3614">17-32 </span><span id="t2_3614" class="t s1_3614">Vol. 3B </span>
<span id="t3_3614" class="t s2_3614">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3614" class="t s3_3614">17.11.3 </span><span id="t5_3614" class="t s3_3614">Integrated Memory Controller Machine Check Errors </span>
<span id="t6_3614" class="t s4_3614">MC error codes associated with integrated memory controllers for the 3rd generation Intel </span>
<span id="t7_3614" class="t s5_3614">® </span>
<span id="t8_3614" class="t s4_3614">Xeon </span>
<span id="t9_3614" class="t s5_3614">® </span>
<span id="ta_3614" class="t s4_3614">Scalable </span>
<span id="tb_3614" class="t s4_3614">Processor Family based on Ice Lake microarchitecture are defined in Table 17-37. </span>
<span id="tc_3614" class="t s4_3614">The MSRs reporting MC error codes differ depending on the CPUID DisplayFamily_DisplaySignature of the </span>
<span id="td_3614" class="t s4_3614">processor. See Table 17-36 for details. </span>
<span id="te_3614" class="t s6_3614">31:22 </span><span id="tf_3614" class="t s6_3614">MSCOD_SPARE </span><span id="tg_3614" class="t s6_3614">The definition below applies to MSCOD 12h (UC LL or Phy Control Errors). </span>
<span id="th_3614" class="t s6_3614">[Bit 22] : Phy Control Error. </span>
<span id="ti_3614" class="t s6_3614">[Bit 23] : Unexpected Retry.Ack flit. </span>
<span id="tj_3614" class="t s6_3614">[Bit 24] : Unexpected Retry.Req flit. </span>
<span id="tk_3614" class="t s6_3614">[Bit 25] : RF parity error. </span>
<span id="tl_3614" class="t s6_3614">[Bit 26] : Routeback Table error. </span>
<span id="tm_3614" class="t s6_3614">[Bit 27] : Unexpected Tx Protocol flit (EOP, Header or Data). </span>
<span id="tn_3614" class="t s6_3614">[Bit 28] : Rx Header-or-Credit BGF credit overflow/underflow. </span>
<span id="to_3614" class="t s6_3614">[Bit 29] : Link Layer Reset still in progress when Phy enters L0 (Phy </span>
<span id="tp_3614" class="t s6_3614">training should not be enabled until after LL reset is complete as indicated </span>
<span id="tq_3614" class="t s6_3614">by KTILCL.LinkLayerReset going back to 0). </span>
<span id="tr_3614" class="t s6_3614">[Bit 30] : Link Layer reset initiated while protocol traffic not idle. </span>
<span id="ts_3614" class="t s6_3614">[Bit 31] : Link Layer Tx Parity Error. </span>
<span id="tt_3614" class="t s6_3614">37:32 </span><span id="tu_3614" class="t s6_3614">OTHER_INFO </span><span id="tv_3614" class="t s6_3614">Other Info. </span>
<span id="tw_3614" class="t s6_3614">56:38 </span><span id="tx_3614" class="t s6_3614">Corrected Error Cnt </span><span id="ty_3614" class="t s6_3614">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="tz_3614" class="t s6_3614">Status Register </span>
<span id="t10_3614" class="t s6_3614">Validity Indicators </span>
<span id="t11_3614" class="t s7_3614">1 </span>
<span id="t12_3614" class="t s6_3614">63:57 </span>
<span id="t13_3614" class="t s8_3614">NOTES: </span>
<span id="t14_3614" class="t s6_3614">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t15_3614" class="t s9_3614">Table 17-36. </span><span id="t16_3614" class="t s9_3614">MSRs Reporting MC Error Codes by CPUID DisplayFamily_DisplaySignature </span>
<span id="t17_3614" class="t sa_3614">Processor </span><span id="t18_3614" class="t sa_3614">CPUID </span>
<span id="t19_3614" class="t sa_3614">DisplayFamily_DisplaySignature </span>
<span id="t1a_3614" class="t sa_3614">MSRs Reporting MC Error Codes </span>
<span id="t1b_3614" class="t s6_3614">3rd generation Intel® Xeon® Scalable Processor </span>
<span id="t1c_3614" class="t s6_3614">Family based on Ice Lake microarchitecture </span>
<span id="t1d_3614" class="t s6_3614">06_6AH </span><span id="t1e_3614" class="t s6_3614">IA32_MC13_STATUS</span><span id="t1f_3614" class="t sb_3614">−</span><span id="t1g_3614" class="t s6_3614">IA32_MC14_STATUS </span>
<span id="t1h_3614" class="t s6_3614">IA32_MC17_STATUS</span><span id="t1i_3614" class="t sb_3614">−</span><span id="t1j_3614" class="t s6_3614">IA32_MC18_STATUS </span>
<span id="t1k_3614" class="t s6_3614">IA32_MC21_STATUS</span><span id="t1l_3614" class="t sb_3614">−</span><span id="t1m_3614" class="t s6_3614">IA32_MC22_STATUS </span>
<span id="t1n_3614" class="t s6_3614">IA32_MC25_STATUS</span><span id="t1o_3614" class="t sb_3614">−</span><span id="t1p_3614" class="t s6_3614">IA32_MC26_STATUS </span>
<span id="t1q_3614" class="t s6_3614">3rd generation Intel® Xeon® Scalable Processor </span>
<span id="t1r_3614" class="t s6_3614">Family based on Ice Lake microarchitecture </span>
<span id="t1s_3614" class="t s6_3614">06_6CH </span><span id="t1t_3614" class="t s6_3614">IA32_MC13_STATUS</span><span id="t1u_3614" class="t sb_3614">−</span><span id="t1v_3614" class="t s6_3614">IA32_MC14_STATUS </span>
<span id="t1w_3614" class="t s6_3614">IA32_MC17_STATUS</span><span id="t1x_3614" class="t sb_3614">−</span><span id="t1y_3614" class="t s6_3614">IA32_MC18_STATUS </span>
<span id="t1z_3614" class="t s9_3614">Table 17-35. </span><span id="t20_3614" class="t s9_3614">Interconnect MC Error Codes for IA32_MCi_STATUS (i = 5, 7, 8) </span><span id="t21_3614" class="t s9_3614">(Contd.) </span>
<span id="t22_3614" class="t sa_3614">Type </span><span id="t23_3614" class="t sa_3614">Bit No. </span><span id="t24_3614" class="t sa_3614">Bit Function </span><span id="t25_3614" class="t sa_3614">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
