
GSM_UART_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005088  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08005218  08005218  00015218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052c0  080052c0  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080052c0  080052c0  000152c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052c8  080052c8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052cc  080052cc  000152cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080052d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000068  08005338  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08005338  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ccc7  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000204c  00000000  00000000  0002cda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a90  00000000  00000000  0002edf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000808  00000000  00000000  0002f880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026970  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cfd9  00000000  00000000  000569f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9704  00000000  00000000  000639d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003174  00000000  00000000  0014d0d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0015024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005200 	.word	0x08005200

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005200 	.word	0x08005200

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000574:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000578:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800057c:	f003 0301 	and.w	r3, r3, #1
 8000580:	2b00      	cmp	r3, #0
 8000582:	d013      	beq.n	80005ac <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000584:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000588:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800058c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000590:	2b00      	cmp	r3, #0
 8000592:	d00b      	beq.n	80005ac <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000594:	e000      	b.n	8000598 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000596:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000598:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d0f9      	beq.n	8000596 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005a2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a6:	687a      	ldr	r2, [r7, #4]
 80005a8:	b2d2      	uxtb	r2, r2
 80005aa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ac:	687b      	ldr	r3, [r7, #4]
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <_write>:
#include "string.h"
#include "stdio.h"
#define RXSIZE 20
static uint8_t RxBuf[20];
int _write(int file,char *ptr,int len)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	b086      	sub	sp, #24
 80005be:	af00      	add	r7, sp, #0
 80005c0:	60f8      	str	r0, [r7, #12]
 80005c2:	60b9      	str	r1, [r7, #8]
 80005c4:	607a      	str	r2, [r7, #4]
    int i=0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	617b      	str	r3, [r7, #20]
    for(i=0;i<len;i++)
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
 80005ce:	e009      	b.n	80005e4 <_write+0x2a>
    	ITM_SendChar((*ptr++));
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	1c5a      	adds	r2, r3, #1
 80005d4:	60ba      	str	r2, [r7, #8]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	4618      	mov	r0, r3
 80005da:	f7ff ffc7 	bl	800056c <ITM_SendChar>
    for(i=0;i<len;i++)
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	3301      	adds	r3, #1
 80005e2:	617b      	str	r3, [r7, #20]
 80005e4:	697a      	ldr	r2, [r7, #20]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	dbf1      	blt.n	80005d0 <_write+0x16>
    return len;
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3718      	adds	r7, #24
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
	 printf("IN callback %s\n", RxBuf);
 8000600:	4906      	ldr	r1, [pc, #24]	; (800061c <HAL_UART_RxCpltCallback+0x24>)
 8000602:	4807      	ldr	r0, [pc, #28]	; (8000620 <HAL_UART_RxCpltCallback+0x28>)
 8000604:	f003 ff88 	bl	8004518 <iprintf>
	 memset(RxBuf,0,10);
 8000608:	220a      	movs	r2, #10
 800060a:	2100      	movs	r1, #0
 800060c:	4803      	ldr	r0, [pc, #12]	; (800061c <HAL_UART_RxCpltCallback+0x24>)
 800060e:	f003 ffd8 	bl	80045c2 <memset>

}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000084 	.word	0x20000084
 8000620:	08005218 	.word	0x08005218

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000628:	f000 fab2 	bl	8000b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f822 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000630:	f000 f8c0 	bl	80007b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000634:	f000 f8a0 	bl	8000778 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000638:	f000 f86e 	bl	8000718 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2,(uint8_t *) RxBuf, 10);
 800063c:	220a      	movs	r2, #10
 800063e:	4909      	ldr	r1, [pc, #36]	; (8000664 <main+0x40>)
 8000640:	4809      	ldr	r0, [pc, #36]	; (8000668 <main+0x44>)
 8000642:	f002 fc87 	bl	8002f54 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_UART_Transmit(&huart2, (uint8_t *)"AT\r\n", sizeof("AT\r\n"),10);
 8000646:	230a      	movs	r3, #10
 8000648:	2205      	movs	r2, #5
 800064a:	4908      	ldr	r1, [pc, #32]	; (800066c <main+0x48>)
 800064c:	4806      	ldr	r0, [pc, #24]	; (8000668 <main+0x44>)
 800064e:	f002 fbf7 	bl	8002e40 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 8000652:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000656:	f000 fb17 	bl	8000c88 <HAL_Delay>
	  printf("Received Data : %s\n", RxBuf);
 800065a:	4902      	ldr	r1, [pc, #8]	; (8000664 <main+0x40>)
 800065c:	4804      	ldr	r0, [pc, #16]	; (8000670 <main+0x4c>)
 800065e:	f003 ff5b 	bl	8004518 <iprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)"AT\r\n", sizeof("AT\r\n"),10);
 8000662:	e7f0      	b.n	8000646 <main+0x22>
 8000664:	20000084 	.word	0x20000084
 8000668:	20000098 	.word	0x20000098
 800066c:	08005228 	.word	0x08005228
 8000670:	08005230 	.word	0x08005230

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b096      	sub	sp, #88	; 0x58
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2244      	movs	r2, #68	; 0x44
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f003 ff9d 	bl	80045c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	463b      	mov	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
 8000694:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000696:	f44f 7000 	mov.w	r0, #512	; 0x200
 800069a:	f001 f871 	bl	8001780 <HAL_PWREx_ControlVoltageScaling>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006a4:	f000 f8b6 	bl	8000814 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a8:	2302      	movs	r3, #2
 80006aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b2:	2310      	movs	r3, #16
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ba:	2302      	movs	r3, #2
 80006bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006be:	2301      	movs	r3, #1
 80006c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006c2:	230a      	movs	r3, #10
 80006c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006c6:	2307      	movs	r3, #7
 80006c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 f8a8 	bl	800182c <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006e2:	f000 f897 	bl	8000814 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	2303      	movs	r3, #3
 80006ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006fa:	463b      	mov	r3, r7
 80006fc:	2104      	movs	r1, #4
 80006fe:	4618      	mov	r0, r3
 8000700:	f001 fc70 	bl	8001fe4 <HAL_RCC_ClockConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800070a:	f000 f883 	bl	8000814 <Error_Handler>
  }
}
 800070e:	bf00      	nop
 8000710:	3758      	adds	r7, #88	; 0x58
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800071c:	4b14      	ldr	r3, [pc, #80]	; (8000770 <MX_USART2_UART_Init+0x58>)
 800071e:	4a15      	ldr	r2, [pc, #84]	; (8000774 <MX_USART2_UART_Init+0x5c>)
 8000720:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000722:	4b13      	ldr	r3, [pc, #76]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000728:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <MX_USART2_UART_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000730:	4b0f      	ldr	r3, [pc, #60]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000736:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800073c:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <MX_USART2_UART_Init+0x58>)
 800073e:	220c      	movs	r2, #12
 8000740:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000742:	4b0b      	ldr	r3, [pc, #44]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000748:	4b09      	ldr	r3, [pc, #36]	; (8000770 <MX_USART2_UART_Init+0x58>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800074e:	4b08      	ldr	r3, [pc, #32]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <MX_USART2_UART_Init+0x58>)
 8000756:	2200      	movs	r2, #0
 8000758:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	; (8000770 <MX_USART2_UART_Init+0x58>)
 800075c:	f002 fb22 	bl	8002da4 <HAL_UART_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000766:	f000 f855 	bl	8000814 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000098 	.word	0x20000098
 8000774:	40004400 	.word	0x40004400

08000778 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_DMA_Init+0x38>)
 8000780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000782:	4a0b      	ldr	r2, [pc, #44]	; (80007b0 <MX_DMA_Init+0x38>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6493      	str	r3, [r2, #72]	; 0x48
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_DMA_Init+0x38>)
 800078c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2010      	movs	r0, #16
 800079c:	f000 fb73 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007a0:	2010      	movs	r0, #16
 80007a2:	f000 fb8c 	bl	8000ebe <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40021000 	.word	0x40021000

080007b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_GPIO_Init+0x5c>)
 80007ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007cc:	4a10      	ldr	r2, [pc, #64]	; (8000810 <MX_GPIO_Init+0x5c>)
 80007ce:	f043 0301 	orr.w	r3, r3, #1
 80007d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007d4:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_GPIO_Init+0x5c>)
 80007d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2120      	movs	r1, #32
 80007e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e8:	f000 ffa4 	bl	8001734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007ec:	2320      	movs	r3, #32
 80007ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	4619      	mov	r1, r3
 8000800:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000804:	f000 fdec 	bl	80013e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000808:	bf00      	nop
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40021000 	.word	0x40021000

08000814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000818:	b672      	cpsid	i
}
 800081a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800081c:	e7fe      	b.n	800081c <Error_Handler+0x8>
	...

08000820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000826:	4b0f      	ldr	r3, [pc, #60]	; (8000864 <HAL_MspInit+0x44>)
 8000828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800082a:	4a0e      	ldr	r2, [pc, #56]	; (8000864 <HAL_MspInit+0x44>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6613      	str	r3, [r2, #96]	; 0x60
 8000832:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <HAL_MspInit+0x44>)
 8000834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083e:	4b09      	ldr	r3, [pc, #36]	; (8000864 <HAL_MspInit+0x44>)
 8000840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000842:	4a08      	ldr	r2, [pc, #32]	; (8000864 <HAL_MspInit+0x44>)
 8000844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000848:	6593      	str	r3, [r2, #88]	; 0x58
 800084a:	4b06      	ldr	r3, [pc, #24]	; (8000864 <HAL_MspInit+0x44>)
 800084c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800084e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000856:	bf00      	nop
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	40021000 	.word	0x40021000

08000868 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b0ac      	sub	sp, #176	; 0xb0
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2288      	movs	r2, #136	; 0x88
 8000886:	2100      	movs	r1, #0
 8000888:	4618      	mov	r0, r3
 800088a:	f003 fe9a 	bl	80045c2 <memset>
  if(huart->Instance==USART2)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a3a      	ldr	r2, [pc, #232]	; (800097c <HAL_UART_MspInit+0x114>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d16c      	bne.n	8000972 <HAL_UART_MspInit+0x10a>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000898:	2302      	movs	r3, #2
 800089a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800089c:	2300      	movs	r3, #0
 800089e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4618      	mov	r0, r3
 80008a6:	f001 fdc1 	bl	800242c <HAL_RCCEx_PeriphCLKConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008b0:	f7ff ffb0 	bl	8000814 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b4:	4b32      	ldr	r3, [pc, #200]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b8:	4a31      	ldr	r2, [pc, #196]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008be:	6593      	str	r3, [r2, #88]	; 0x58
 80008c0:	4b2f      	ldr	r3, [pc, #188]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008cc:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d0:	4a2b      	ldr	r2, [pc, #172]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008d2:	f043 0301 	orr.w	r3, r3, #1
 80008d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d8:	4b29      	ldr	r3, [pc, #164]	; (8000980 <HAL_UART_MspInit+0x118>)
 80008da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008dc:	f003 0301 	and.w	r3, r3, #1
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008e4:	230c      	movs	r3, #12
 80008e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f6:	2303      	movs	r3, #3
 80008f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008fc:	2307      	movs	r3, #7
 80008fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000902:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000906:	4619      	mov	r1, r3
 8000908:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800090c:	f000 fd68 	bl	80013e0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000910:	4b1c      	ldr	r3, [pc, #112]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000912:	4a1d      	ldr	r2, [pc, #116]	; (8000988 <HAL_UART_MspInit+0x120>)
 8000914:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8000916:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000918:	2202      	movs	r2, #2
 800091a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800091c:	4b19      	ldr	r3, [pc, #100]	; (8000984 <HAL_UART_MspInit+0x11c>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000922:	4b18      	ldr	r3, [pc, #96]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <HAL_UART_MspInit+0x11c>)
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800093a:	4b12      	ldr	r3, [pc, #72]	; (8000984 <HAL_UART_MspInit+0x11c>)
 800093c:	2220      	movs	r2, #32
 800093e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000940:	4b10      	ldr	r3, [pc, #64]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000946:	480f      	ldr	r0, [pc, #60]	; (8000984 <HAL_UART_MspInit+0x11c>)
 8000948:	f000 fad4 	bl	8000ef4 <HAL_DMA_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8000952:	f7ff ff5f 	bl	8000814 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a0a      	ldr	r2, [pc, #40]	; (8000984 <HAL_UART_MspInit+0x11c>)
 800095a:	675a      	str	r2, [r3, #116]	; 0x74
 800095c:	4a09      	ldr	r2, [pc, #36]	; (8000984 <HAL_UART_MspInit+0x11c>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2026      	movs	r0, #38	; 0x26
 8000968:	f000 fa8d 	bl	8000e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800096c:	2026      	movs	r0, #38	; 0x26
 800096e:	f000 faa6 	bl	8000ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000972:	bf00      	nop
 8000974:	37b0      	adds	r7, #176	; 0xb0
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40004400 	.word	0x40004400
 8000980:	40021000 	.word	0x40021000
 8000984:	20000120 	.word	0x20000120
 8000988:	4002006c 	.word	0x4002006c

0800098c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <NMI_Handler+0x4>

08000992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <HardFault_Handler+0x4>

08000998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <MemManage_Handler+0x4>

0800099e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <UsageFault_Handler+0x4>

080009aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 f936 	bl	8000c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80009e4:	4802      	ldr	r0, [pc, #8]	; (80009f0 <DMA1_Channel6_IRQHandler+0x10>)
 80009e6:	f000 fc1c 	bl	8001222 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000120 	.word	0x20000120

080009f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009f8:	4802      	ldr	r0, [pc, #8]	; (8000a04 <USART2_IRQHandler+0x10>)
 80009fa:	f002 faf7 	bl	8002fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000098 	.word	0x20000098

08000a08 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	e00a      	b.n	8000a30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a1a:	f3af 8000 	nop.w
 8000a1e:	4601      	mov	r1, r0
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	1c5a      	adds	r2, r3, #1
 8000a24:	60ba      	str	r2, [r7, #8]
 8000a26:	b2ca      	uxtb	r2, r1
 8000a28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbf0      	blt.n	8000a1a <_read+0x12>
  }

  return len;
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
 8000a62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a6a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <_isatty>:

int _isatty(int file)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3714      	adds	r7, #20
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
	...

08000aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	; (8000b08 <_sbrk+0x5c>)
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <_sbrk+0x60>)
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <_sbrk+0x64>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <_sbrk+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d207      	bcs.n	8000aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000adc:	f003 fdc0 	bl	8004660 <__errno>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aea:	e009      	b.n	8000b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <_sbrk+0x64>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a05      	ldr	r2, [pc, #20]	; (8000b10 <_sbrk+0x64>)
 8000afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20018000 	.word	0x20018000
 8000b0c:	00000400 	.word	0x00000400
 8000b10:	20000168 	.word	0x20000168
 8000b14:	200002c0 	.word	0x200002c0

08000b18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SystemInit+0x20>)
 8000b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <SystemInit+0x20>)
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b40:	f7ff ffea 	bl	8000b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b44:	480c      	ldr	r0, [pc, #48]	; (8000b78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b46:	490d      	ldr	r1, [pc, #52]	; (8000b7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <LoopForever+0xe>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b4c:	e002      	b.n	8000b54 <LoopCopyDataInit>

08000b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b52:	3304      	adds	r3, #4

08000b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b58:	d3f9      	bcc.n	8000b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b5c:	4c0a      	ldr	r4, [pc, #40]	; (8000b88 <LoopForever+0x16>)
  movs r3, #0
 8000b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b60:	e001      	b.n	8000b66 <LoopFillZerobss>

08000b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b64:	3204      	adds	r2, #4

08000b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b68:	d3fb      	bcc.n	8000b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f003 fd7f 	bl	800466c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b6e:	f7ff fd59 	bl	8000624 <main>

08000b72 <LoopForever>:

LoopForever:
    b LoopForever
 8000b72:	e7fe      	b.n	8000b72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b74:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b80:	080052d0 	.word	0x080052d0
  ldr r2, =_sbss
 8000b84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b88:	200002bc 	.word	0x200002bc

08000b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC1_2_IRQHandler>
	...

08000b90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <HAL_Init+0x3c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a0b      	ldr	r2, [pc, #44]	; (8000bcc <HAL_Init+0x3c>)
 8000ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba6:	2003      	movs	r0, #3
 8000ba8:	f000 f962 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bac:	2000      	movs	r0, #0
 8000bae:	f000 f80f 	bl	8000bd0 <HAL_InitTick>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d002      	beq.n	8000bbe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	71fb      	strb	r3, [r7, #7]
 8000bbc:	e001      	b.n	8000bc2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bbe:	f7ff fe2f 	bl	8000820 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40022000 	.word	0x40022000

08000bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <HAL_InitTick+0x6c>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d023      	beq.n	8000c2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000be4:	4b16      	ldr	r3, [pc, #88]	; (8000c40 <HAL_InitTick+0x70>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <HAL_InitTick+0x6c>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f96d 	bl	8000eda <HAL_SYSTICK_Config>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d10f      	bne.n	8000c26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b0f      	cmp	r3, #15
 8000c0a:	d809      	bhi.n	8000c20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	6879      	ldr	r1, [r7, #4]
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f000 f937 	bl	8000e86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c18:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <HAL_InitTick+0x74>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	e007      	b.n	8000c30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	73fb      	strb	r3, [r7, #15]
 8000c24:	e004      	b.n	8000c30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e001      	b.n	8000c30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000000 	.word	0x20000000
 8000c44:	20000004 	.word	0x20000004

08000c48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <HAL_IncTick+0x20>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <HAL_IncTick+0x24>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4413      	add	r3, r2
 8000c58:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <HAL_IncTick+0x24>)
 8000c5a:	6013      	str	r3, [r2, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000008 	.word	0x20000008
 8000c6c:	2000016c 	.word	0x2000016c

08000c70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  return uwTick;
 8000c74:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <HAL_GetTick+0x14>)
 8000c76:	681b      	ldr	r3, [r3, #0]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	2000016c 	.word	0x2000016c

08000c88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c90:	f7ff ffee 	bl	8000c70 <HAL_GetTick>
 8000c94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ca0:	d005      	beq.n	8000cae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <HAL_Delay+0x44>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4413      	add	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cae:	bf00      	nop
 8000cb0:	f7ff ffde 	bl	8000c70 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d8f7      	bhi.n	8000cb0 <HAL_Delay+0x28>
  {
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008

08000cd0 <__NVIC_SetPriorityGrouping>:
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	; (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	; 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff29 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff3e 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff8e 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff5d 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff31 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ffa2 	bl	8000e2c <SysTick_Config>
 8000ee8:	4603      	mov	r3, r0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e098      	b.n	8001038 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	4b4d      	ldr	r3, [pc, #308]	; (8001044 <HAL_DMA_Init+0x150>)
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d80f      	bhi.n	8000f32 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	4b4b      	ldr	r3, [pc, #300]	; (8001048 <HAL_DMA_Init+0x154>)
 8000f1a:	4413      	add	r3, r2
 8000f1c:	4a4b      	ldr	r2, [pc, #300]	; (800104c <HAL_DMA_Init+0x158>)
 8000f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f22:	091b      	lsrs	r3, r3, #4
 8000f24:	009a      	lsls	r2, r3, #2
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a48      	ldr	r2, [pc, #288]	; (8001050 <HAL_DMA_Init+0x15c>)
 8000f2e:	641a      	str	r2, [r3, #64]	; 0x40
 8000f30:	e00e      	b.n	8000f50 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	461a      	mov	r2, r3
 8000f38:	4b46      	ldr	r3, [pc, #280]	; (8001054 <HAL_DMA_Init+0x160>)
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a43      	ldr	r2, [pc, #268]	; (800104c <HAL_DMA_Init+0x158>)
 8000f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f42:	091b      	lsrs	r3, r3, #4
 8000f44:	009a      	lsls	r2, r3, #2
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a42      	ldr	r2, [pc, #264]	; (8001058 <HAL_DMA_Init+0x164>)
 8000f4e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2202      	movs	r2, #2
 8000f54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a1b      	ldr	r3, [r3, #32]
 8000f92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000faa:	d039      	beq.n	8001020 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	4a27      	ldr	r2, [pc, #156]	; (8001050 <HAL_DMA_Init+0x15c>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d11a      	bne.n	8000fec <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000fb6:	4b29      	ldr	r3, [pc, #164]	; (800105c <HAL_DMA_Init+0x168>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	f003 031c 	and.w	r3, r3, #28
 8000fc2:	210f      	movs	r1, #15
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	4924      	ldr	r1, [pc, #144]	; (800105c <HAL_DMA_Init+0x168>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000fd0:	4b22      	ldr	r3, [pc, #136]	; (800105c <HAL_DMA_Init+0x168>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6859      	ldr	r1, [r3, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fdc:	f003 031c 	and.w	r3, r3, #28
 8000fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe4:	491d      	ldr	r1, [pc, #116]	; (800105c <HAL_DMA_Init+0x168>)
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	600b      	str	r3, [r1, #0]
 8000fea:	e019      	b.n	8001020 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000fec:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <HAL_DMA_Init+0x16c>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff4:	f003 031c 	and.w	r3, r3, #28
 8000ff8:	210f      	movs	r1, #15
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	43db      	mvns	r3, r3
 8001000:	4917      	ldr	r1, [pc, #92]	; (8001060 <HAL_DMA_Init+0x16c>)
 8001002:	4013      	ands	r3, r2
 8001004:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <HAL_DMA_Init+0x16c>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6859      	ldr	r1, [r3, #4]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	f003 031c 	and.w	r3, r3, #28
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	4911      	ldr	r1, [pc, #68]	; (8001060 <HAL_DMA_Init+0x16c>)
 800101c:	4313      	orrs	r3, r2
 800101e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2201      	movs	r2, #1
 800102a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	40020407 	.word	0x40020407
 8001048:	bffdfff8 	.word	0xbffdfff8
 800104c:	cccccccd 	.word	0xcccccccd
 8001050:	40020000 	.word	0x40020000
 8001054:	bffdfbf8 	.word	0xbffdfbf8
 8001058:	40020400 	.word	0x40020400
 800105c:	400200a8 	.word	0x400200a8
 8001060:	400204a8 	.word	0x400204a8

08001064 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001072:	2300      	movs	r3, #0
 8001074:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800107c:	2b01      	cmp	r3, #1
 800107e:	d101      	bne.n	8001084 <HAL_DMA_Start_IT+0x20>
 8001080:	2302      	movs	r3, #2
 8001082:	e04b      	b.n	800111c <HAL_DMA_Start_IT+0xb8>
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b01      	cmp	r3, #1
 8001096:	d13a      	bne.n	800110e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2202      	movs	r2, #2
 800109c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2200      	movs	r2, #0
 80010a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f022 0201 	bic.w	r2, r2, #1
 80010b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	68b9      	ldr	r1, [r7, #8]
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f000 f95f 	bl	8001380 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d008      	beq.n	80010dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f042 020e 	orr.w	r2, r2, #14
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	e00f      	b.n	80010fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0204 	bic.w	r2, r2, #4
 80010ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f042 020a 	orr.w	r2, r2, #10
 80010fa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f042 0201 	orr.w	r2, r2, #1
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	e005      	b.n	800111a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2200      	movs	r2, #0
 8001112:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001116:	2302      	movs	r3, #2
 8001118:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800111a:	7dfb      	ldrb	r3, [r7, #23]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d008      	beq.n	800114e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2204      	movs	r2, #4
 8001140:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e022      	b.n	8001194 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f022 020e 	bic.w	r2, r2, #14
 800115c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f022 0201 	bic.w	r2, r2, #1
 800116c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001172:	f003 021c 	and.w	r2, r3, #28
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	2101      	movs	r1, #1
 800117c:	fa01 f202 	lsl.w	r2, r1, r2
 8001180:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2201      	movs	r2, #1
 8001186:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011a8:	2300      	movs	r3, #0
 80011aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d005      	beq.n	80011c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2204      	movs	r2, #4
 80011bc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	73fb      	strb	r3, [r7, #15]
 80011c2:	e029      	b.n	8001218 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 020e 	bic.w	r2, r2, #14
 80011d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f022 0201 	bic.w	r2, r2, #1
 80011e2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e8:	f003 021c 	and.w	r2, r3, #28
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	2101      	movs	r1, #1
 80011f2:	fa01 f202 	lsl.w	r2, r1, r2
 80011f6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	4798      	blx	r3
    }
  }
  return status;
 8001218:	7bfb      	ldrb	r3, [r7, #15]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	f003 031c 	and.w	r3, r3, #28
 8001242:	2204      	movs	r2, #4
 8001244:	409a      	lsls	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4013      	ands	r3, r2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d026      	beq.n	800129c <HAL_DMA_IRQHandler+0x7a>
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	2b00      	cmp	r3, #0
 8001256:	d021      	beq.n	800129c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	2b00      	cmp	r3, #0
 8001264:	d107      	bne.n	8001276 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0204 	bic.w	r2, r2, #4
 8001274:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	f003 021c 	and.w	r2, r3, #28
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	2104      	movs	r1, #4
 8001284:	fa01 f202 	lsl.w	r2, r1, r2
 8001288:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	2b00      	cmp	r3, #0
 8001290:	d071      	beq.n	8001376 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800129a:	e06c      	b.n	8001376 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a0:	f003 031c 	and.w	r3, r3, #28
 80012a4:	2202      	movs	r2, #2
 80012a6:	409a      	lsls	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	4013      	ands	r3, r2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d02e      	beq.n	800130e <HAL_DMA_IRQHandler+0xec>
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	f003 0302 	and.w	r3, r3, #2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d029      	beq.n	800130e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0320 	and.w	r3, r3, #32
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d10b      	bne.n	80012e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 020a 	bic.w	r2, r2, #10
 80012d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e4:	f003 021c 	and.w	r2, r3, #28
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ec:	2102      	movs	r1, #2
 80012ee:	fa01 f202 	lsl.w	r2, r1, r2
 80012f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001300:	2b00      	cmp	r3, #0
 8001302:	d038      	beq.n	8001376 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800130c:	e033      	b.n	8001376 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	f003 031c 	and.w	r3, r3, #28
 8001316:	2208      	movs	r2, #8
 8001318:	409a      	lsls	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4013      	ands	r3, r2
 800131e:	2b00      	cmp	r3, #0
 8001320:	d02a      	beq.n	8001378 <HAL_DMA_IRQHandler+0x156>
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	d025      	beq.n	8001378 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 020e 	bic.w	r2, r2, #14
 800133a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001340:	f003 021c 	and.w	r2, r3, #28
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001348:	2101      	movs	r1, #1
 800134a:	fa01 f202 	lsl.w	r2, r1, r2
 800134e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2201      	movs	r2, #1
 8001354:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800136a:	2b00      	cmp	r3, #0
 800136c:	d004      	beq.n	8001378 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001376:	bf00      	nop
 8001378:	bf00      	nop
}
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	f003 021c 	and.w	r2, r3, #28
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	2101      	movs	r1, #1
 800139c:	fa01 f202 	lsl.w	r2, r1, r2
 80013a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	2b10      	cmp	r3, #16
 80013b0:	d108      	bne.n	80013c4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013c2:	e007      	b.n	80013d4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	60da      	str	r2, [r3, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b087      	sub	sp, #28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ee:	e17f      	b.n	80016f0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	2101      	movs	r1, #1
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	fa01 f303 	lsl.w	r3, r1, r3
 80013fc:	4013      	ands	r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 8171 	beq.w	80016ea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b01      	cmp	r3, #1
 8001412:	d005      	beq.n	8001420 <HAL_GPIO_Init+0x40>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d130      	bne.n	8001482 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	2203      	movs	r2, #3
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	43db      	mvns	r3, r3
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4013      	ands	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	68da      	ldr	r2, [r3, #12]
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4313      	orrs	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001456:	2201      	movs	r2, #1
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa02 f303 	lsl.w	r3, r2, r3
 800145e:	43db      	mvns	r3, r3
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	4013      	ands	r3, r2
 8001464:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	091b      	lsrs	r3, r3, #4
 800146c:	f003 0201 	and.w	r2, r3, #1
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 0303 	and.w	r3, r3, #3
 800148a:	2b03      	cmp	r3, #3
 800148c:	d118      	bne.n	80014c0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001494:	2201      	movs	r2, #1
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	08db      	lsrs	r3, r3, #3
 80014aa:	f003 0201 	and.w	r2, r3, #1
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d017      	beq.n	80014fc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4013      	ands	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d123      	bne.n	8001550 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	08da      	lsrs	r2, r3, #3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3208      	adds	r2, #8
 8001510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	220f      	movs	r2, #15
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4013      	ands	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	691a      	ldr	r2, [r3, #16]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	08da      	lsrs	r2, r3, #3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3208      	adds	r2, #8
 800154a:	6939      	ldr	r1, [r7, #16]
 800154c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	4013      	ands	r3, r2
 8001566:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 0203 	and.w	r2, r3, #3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	4313      	orrs	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800158c:	2b00      	cmp	r3, #0
 800158e:	f000 80ac 	beq.w	80016ea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	4b5f      	ldr	r3, [pc, #380]	; (8001710 <HAL_GPIO_Init+0x330>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001596:	4a5e      	ldr	r2, [pc, #376]	; (8001710 <HAL_GPIO_Init+0x330>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6613      	str	r3, [r2, #96]	; 0x60
 800159e:	4b5c      	ldr	r3, [pc, #368]	; (8001710 <HAL_GPIO_Init+0x330>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015aa:	4a5a      	ldr	r2, [pc, #360]	; (8001714 <HAL_GPIO_Init+0x334>)
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	3302      	adds	r3, #2
 80015b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	220f      	movs	r2, #15
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43db      	mvns	r3, r3
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80015d4:	d025      	beq.n	8001622 <HAL_GPIO_Init+0x242>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4f      	ldr	r2, [pc, #316]	; (8001718 <HAL_GPIO_Init+0x338>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d01f      	beq.n	800161e <HAL_GPIO_Init+0x23e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a4e      	ldr	r2, [pc, #312]	; (800171c <HAL_GPIO_Init+0x33c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d019      	beq.n	800161a <HAL_GPIO_Init+0x23a>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a4d      	ldr	r2, [pc, #308]	; (8001720 <HAL_GPIO_Init+0x340>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d013      	beq.n	8001616 <HAL_GPIO_Init+0x236>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a4c      	ldr	r2, [pc, #304]	; (8001724 <HAL_GPIO_Init+0x344>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d00d      	beq.n	8001612 <HAL_GPIO_Init+0x232>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a4b      	ldr	r2, [pc, #300]	; (8001728 <HAL_GPIO_Init+0x348>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d007      	beq.n	800160e <HAL_GPIO_Init+0x22e>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a4a      	ldr	r2, [pc, #296]	; (800172c <HAL_GPIO_Init+0x34c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d101      	bne.n	800160a <HAL_GPIO_Init+0x22a>
 8001606:	2306      	movs	r3, #6
 8001608:	e00c      	b.n	8001624 <HAL_GPIO_Init+0x244>
 800160a:	2307      	movs	r3, #7
 800160c:	e00a      	b.n	8001624 <HAL_GPIO_Init+0x244>
 800160e:	2305      	movs	r3, #5
 8001610:	e008      	b.n	8001624 <HAL_GPIO_Init+0x244>
 8001612:	2304      	movs	r3, #4
 8001614:	e006      	b.n	8001624 <HAL_GPIO_Init+0x244>
 8001616:	2303      	movs	r3, #3
 8001618:	e004      	b.n	8001624 <HAL_GPIO_Init+0x244>
 800161a:	2302      	movs	r3, #2
 800161c:	e002      	b.n	8001624 <HAL_GPIO_Init+0x244>
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_GPIO_Init+0x244>
 8001622:	2300      	movs	r3, #0
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	f002 0203 	and.w	r2, r2, #3
 800162a:	0092      	lsls	r2, r2, #2
 800162c:	4093      	lsls	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001634:	4937      	ldr	r1, [pc, #220]	; (8001714 <HAL_GPIO_Init+0x334>)
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	089b      	lsrs	r3, r3, #2
 800163a:	3302      	adds	r3, #2
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001642:	4b3b      	ldr	r3, [pc, #236]	; (8001730 <HAL_GPIO_Init+0x350>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	43db      	mvns	r3, r3
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	4013      	ands	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4313      	orrs	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001666:	4a32      	ldr	r2, [pc, #200]	; (8001730 <HAL_GPIO_Init+0x350>)
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800166c:	4b30      	ldr	r3, [pc, #192]	; (8001730 <HAL_GPIO_Init+0x350>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	43db      	mvns	r3, r3
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001690:	4a27      	ldr	r2, [pc, #156]	; (8001730 <HAL_GPIO_Init+0x350>)
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001696:	4b26      	ldr	r3, [pc, #152]	; (8001730 <HAL_GPIO_Init+0x350>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	43db      	mvns	r3, r3
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016ba:	4a1d      	ldr	r2, [pc, #116]	; (8001730 <HAL_GPIO_Init+0x350>)
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <HAL_GPIO_Init+0x350>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016e4:	4a12      	ldr	r2, [pc, #72]	; (8001730 <HAL_GPIO_Init+0x350>)
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	3301      	adds	r3, #1
 80016ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	fa22 f303 	lsr.w	r3, r2, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f47f ae78 	bne.w	80013f0 <HAL_GPIO_Init+0x10>
  }
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	371c      	adds	r7, #28
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000
 8001714:	40010000 	.word	0x40010000
 8001718:	48000400 	.word	0x48000400
 800171c:	48000800 	.word	0x48000800
 8001720:	48000c00 	.word	0x48000c00
 8001724:	48001000 	.word	0x48001000
 8001728:	48001400 	.word	0x48001400
 800172c:	48001800 	.word	0x48001800
 8001730:	40010400 	.word	0x40010400

08001734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	807b      	strh	r3, [r7, #2]
 8001740:	4613      	mov	r3, r2
 8001742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001744:	787b      	ldrb	r3, [r7, #1]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800174a:	887a      	ldrh	r2, [r7, #2]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001750:	e002      	b.n	8001758 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001752:	887a      	ldrh	r2, [r7, #2]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001768:	4b04      	ldr	r3, [pc, #16]	; (800177c <HAL_PWREx_GetVoltageRange+0x18>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40007000 	.word	0x40007000

08001780 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800178e:	d130      	bne.n	80017f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001790:	4b23      	ldr	r3, [pc, #140]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800179c:	d038      	beq.n	8001810 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800179e:	4b20      	ldr	r3, [pc, #128]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017a6:	4a1e      	ldr	r2, [pc, #120]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017ae:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2232      	movs	r2, #50	; 0x32
 80017b4:	fb02 f303 	mul.w	r3, r2, r3
 80017b8:	4a1b      	ldr	r2, [pc, #108]	; (8001828 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017ba:	fba2 2303 	umull	r2, r3, r2, r3
 80017be:	0c9b      	lsrs	r3, r3, #18
 80017c0:	3301      	adds	r3, #1
 80017c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017c4:	e002      	b.n	80017cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017d8:	d102      	bne.n	80017e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1f2      	bne.n	80017c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ec:	d110      	bne.n	8001810 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e00f      	b.n	8001812 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017fe:	d007      	beq.n	8001810 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001808:	4a05      	ldr	r2, [pc, #20]	; (8001820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800180a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800180e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40007000 	.word	0x40007000
 8001824:	20000000 	.word	0x20000000
 8001828:	431bde83 	.word	0x431bde83

0800182c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e3ca      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800183e:	4b97      	ldr	r3, [pc, #604]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f003 030c 	and.w	r3, r3, #12
 8001846:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001848:	4b94      	ldr	r3, [pc, #592]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	f003 0303 	and.w	r3, r3, #3
 8001850:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0310 	and.w	r3, r3, #16
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 80e4 	beq.w	8001a28 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_RCC_OscConfig+0x4a>
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	2b0c      	cmp	r3, #12
 800186a:	f040 808b 	bne.w	8001984 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	2b01      	cmp	r3, #1
 8001872:	f040 8087 	bne.w	8001984 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001876:	4b89      	ldr	r3, [pc, #548]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d005      	beq.n	800188e <HAL_RCC_OscConfig+0x62>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e3a2      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a1a      	ldr	r2, [r3, #32]
 8001892:	4b82      	ldr	r3, [pc, #520]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	2b00      	cmp	r3, #0
 800189c:	d004      	beq.n	80018a8 <HAL_RCC_OscConfig+0x7c>
 800189e:	4b7f      	ldr	r3, [pc, #508]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018a6:	e005      	b.n	80018b4 <HAL_RCC_OscConfig+0x88>
 80018a8:	4b7c      	ldr	r3, [pc, #496]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d223      	bcs.n	8001900 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a1b      	ldr	r3, [r3, #32]
 80018bc:	4618      	mov	r0, r3
 80018be:	f000 fd55 	bl	800236c <RCC_SetFlashLatencyFromMSIRange>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e383      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018cc:	4b73      	ldr	r3, [pc, #460]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a72      	ldr	r2, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018d2:	f043 0308 	orr.w	r3, r3, #8
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b70      	ldr	r3, [pc, #448]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	496d      	ldr	r1, [pc, #436]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018ea:	4b6c      	ldr	r3, [pc, #432]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	4968      	ldr	r1, [pc, #416]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
 80018fe:	e025      	b.n	800194c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001900:	4b66      	ldr	r3, [pc, #408]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a65      	ldr	r2, [pc, #404]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001906:	f043 0308 	orr.w	r3, r3, #8
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	4b63      	ldr	r3, [pc, #396]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	4960      	ldr	r1, [pc, #384]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 800191a:	4313      	orrs	r3, r2
 800191c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800191e:	4b5f      	ldr	r3, [pc, #380]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	495b      	ldr	r1, [pc, #364]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 800192e:	4313      	orrs	r3, r2
 8001930:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d109      	bne.n	800194c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	4618      	mov	r0, r3
 800193e:	f000 fd15 	bl	800236c <RCC_SetFlashLatencyFromMSIRange>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e343      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800194c:	f000 fc4a 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 8001950:	4602      	mov	r2, r0
 8001952:	4b52      	ldr	r3, [pc, #328]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	091b      	lsrs	r3, r3, #4
 8001958:	f003 030f 	and.w	r3, r3, #15
 800195c:	4950      	ldr	r1, [pc, #320]	; (8001aa0 <HAL_RCC_OscConfig+0x274>)
 800195e:	5ccb      	ldrb	r3, [r1, r3]
 8001960:	f003 031f 	and.w	r3, r3, #31
 8001964:	fa22 f303 	lsr.w	r3, r2, r3
 8001968:	4a4e      	ldr	r2, [pc, #312]	; (8001aa4 <HAL_RCC_OscConfig+0x278>)
 800196a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800196c:	4b4e      	ldr	r3, [pc, #312]	; (8001aa8 <HAL_RCC_OscConfig+0x27c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff f92d 	bl	8000bd0 <HAL_InitTick>
 8001976:	4603      	mov	r3, r0
 8001978:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d052      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	e327      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d032      	beq.n	80019f2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800198c:	4b43      	ldr	r3, [pc, #268]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a42      	ldr	r2, [pc, #264]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001998:	f7ff f96a 	bl	8000c70 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019a0:	f7ff f966 	bl	8000c70 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e310      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019b2:	4b3a      	ldr	r3, [pc, #232]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019be:	4b37      	ldr	r3, [pc, #220]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a36      	ldr	r2, [pc, #216]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019c4:	f043 0308 	orr.w	r3, r3, #8
 80019c8:	6013      	str	r3, [r2, #0]
 80019ca:	4b34      	ldr	r3, [pc, #208]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	4931      	ldr	r1, [pc, #196]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019dc:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	021b      	lsls	r3, r3, #8
 80019ea:	492c      	ldr	r1, [pc, #176]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
 80019f0:	e01a      	b.n	8001a28 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019f2:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a29      	ldr	r2, [pc, #164]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 80019f8:	f023 0301 	bic.w	r3, r3, #1
 80019fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019fe:	f7ff f937 	bl	8000c70 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a06:	f7ff f933 	bl	8000c70 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e2dd      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a18:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f0      	bne.n	8001a06 <HAL_RCC_OscConfig+0x1da>
 8001a24:	e000      	b.n	8001a28 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a26:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d074      	beq.n	8001b1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	2b08      	cmp	r3, #8
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x21a>
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	2b0c      	cmp	r3, #12
 8001a3e:	d10e      	bne.n	8001a5e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	2b03      	cmp	r3, #3
 8001a44:	d10b      	bne.n	8001a5e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d064      	beq.n	8001b1c <HAL_RCC_OscConfig+0x2f0>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d160      	bne.n	8001b1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e2ba      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a66:	d106      	bne.n	8001a76 <HAL_RCC_OscConfig+0x24a>
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	e026      	b.n	8001ac4 <HAL_RCC_OscConfig+0x298>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a7e:	d115      	bne.n	8001aac <HAL_RCC_OscConfig+0x280>
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a05      	ldr	r2, [pc, #20]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a02      	ldr	r2, [pc, #8]	; (8001a9c <HAL_RCC_OscConfig+0x270>)
 8001a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	e014      	b.n	8001ac4 <HAL_RCC_OscConfig+0x298>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	08005244 	.word	0x08005244
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	20000004 	.word	0x20000004
 8001aac:	4ba0      	ldr	r3, [pc, #640]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a9f      	ldr	r2, [pc, #636]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b9d      	ldr	r3, [pc, #628]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a9c      	ldr	r2, [pc, #624]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001acc:	f7ff f8d0 	bl	8000c70 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff f8cc 	bl	8000c70 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	; 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e276      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ae6:	4b92      	ldr	r3, [pc, #584]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x2a8>
 8001af2:	e014      	b.n	8001b1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f8bc 	bl	8000c70 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff f8b8 	bl	8000c70 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	; 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e262      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b0e:	4b88      	ldr	r3, [pc, #544]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x2d0>
 8001b1a:	e000      	b.n	8001b1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d060      	beq.n	8001bec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d005      	beq.n	8001b3c <HAL_RCC_OscConfig+0x310>
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	2b0c      	cmp	r3, #12
 8001b34:	d119      	bne.n	8001b6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d116      	bne.n	8001b6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b3c:	4b7c      	ldr	r3, [pc, #496]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_OscConfig+0x328>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e23f      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b54:	4b76      	ldr	r3, [pc, #472]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	061b      	lsls	r3, r3, #24
 8001b62:	4973      	ldr	r1, [pc, #460]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b68:	e040      	b.n	8001bec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d023      	beq.n	8001bba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b72:	4b6f      	ldr	r3, [pc, #444]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a6e      	ldr	r2, [pc, #440]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7e:	f7ff f877 	bl	8000c70 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b86:	f7ff f873 	bl	8000c70 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e21d      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b98:	4b65      	ldr	r3, [pc, #404]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba4:	4b62      	ldr	r3, [pc, #392]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	061b      	lsls	r3, r3, #24
 8001bb2:	495f      	ldr	r1, [pc, #380]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	604b      	str	r3, [r1, #4]
 8001bb8:	e018      	b.n	8001bec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bba:	4b5d      	ldr	r3, [pc, #372]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a5c      	ldr	r2, [pc, #368]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001bc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc6:	f7ff f853 	bl	8000c70 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bcc:	e008      	b.n	8001be0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bce:	f7ff f84f 	bl	8000c70 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e1f9      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f0      	bne.n	8001bce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0308 	and.w	r3, r3, #8
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d03c      	beq.n	8001c72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	695b      	ldr	r3, [r3, #20]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d01c      	beq.n	8001c3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c00:	4b4b      	ldr	r3, [pc, #300]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c06:	4a4a      	ldr	r2, [pc, #296]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7ff f82e 	bl	8000c70 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7ff f82a 	bl	8000c70 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e1d4      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c2a:	4b41      	ldr	r3, [pc, #260]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0ef      	beq.n	8001c18 <HAL_RCC_OscConfig+0x3ec>
 8001c38:	e01b      	b.n	8001c72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c3a:	4b3d      	ldr	r3, [pc, #244]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c40:	4a3b      	ldr	r2, [pc, #236]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c42:	f023 0301 	bic.w	r3, r3, #1
 8001c46:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4a:	f7ff f811 	bl	8000c70 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c52:	f7ff f80d 	bl	8000c70 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e1b7      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c64:	4b32      	ldr	r3, [pc, #200]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1ef      	bne.n	8001c52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0304 	and.w	r3, r3, #4
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 80a6 	beq.w	8001dcc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c80:	2300      	movs	r3, #0
 8001c82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c84:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10d      	bne.n	8001cac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c90:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c94:	4a26      	ldr	r2, [pc, #152]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c9a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c9c:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cac:	4b21      	ldr	r3, [pc, #132]	; (8001d34 <HAL_RCC_OscConfig+0x508>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d118      	bne.n	8001cea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	; (8001d34 <HAL_RCC_OscConfig+0x508>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1d      	ldr	r2, [pc, #116]	; (8001d34 <HAL_RCC_OscConfig+0x508>)
 8001cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cc4:	f7fe ffd4 	bl	8000c70 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ccc:	f7fe ffd0 	bl	8000c70 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e17a      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <HAL_RCC_OscConfig+0x508>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0f0      	beq.n	8001ccc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d108      	bne.n	8001d04 <HAL_RCC_OscConfig+0x4d8>
 8001cf2:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d02:	e029      	b.n	8001d58 <HAL_RCC_OscConfig+0x52c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	2b05      	cmp	r3, #5
 8001d0a:	d115      	bne.n	8001d38 <HAL_RCC_OscConfig+0x50c>
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d12:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001d14:	f043 0304 	orr.w	r3, r3, #4
 8001d18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d22:	4a03      	ldr	r2, [pc, #12]	; (8001d30 <HAL_RCC_OscConfig+0x504>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d2c:	e014      	b.n	8001d58 <HAL_RCC_OscConfig+0x52c>
 8001d2e:	bf00      	nop
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40007000 	.word	0x40007000
 8001d38:	4b9c      	ldr	r3, [pc, #624]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d3e:	4a9b      	ldr	r2, [pc, #620]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d48:	4b98      	ldr	r3, [pc, #608]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d4e:	4a97      	ldr	r2, [pc, #604]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001d50:	f023 0304 	bic.w	r3, r3, #4
 8001d54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d016      	beq.n	8001d8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d60:	f7fe ff86 	bl	8000c70 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d66:	e00a      	b.n	8001d7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d68:	f7fe ff82 	bl	8000c70 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e12a      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d7e:	4b8b      	ldr	r3, [pc, #556]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0ed      	beq.n	8001d68 <HAL_RCC_OscConfig+0x53c>
 8001d8c:	e015      	b.n	8001dba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8e:	f7fe ff6f 	bl	8000c70 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d94:	e00a      	b.n	8001dac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d96:	f7fe ff6b 	bl	8000c70 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e113      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dac:	4b7f      	ldr	r3, [pc, #508]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1ed      	bne.n	8001d96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dba:	7ffb      	ldrb	r3, [r7, #31]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d105      	bne.n	8001dcc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc0:	4b7a      	ldr	r3, [pc, #488]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc4:	4a79      	ldr	r2, [pc, #484]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001dc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80fe 	beq.w	8001fd2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	f040 80d0 	bne.w	8001f80 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001de0:	4b72      	ldr	r3, [pc, #456]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f003 0203 	and.w	r2, r3, #3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d130      	bne.n	8001e56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d127      	bne.n	8001e56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e10:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d11f      	bne.n	8001e56 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e20:	2a07      	cmp	r2, #7
 8001e22:	bf14      	ite	ne
 8001e24:	2201      	movne	r2, #1
 8001e26:	2200      	moveq	r2, #0
 8001e28:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d113      	bne.n	8001e56 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	085b      	lsrs	r3, r3, #1
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d109      	bne.n	8001e56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	085b      	lsrs	r3, r3, #1
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d06e      	beq.n	8001f34 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	2b0c      	cmp	r3, #12
 8001e5a:	d069      	beq.n	8001f30 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e5c:	4b53      	ldr	r3, [pc, #332]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d105      	bne.n	8001e74 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e68:	4b50      	ldr	r3, [pc, #320]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e0ad      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e78:	4b4c      	ldr	r3, [pc, #304]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a4b      	ldr	r2, [pc, #300]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001e7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e82:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e84:	f7fe fef4 	bl	8000c70 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7fe fef0 	bl	8000c70 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e09a      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9e:	4b43      	ldr	r3, [pc, #268]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f0      	bne.n	8001e8c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eaa:	4b40      	ldr	r3, [pc, #256]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001eac:	68da      	ldr	r2, [r3, #12]
 8001eae:	4b40      	ldr	r3, [pc, #256]	; (8001fb0 <HAL_RCC_OscConfig+0x784>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001eba:	3a01      	subs	r2, #1
 8001ebc:	0112      	lsls	r2, r2, #4
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ec4:	0212      	lsls	r2, r2, #8
 8001ec6:	4311      	orrs	r1, r2
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ecc:	0852      	lsrs	r2, r2, #1
 8001ece:	3a01      	subs	r2, #1
 8001ed0:	0552      	lsls	r2, r2, #21
 8001ed2:	4311      	orrs	r1, r2
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ed8:	0852      	lsrs	r2, r2, #1
 8001eda:	3a01      	subs	r2, #1
 8001edc:	0652      	lsls	r2, r2, #25
 8001ede:	4311      	orrs	r1, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ee4:	0912      	lsrs	r2, r2, #4
 8001ee6:	0452      	lsls	r2, r2, #17
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	4930      	ldr	r1, [pc, #192]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a2d      	ldr	r2, [pc, #180]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001ef6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001efa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001efc:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	4a2a      	ldr	r2, [pc, #168]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f06:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f08:	f7fe feb2 	bl	8000c70 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f10:	f7fe feae 	bl	8000c70 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e058      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f22:	4b22      	ldr	r3, [pc, #136]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f2e:	e050      	b.n	8001fd2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e04f      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f34:	4b1d      	ldr	r3, [pc, #116]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d148      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f40:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f4c:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	4a16      	ldr	r2, [pc, #88]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f58:	f7fe fe8a 	bl	8000c70 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f60:	f7fe fe86 	bl	8000c70 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e030      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f72:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCC_OscConfig+0x734>
 8001f7e:	e028      	b.n	8001fd2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2b0c      	cmp	r3, #12
 8001f84:	d023      	beq.n	8001fce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a08      	ldr	r2, [pc, #32]	; (8001fac <HAL_RCC_OscConfig+0x780>)
 8001f8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f92:	f7fe fe6d 	bl	8000c70 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f98:	e00c      	b.n	8001fb4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f9a:	f7fe fe69 	bl	8000c70 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d905      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e013      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fb4:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <HAL_RCC_OscConfig+0x7b0>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1ec      	bne.n	8001f9a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_RCC_OscConfig+0x7b0>)
 8001fc2:	68da      	ldr	r2, [r3, #12]
 8001fc4:	4905      	ldr	r1, [pc, #20]	; (8001fdc <HAL_RCC_OscConfig+0x7b0>)
 8001fc6:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <HAL_RCC_OscConfig+0x7b4>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60cb      	str	r3, [r1, #12]
 8001fcc:	e001      	b.n	8001fd2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e000      	b.n	8001fd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3720      	adds	r7, #32
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	feeefffc 	.word	0xfeeefffc

08001fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e0e7      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b75      	ldr	r3, [pc, #468]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d910      	bls.n	8002028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b72      	ldr	r3, [pc, #456]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 0207 	bic.w	r2, r3, #7
 800200e:	4970      	ldr	r1, [pc, #448]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	4313      	orrs	r3, r2
 8002014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002016:	4b6e      	ldr	r3, [pc, #440]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d001      	beq.n	8002028 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0cf      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d010      	beq.n	8002056 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	4b66      	ldr	r3, [pc, #408]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002040:	429a      	cmp	r2, r3
 8002042:	d908      	bls.n	8002056 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002044:	4b63      	ldr	r3, [pc, #396]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	4960      	ldr	r1, [pc, #384]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d04c      	beq.n	80020fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b03      	cmp	r3, #3
 8002068:	d107      	bne.n	800207a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800206a:	4b5a      	ldr	r3, [pc, #360]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d121      	bne.n	80020ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e0a6      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002082:	4b54      	ldr	r3, [pc, #336]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d115      	bne.n	80020ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e09a      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800209a:	4b4e      	ldr	r3, [pc, #312]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d109      	bne.n	80020ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e08e      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020aa:	4b4a      	ldr	r3, [pc, #296]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e086      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020ba:	4b46      	ldr	r3, [pc, #280]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f023 0203 	bic.w	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4943      	ldr	r1, [pc, #268]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020cc:	f7fe fdd0 	bl	8000c70 <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	e00a      	b.n	80020ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d4:	f7fe fdcc 	bl	8000c70 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f241 3288 	movw	r2, #5000	; 0x1388
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e06e      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	4b3a      	ldr	r3, [pc, #232]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 020c 	and.w	r2, r3, #12
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d1eb      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d010      	beq.n	800212a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	4b31      	ldr	r3, [pc, #196]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002114:	429a      	cmp	r2, r3
 8002116:	d208      	bcs.n	800212a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002118:	4b2e      	ldr	r3, [pc, #184]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	492b      	ldr	r1, [pc, #172]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002126:	4313      	orrs	r3, r2
 8002128:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d210      	bcs.n	800215a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002138:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f023 0207 	bic.w	r2, r3, #7
 8002140:	4923      	ldr	r1, [pc, #140]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002148:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <HAL_RCC_ClockConfig+0x1ec>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	429a      	cmp	r2, r3
 8002154:	d001      	beq.n	800215a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e036      	b.n	80021c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	2b00      	cmp	r3, #0
 8002164:	d008      	beq.n	8002178 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002166:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	4918      	ldr	r1, [pc, #96]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002174:	4313      	orrs	r3, r2
 8002176:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	d009      	beq.n	8002198 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002184:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	4910      	ldr	r1, [pc, #64]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002194:	4313      	orrs	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002198:	f000 f824 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 800219c:	4602      	mov	r2, r0
 800219e:	4b0d      	ldr	r3, [pc, #52]	; (80021d4 <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	091b      	lsrs	r3, r3, #4
 80021a4:	f003 030f 	and.w	r3, r3, #15
 80021a8:	490b      	ldr	r1, [pc, #44]	; (80021d8 <HAL_RCC_ClockConfig+0x1f4>)
 80021aa:	5ccb      	ldrb	r3, [r1, r3]
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
 80021b4:	4a09      	ldr	r2, [pc, #36]	; (80021dc <HAL_RCC_ClockConfig+0x1f8>)
 80021b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCC_ClockConfig+0x1fc>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe fd07 	bl	8000bd0 <HAL_InitTick>
 80021c2:	4603      	mov	r3, r0
 80021c4:	72fb      	strb	r3, [r7, #11]

  return status;
 80021c6:	7afb      	ldrb	r3, [r7, #11]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40022000 	.word	0x40022000
 80021d4:	40021000 	.word	0x40021000
 80021d8:	08005244 	.word	0x08005244
 80021dc:	20000000 	.word	0x20000000
 80021e0:	20000004 	.word	0x20000004

080021e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	; 0x24
 80021e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021f2:	4b3e      	ldr	r3, [pc, #248]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 030c 	and.w	r3, r3, #12
 80021fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021fc:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f003 0303 	and.w	r3, r3, #3
 8002204:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d005      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x34>
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	2b0c      	cmp	r3, #12
 8002210:	d121      	bne.n	8002256 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d11e      	bne.n	8002256 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002218:	4b34      	ldr	r3, [pc, #208]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0308 	and.w	r3, r3, #8
 8002220:	2b00      	cmp	r3, #0
 8002222:	d107      	bne.n	8002234 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002224:	4b31      	ldr	r3, [pc, #196]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002226:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800222a:	0a1b      	lsrs	r3, r3, #8
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	61fb      	str	r3, [r7, #28]
 8002232:	e005      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002234:	4b2d      	ldr	r3, [pc, #180]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 030f 	and.w	r3, r3, #15
 800223e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002240:	4a2b      	ldr	r2, [pc, #172]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002248:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10d      	bne.n	800226c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002254:	e00a      	b.n	800226c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	2b04      	cmp	r3, #4
 800225a:	d102      	bne.n	8002262 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800225c:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800225e:	61bb      	str	r3, [r7, #24]
 8002260:	e004      	b.n	800226c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	2b08      	cmp	r3, #8
 8002266:	d101      	bne.n	800226c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002268:	4b23      	ldr	r3, [pc, #140]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800226a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	2b0c      	cmp	r3, #12
 8002270:	d134      	bne.n	80022dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002272:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b02      	cmp	r3, #2
 8002280:	d003      	beq.n	800228a <HAL_RCC_GetSysClockFreq+0xa6>
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	2b03      	cmp	r3, #3
 8002286:	d003      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0xac>
 8002288:	e005      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800228a:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800228c:	617b      	str	r3, [r7, #20]
      break;
 800228e:	e005      	b.n	800229c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002290:	4b19      	ldr	r3, [pc, #100]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002292:	617b      	str	r3, [r7, #20]
      break;
 8002294:	e002      	b.n	800229c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	617b      	str	r3, [r7, #20]
      break;
 800229a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	3301      	adds	r3, #1
 80022a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80022aa:	4b10      	ldr	r3, [pc, #64]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	0a1b      	lsrs	r3, r3, #8
 80022b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	fb03 f202 	mul.w	r2, r3, r2
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022c2:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <HAL_RCC_GetSysClockFreq+0x108>)
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	0e5b      	lsrs	r3, r3, #25
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	3301      	adds	r3, #1
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022dc:	69bb      	ldr	r3, [r7, #24]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3724      	adds	r7, #36	; 0x24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40021000 	.word	0x40021000
 80022f0:	0800525c 	.word	0x0800525c
 80022f4:	00f42400 	.word	0x00f42400
 80022f8:	007a1200 	.word	0x007a1200

080022fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002300:	4b03      	ldr	r3, [pc, #12]	; (8002310 <HAL_RCC_GetHCLKFreq+0x14>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	20000000 	.word	0x20000000

08002314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002318:	f7ff fff0 	bl	80022fc <HAL_RCC_GetHCLKFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	0a1b      	lsrs	r3, r3, #8
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	4904      	ldr	r1, [pc, #16]	; (800233c <HAL_RCC_GetPCLK1Freq+0x28>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	f003 031f 	and.w	r3, r3, #31
 8002330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002334:	4618      	mov	r0, r3
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000
 800233c:	08005254 	.word	0x08005254

08002340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002344:	f7ff ffda 	bl	80022fc <HAL_RCC_GetHCLKFreq>
 8002348:	4602      	mov	r2, r0
 800234a:	4b06      	ldr	r3, [pc, #24]	; (8002364 <HAL_RCC_GetPCLK2Freq+0x24>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	0adb      	lsrs	r3, r3, #11
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	4904      	ldr	r1, [pc, #16]	; (8002368 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002356:	5ccb      	ldrb	r3, [r1, r3]
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002360:	4618      	mov	r0, r3
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40021000 	.word	0x40021000
 8002368:	08005254 	.word	0x08005254

0800236c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002378:	4b2a      	ldr	r3, [pc, #168]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002384:	f7ff f9ee 	bl	8001764 <HAL_PWREx_GetVoltageRange>
 8002388:	6178      	str	r0, [r7, #20]
 800238a:	e014      	b.n	80023b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800238c:	4b25      	ldr	r3, [pc, #148]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800238e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002390:	4a24      	ldr	r2, [pc, #144]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002396:	6593      	str	r3, [r2, #88]	; 0x58
 8002398:	4b22      	ldr	r3, [pc, #136]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800239a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023a4:	f7ff f9de 	bl	8001764 <HAL_PWREx_GetVoltageRange>
 80023a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023aa:	4b1e      	ldr	r3, [pc, #120]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ae:	4a1d      	ldr	r2, [pc, #116]	; (8002424 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023bc:	d10b      	bne.n	80023d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b80      	cmp	r3, #128	; 0x80
 80023c2:	d919      	bls.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2ba0      	cmp	r3, #160	; 0xa0
 80023c8:	d902      	bls.n	80023d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023ca:	2302      	movs	r3, #2
 80023cc:	613b      	str	r3, [r7, #16]
 80023ce:	e013      	b.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023d0:	2301      	movs	r3, #1
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	e010      	b.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b80      	cmp	r3, #128	; 0x80
 80023da:	d902      	bls.n	80023e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023dc:	2303      	movs	r3, #3
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	e00a      	b.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b80      	cmp	r3, #128	; 0x80
 80023e6:	d102      	bne.n	80023ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023e8:	2302      	movs	r3, #2
 80023ea:	613b      	str	r3, [r7, #16]
 80023ec:	e004      	b.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b70      	cmp	r3, #112	; 0x70
 80023f2:	d101      	bne.n	80023f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023f4:	2301      	movs	r3, #1
 80023f6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 0207 	bic.w	r2, r3, #7
 8002400:	4909      	ldr	r1, [pc, #36]	; (8002428 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	4313      	orrs	r3, r2
 8002406:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002408:	4b07      	ldr	r3, [pc, #28]	; (8002428 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	429a      	cmp	r2, r3
 8002414:	d001      	beq.n	800241a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40021000 	.word	0x40021000
 8002428:	40022000 	.word	0x40022000

0800242c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002434:	2300      	movs	r3, #0
 8002436:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002438:	2300      	movs	r3, #0
 800243a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002444:	2b00      	cmp	r3, #0
 8002446:	d041      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800244c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002450:	d02a      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002452:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002456:	d824      	bhi.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002458:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800245c:	d008      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800245e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002462:	d81e      	bhi.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00a      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002468:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800246c:	d010      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800246e:	e018      	b.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002470:	4b86      	ldr	r3, [pc, #536]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a85      	ldr	r2, [pc, #532]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002476:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800247a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800247c:	e015      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3304      	adds	r3, #4
 8002482:	2100      	movs	r1, #0
 8002484:	4618      	mov	r0, r3
 8002486:	f000 fabb 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 800248a:	4603      	mov	r3, r0
 800248c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800248e:	e00c      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3320      	adds	r3, #32
 8002494:	2100      	movs	r1, #0
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fba6 	bl	8002be8 <RCCEx_PLLSAI2_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024a0:	e003      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	74fb      	strb	r3, [r7, #19]
      break;
 80024a6:	e000      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80024a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024aa:	7cfb      	ldrb	r3, [r7, #19]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d10b      	bne.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024b0:	4b76      	ldr	r3, [pc, #472]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024be:	4973      	ldr	r1, [pc, #460]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80024c6:	e001      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d041      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024e0:	d02a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80024e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024e6:	d824      	bhi.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024ec:	d008      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024f2:	d81e      	bhi.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00a      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80024f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024fc:	d010      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80024fe:	e018      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002500:	4b62      	ldr	r3, [pc, #392]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	4a61      	ldr	r2, [pc, #388]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002506:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800250a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800250c:	e015      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fa73 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 800251a:	4603      	mov	r3, r0
 800251c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800251e:	e00c      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3320      	adds	r3, #32
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fb5e 	bl	8002be8 <RCCEx_PLLSAI2_Config>
 800252c:	4603      	mov	r3, r0
 800252e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002530:	e003      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	74fb      	strb	r3, [r7, #19]
      break;
 8002536:	e000      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800253a:	7cfb      	ldrb	r3, [r7, #19]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002540:	4b52      	ldr	r3, [pc, #328]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002546:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800254e:	494f      	ldr	r1, [pc, #316]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002556:	e001      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80a0 	beq.w	80026aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800256a:	2300      	movs	r3, #0
 800256c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800256e:	4b47      	ldr	r3, [pc, #284]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800257e:	2300      	movs	r3, #0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00d      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002584:	4b41      	ldr	r3, [pc, #260]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002588:	4a40      	ldr	r2, [pc, #256]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800258a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800258e:	6593      	str	r3, [r2, #88]	; 0x58
 8002590:	4b3e      	ldr	r3, [pc, #248]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800259c:	2301      	movs	r3, #1
 800259e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025a0:	4b3b      	ldr	r3, [pc, #236]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a3a      	ldr	r2, [pc, #232]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025ac:	f7fe fb60 	bl	8000c70 <HAL_GetTick>
 80025b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025b2:	e009      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b4:	f7fe fb5c 	bl	8000c70 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d902      	bls.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	74fb      	strb	r3, [r7, #19]
        break;
 80025c6:	e005      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025c8:	4b31      	ldr	r3, [pc, #196]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0ef      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80025d4:	7cfb      	ldrb	r3, [r7, #19]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d15c      	bne.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025da:	4b2c      	ldr	r3, [pc, #176]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d01f      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d019      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002602:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002604:	4b21      	ldr	r3, [pc, #132]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260a:	4a20      	ldr	r2, [pc, #128]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800260c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002614:	4b1d      	ldr	r3, [pc, #116]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261a:	4a1c      	ldr	r2, [pc, #112]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800261c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002624:	4a19      	ldr	r2, [pc, #100]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d016      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7fe fb1b 	bl	8000c70 <HAL_GetTick>
 800263a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263c:	e00b      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263e:	f7fe fb17 	bl	8000c70 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f241 3288 	movw	r2, #5000	; 0x1388
 800264c:	4293      	cmp	r3, r2
 800264e:	d902      	bls.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	74fb      	strb	r3, [r7, #19]
            break;
 8002654:	e006      	b.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0ec      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10c      	bne.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800267a:	4904      	ldr	r1, [pc, #16]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800267c:	4313      	orrs	r3, r2
 800267e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002682:	e009      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002684:	7cfb      	ldrb	r3, [r7, #19]
 8002686:	74bb      	strb	r3, [r7, #18]
 8002688:	e006      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800268a:	bf00      	nop
 800268c:	40021000 	.word	0x40021000
 8002690:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002694:	7cfb      	ldrb	r3, [r7, #19]
 8002696:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002698:	7c7b      	ldrb	r3, [r7, #17]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d105      	bne.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800269e:	4b9e      	ldr	r3, [pc, #632]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a2:	4a9d      	ldr	r2, [pc, #628]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00a      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026b6:	4b98      	ldr	r3, [pc, #608]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026bc:	f023 0203 	bic.w	r2, r3, #3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c4:	4994      	ldr	r1, [pc, #592]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00a      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026d8:	4b8f      	ldr	r3, [pc, #572]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026de:	f023 020c 	bic.w	r2, r3, #12
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e6:	498c      	ldr	r1, [pc, #560]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00a      	beq.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026fa:	4b87      	ldr	r3, [pc, #540]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002700:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	4983      	ldr	r1, [pc, #524]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800270a:	4313      	orrs	r3, r2
 800270c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00a      	beq.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800271c:	4b7e      	ldr	r3, [pc, #504]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002722:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	497b      	ldr	r1, [pc, #492]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800272c:	4313      	orrs	r3, r2
 800272e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0310 	and.w	r3, r3, #16
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00a      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800273e:	4b76      	ldr	r3, [pc, #472]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002744:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800274c:	4972      	ldr	r1, [pc, #456]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800274e:	4313      	orrs	r3, r2
 8002750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00a      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002760:	4b6d      	ldr	r3, [pc, #436]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002766:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276e:	496a      	ldr	r1, [pc, #424]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002770:	4313      	orrs	r3, r2
 8002772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002782:	4b65      	ldr	r3, [pc, #404]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002788:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002790:	4961      	ldr	r1, [pc, #388]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002792:	4313      	orrs	r3, r2
 8002794:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00a      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027a4:	4b5c      	ldr	r3, [pc, #368]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b2:	4959      	ldr	r1, [pc, #356]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00a      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027c6:	4b54      	ldr	r3, [pc, #336]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027d4:	4950      	ldr	r1, [pc, #320]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00a      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027e8:	4b4b      	ldr	r3, [pc, #300]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f6:	4948      	ldr	r1, [pc, #288]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00a      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800280a:	4b43      	ldr	r3, [pc, #268]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002810:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002818:	493f      	ldr	r1, [pc, #252]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281a:	4313      	orrs	r3, r2
 800281c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d028      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800282c:	4b3a      	ldr	r3, [pc, #232]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002832:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800283a:	4937      	ldr	r1, [pc, #220]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283c:	4313      	orrs	r3, r2
 800283e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002846:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800284a:	d106      	bne.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800284c:	4b32      	ldr	r3, [pc, #200]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4a31      	ldr	r2, [pc, #196]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002856:	60d3      	str	r3, [r2, #12]
 8002858:	e011      	b.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800285e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002862:	d10c      	bne.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3304      	adds	r3, #4
 8002868:	2101      	movs	r1, #1
 800286a:	4618      	mov	r0, r3
 800286c:	f000 f8c8 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 8002870:	4603      	mov	r3, r0
 8002872:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002874:	7cfb      	ldrb	r3, [r7, #19]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800287a:	7cfb      	ldrb	r3, [r7, #19]
 800287c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d028      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800288a:	4b23      	ldr	r3, [pc, #140]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002890:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002898:	491f      	ldr	r1, [pc, #124]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289a:	4313      	orrs	r3, r2
 800289c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028a8:	d106      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028aa:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	4a1a      	ldr	r2, [pc, #104]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028b4:	60d3      	str	r3, [r2, #12]
 80028b6:	e011      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028c0:	d10c      	bne.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3304      	adds	r3, #4
 80028c6:	2101      	movs	r1, #1
 80028c8:	4618      	mov	r0, r3
 80028ca:	f000 f899 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 80028ce:	4603      	mov	r3, r0
 80028d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028d2:	7cfb      	ldrb	r3, [r7, #19]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80028d8:	7cfb      	ldrb	r3, [r7, #19]
 80028da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d02b      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028f6:	4908      	ldr	r1, [pc, #32]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002902:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002906:	d109      	bne.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	4a02      	ldr	r2, [pc, #8]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002912:	60d3      	str	r3, [r2, #12]
 8002914:	e014      	b.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002920:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002924:	d10c      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3304      	adds	r3, #4
 800292a:	2101      	movs	r1, #1
 800292c:	4618      	mov	r0, r3
 800292e:	f000 f867 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 8002932:	4603      	mov	r3, r0
 8002934:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002936:	7cfb      	ldrb	r3, [r7, #19]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800293c:	7cfb      	ldrb	r3, [r7, #19]
 800293e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d02f      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800294c:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800294e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002952:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800295a:	4928      	ldr	r1, [pc, #160]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800295c:	4313      	orrs	r3, r2
 800295e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002966:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800296a:	d10d      	bne.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3304      	adds	r3, #4
 8002970:	2102      	movs	r1, #2
 8002972:	4618      	mov	r0, r3
 8002974:	f000 f844 	bl	8002a00 <RCCEx_PLLSAI1_Config>
 8002978:	4603      	mov	r3, r0
 800297a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800297c:	7cfb      	ldrb	r3, [r7, #19]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d014      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	74bb      	strb	r3, [r7, #18]
 8002986:	e011      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800298c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002990:	d10c      	bne.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3320      	adds	r3, #32
 8002996:	2102      	movs	r1, #2
 8002998:	4618      	mov	r0, r3
 800299a:	f000 f925 	bl	8002be8 <RCCEx_PLLSAI2_Config>
 800299e:	4603      	mov	r3, r0
 80029a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029a2:	7cfb      	ldrb	r3, [r7, #19]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80029a8:	7cfb      	ldrb	r3, [r7, #19]
 80029aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00a      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80029c6:	490d      	ldr	r1, [pc, #52]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00b      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029da:	4b08      	ldr	r3, [pc, #32]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029ea:	4904      	ldr	r1, [pc, #16]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000

08002a00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a0e:	4b75      	ldr	r3, [pc, #468]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d018      	beq.n	8002a4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a1a:	4b72      	ldr	r3, [pc, #456]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	f003 0203 	and.w	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d10d      	bne.n	8002a46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d009      	beq.n	8002a46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a32:	4b6c      	ldr	r3, [pc, #432]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	091b      	lsrs	r3, r3, #4
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
       ||
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d047      	beq.n	8002ad6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
 8002a4a:	e044      	b.n	8002ad6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d018      	beq.n	8002a86 <RCCEx_PLLSAI1_Config+0x86>
 8002a54:	2b03      	cmp	r3, #3
 8002a56:	d825      	bhi.n	8002aa4 <RCCEx_PLLSAI1_Config+0xa4>
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d002      	beq.n	8002a62 <RCCEx_PLLSAI1_Config+0x62>
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d009      	beq.n	8002a74 <RCCEx_PLLSAI1_Config+0x74>
 8002a60:	e020      	b.n	8002aa4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a62:	4b60      	ldr	r3, [pc, #384]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d11d      	bne.n	8002aaa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a72:	e01a      	b.n	8002aaa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a74:	4b5b      	ldr	r3, [pc, #364]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d116      	bne.n	8002aae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a84:	e013      	b.n	8002aae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a86:	4b57      	ldr	r3, [pc, #348]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10f      	bne.n	8002ab2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a92:	4b54      	ldr	r3, [pc, #336]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d109      	bne.n	8002ab2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002aa2:	e006      	b.n	8002ab2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8002aa8:	e004      	b.n	8002ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002aaa:	bf00      	nop
 8002aac:	e002      	b.n	8002ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002aae:	bf00      	nop
 8002ab0:	e000      	b.n	8002ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ab2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10d      	bne.n	8002ad6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002aba:	4b4a      	ldr	r3, [pc, #296]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6819      	ldr	r1, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	3b01      	subs	r3, #1
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	430b      	orrs	r3, r1
 8002ad0:	4944      	ldr	r1, [pc, #272]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d17d      	bne.n	8002bd8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002adc:	4b41      	ldr	r3, [pc, #260]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a40      	ldr	r2, [pc, #256]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ae2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ae8:	f7fe f8c2 	bl	8000c70 <HAL_GetTick>
 8002aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002aee:	e009      	b.n	8002b04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002af0:	f7fe f8be 	bl	8000c70 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d902      	bls.n	8002b04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	73fb      	strb	r3, [r7, #15]
        break;
 8002b02:	e005      	b.n	8002b10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b04:	4b37      	ldr	r3, [pc, #220]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1ef      	bne.n	8002af0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d160      	bne.n	8002bd8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d111      	bne.n	8002b40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b1c:	4b31      	ldr	r3, [pc, #196]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6892      	ldr	r2, [r2, #8]
 8002b2c:	0211      	lsls	r1, r2, #8
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68d2      	ldr	r2, [r2, #12]
 8002b32:	0912      	lsrs	r2, r2, #4
 8002b34:	0452      	lsls	r2, r2, #17
 8002b36:	430a      	orrs	r2, r1
 8002b38:	492a      	ldr	r1, [pc, #168]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	610b      	str	r3, [r1, #16]
 8002b3e:	e027      	b.n	8002b90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d112      	bne.n	8002b6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b46:	4b27      	ldr	r3, [pc, #156]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002b4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6892      	ldr	r2, [r2, #8]
 8002b56:	0211      	lsls	r1, r2, #8
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6912      	ldr	r2, [r2, #16]
 8002b5c:	0852      	lsrs	r2, r2, #1
 8002b5e:	3a01      	subs	r2, #1
 8002b60:	0552      	lsls	r2, r2, #21
 8002b62:	430a      	orrs	r2, r1
 8002b64:	491f      	ldr	r1, [pc, #124]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	610b      	str	r3, [r1, #16]
 8002b6a:	e011      	b.n	8002b90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6892      	ldr	r2, [r2, #8]
 8002b7c:	0211      	lsls	r1, r2, #8
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6952      	ldr	r2, [r2, #20]
 8002b82:	0852      	lsrs	r2, r2, #1
 8002b84:	3a01      	subs	r2, #1
 8002b86:	0652      	lsls	r2, r2, #25
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	4916      	ldr	r1, [pc, #88]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a13      	ldr	r2, [pc, #76]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9c:	f7fe f868 	bl	8000c70 <HAL_GetTick>
 8002ba0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ba2:	e009      	b.n	8002bb8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ba4:	f7fe f864 	bl	8000c70 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d902      	bls.n	8002bb8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	73fb      	strb	r3, [r7, #15]
          break;
 8002bb6:	e005      	b.n	8002bc4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0ef      	beq.n	8002ba4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d106      	bne.n	8002bd8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002bca:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	4904      	ldr	r1, [pc, #16]	; (8002be4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000

08002be8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bf6:	4b6a      	ldr	r3, [pc, #424]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d018      	beq.n	8002c34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c02:	4b67      	ldr	r3, [pc, #412]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f003 0203 	and.w	r2, r3, #3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d10d      	bne.n	8002c2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
       ||
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d009      	beq.n	8002c2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c1a:	4b61      	ldr	r3, [pc, #388]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	091b      	lsrs	r3, r3, #4
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	1c5a      	adds	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
       ||
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d047      	beq.n	8002cbe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	73fb      	strb	r3, [r7, #15]
 8002c32:	e044      	b.n	8002cbe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b03      	cmp	r3, #3
 8002c3a:	d018      	beq.n	8002c6e <RCCEx_PLLSAI2_Config+0x86>
 8002c3c:	2b03      	cmp	r3, #3
 8002c3e:	d825      	bhi.n	8002c8c <RCCEx_PLLSAI2_Config+0xa4>
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d002      	beq.n	8002c4a <RCCEx_PLLSAI2_Config+0x62>
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d009      	beq.n	8002c5c <RCCEx_PLLSAI2_Config+0x74>
 8002c48:	e020      	b.n	8002c8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c4a:	4b55      	ldr	r3, [pc, #340]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d11d      	bne.n	8002c92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c5a:	e01a      	b.n	8002c92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c5c:	4b50      	ldr	r3, [pc, #320]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d116      	bne.n	8002c96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c6c:	e013      	b.n	8002c96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c6e:	4b4c      	ldr	r3, [pc, #304]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10f      	bne.n	8002c9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c7a:	4b49      	ldr	r3, [pc, #292]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d109      	bne.n	8002c9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c8a:	e006      	b.n	8002c9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c90:	e004      	b.n	8002c9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c92:	bf00      	nop
 8002c94:	e002      	b.n	8002c9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c96:	bf00      	nop
 8002c98:	e000      	b.n	8002c9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10d      	bne.n	8002cbe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ca2:	4b3f      	ldr	r3, [pc, #252]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6819      	ldr	r1, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	430b      	orrs	r3, r1
 8002cb8:	4939      	ldr	r1, [pc, #228]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d167      	bne.n	8002d94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002cc4:	4b36      	ldr	r3, [pc, #216]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a35      	ldr	r2, [pc, #212]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cd0:	f7fd ffce 	bl	8000c70 <HAL_GetTick>
 8002cd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cd6:	e009      	b.n	8002cec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cd8:	f7fd ffca 	bl	8000c70 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d902      	bls.n	8002cec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	73fb      	strb	r3, [r7, #15]
        break;
 8002cea:	e005      	b.n	8002cf8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cec:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1ef      	bne.n	8002cd8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d14a      	bne.n	8002d94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d111      	bne.n	8002d28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d04:	4b26      	ldr	r3, [pc, #152]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6892      	ldr	r2, [r2, #8]
 8002d14:	0211      	lsls	r1, r2, #8
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	68d2      	ldr	r2, [r2, #12]
 8002d1a:	0912      	lsrs	r2, r2, #4
 8002d1c:	0452      	lsls	r2, r2, #17
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	491f      	ldr	r1, [pc, #124]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	614b      	str	r3, [r1, #20]
 8002d26:	e011      	b.n	8002d4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d28:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6892      	ldr	r2, [r2, #8]
 8002d38:	0211      	lsls	r1, r2, #8
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6912      	ldr	r2, [r2, #16]
 8002d3e:	0852      	lsrs	r2, r2, #1
 8002d40:	3a01      	subs	r2, #1
 8002d42:	0652      	lsls	r2, r2, #25
 8002d44:	430a      	orrs	r2, r1
 8002d46:	4916      	ldr	r1, [pc, #88]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d4c:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a13      	ldr	r2, [pc, #76]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fd ff8a 	bl	8000c70 <HAL_GetTick>
 8002d5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d5e:	e009      	b.n	8002d74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d60:	f7fd ff86 	bl	8000c70 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d902      	bls.n	8002d74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	73fb      	strb	r3, [r7, #15]
          break;
 8002d72:	e005      	b.n	8002d80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d74:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0ef      	beq.n	8002d60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d86:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d88:	695a      	ldr	r2, [r3, #20]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	4904      	ldr	r1, [pc, #16]	; (8002da0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000

08002da4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e040      	b.n	8002e38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d106      	bne.n	8002dcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7fd fd4e 	bl	8000868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2224      	movs	r2, #36	; 0x24
 8002dd0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 feca 	bl	8003b84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 fc0f 	bl	8003614 <UART_SetConfig>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e01b      	b.n	8002e38 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 0201 	orr.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 ff49 	bl	8003cc8 <UART_CheckIdleState>
 8002e36:	4603      	mov	r3, r0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08a      	sub	sp, #40	; 0x28
 8002e44:	af02      	add	r7, sp, #8
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	603b      	str	r3, [r7, #0]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e54:	2b20      	cmp	r3, #32
 8002e56:	d178      	bne.n	8002f4a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_UART_Transmit+0x24>
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e071      	b.n	8002f4c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2221      	movs	r2, #33	; 0x21
 8002e74:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e76:	f7fd fefb 	bl	8000c70 <HAL_GetTick>
 8002e7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	88fa      	ldrh	r2, [r7, #6]
 8002e80:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	88fa      	ldrh	r2, [r7, #6]
 8002e88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e94:	d108      	bne.n	8002ea8 <HAL_UART_Transmit+0x68>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d104      	bne.n	8002ea8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	61bb      	str	r3, [r7, #24]
 8002ea6:	e003      	b.n	8002eb0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002eb0:	e030      	b.n	8002f14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2180      	movs	r1, #128	; 0x80
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 ffab 	bl	8003e18 <UART_WaitOnFlagUntilTimeout>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d004      	beq.n	8002ed2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e03c      	b.n	8002f4c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10b      	bne.n	8002ef0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	881a      	ldrh	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee4:	b292      	uxth	r2, r2
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	3302      	adds	r3, #2
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	e008      	b.n	8002f02 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	781a      	ldrb	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b292      	uxth	r2, r2
 8002efa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	3301      	adds	r3, #1
 8002f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1c8      	bne.n	8002eb2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	2200      	movs	r2, #0
 8002f28:	2140      	movs	r1, #64	; 0x40
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 ff74 	bl	8003e18 <UART_WaitOnFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d004      	beq.n	8002f40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e005      	b.n	8002f4c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2220      	movs	r2, #32
 8002f44:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002f46:	2300      	movs	r3, #0
 8002f48:	e000      	b.n	8002f4c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002f4a:	2302      	movs	r3, #2
  }
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3720      	adds	r7, #32
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	; 0x28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f68:	2b20      	cmp	r3, #32
 8002f6a:	d137      	bne.n	8002fdc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d002      	beq.n	8002f78 <HAL_UART_Receive_DMA+0x24>
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e030      	b.n	8002fde <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a18      	ldr	r2, [pc, #96]	; (8002fe8 <HAL_UART_Receive_DMA+0x94>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d01f      	beq.n	8002fcc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d018      	beq.n	8002fcc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	e853 3f00 	ldrex	r3, [r3]
 8002fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb8:	623b      	str	r3, [r7, #32]
 8002fba:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbc:	69f9      	ldr	r1, [r7, #28]
 8002fbe:	6a3a      	ldr	r2, [r7, #32]
 8002fc0:	e841 2300 	strex	r3, r2, [r1]
 8002fc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1e6      	bne.n	8002f9a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002fcc:	88fb      	ldrh	r3, [r7, #6]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	68b9      	ldr	r1, [r7, #8]
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 ff88 	bl	8003ee8 <UART_Start_Receive_DMA>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	e000      	b.n	8002fde <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fdc:	2302      	movs	r3, #2
  }
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3728      	adds	r7, #40	; 0x28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40008000 	.word	0x40008000

08002fec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b0ba      	sub	sp, #232	; 0xe8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003012:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003016:	f640 030f 	movw	r3, #2063	; 0x80f
 800301a:	4013      	ands	r3, r2
 800301c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003020:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003024:	2b00      	cmp	r3, #0
 8003026:	d115      	bne.n	8003054 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00f      	beq.n	8003054 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003038:	f003 0320 	and.w	r3, r3, #32
 800303c:	2b00      	cmp	r3, #0
 800303e:	d009      	beq.n	8003054 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 82ae 	beq.w	80035a6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
      }
      return;
 8003052:	e2a8      	b.n	80035a6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003054:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 8117 	beq.w	800328c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800305e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800306a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800306e:	4b85      	ldr	r3, [pc, #532]	; (8003284 <HAL_UART_IRQHandler+0x298>)
 8003070:	4013      	ands	r3, r2
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 810a 	beq.w	800328c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b00      	cmp	r3, #0
 8003082:	d011      	beq.n	80030a8 <HAL_UART_IRQHandler+0xbc>
 8003084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00b      	beq.n	80030a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2201      	movs	r2, #1
 8003096:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800309e:	f043 0201 	orr.w	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d011      	beq.n	80030d8 <HAL_UART_IRQHandler+0xec>
 80030b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00b      	beq.n	80030d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2202      	movs	r2, #2
 80030c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030ce:	f043 0204 	orr.w	r2, r3, #4
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d011      	beq.n	8003108 <HAL_UART_IRQHandler+0x11c>
 80030e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2204      	movs	r2, #4
 80030f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030fe:	f043 0202 	orr.w	r2, r3, #2
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800310c:	f003 0308 	and.w	r3, r3, #8
 8003110:	2b00      	cmp	r3, #0
 8003112:	d017      	beq.n	8003144 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	2b00      	cmp	r3, #0
 800311e:	d105      	bne.n	800312c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003124:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00b      	beq.n	8003144 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2208      	movs	r2, #8
 8003132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800313a:	f043 0208 	orr.w	r2, r3, #8
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003148:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800314c:	2b00      	cmp	r3, #0
 800314e:	d012      	beq.n	8003176 <HAL_UART_IRQHandler+0x18a>
 8003150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003154:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00c      	beq.n	8003176 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003164:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800316c:	f043 0220 	orr.w	r2, r3, #32
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 8214 	beq.w	80035aa <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00d      	beq.n	80031aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800318e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003192:	f003 0320 	and.w	r3, r3, #32
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031be:	2b40      	cmp	r3, #64	; 0x40
 80031c0:	d005      	beq.n	80031ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80031c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80031c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d04f      	beq.n	800326e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 ff50 	bl	8004074 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031de:	2b40      	cmp	r3, #64	; 0x40
 80031e0:	d141      	bne.n	8003266 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	3308      	adds	r3, #8
 80031e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80031f0:	e853 3f00 	ldrex	r3, [r3]
 80031f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80031f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80031fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	3308      	adds	r3, #8
 800320a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800320e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003212:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800321a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800321e:	e841 2300 	strex	r3, r2, [r1]
 8003222:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1d9      	bne.n	80031e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003232:	2b00      	cmp	r3, #0
 8003234:	d013      	beq.n	800325e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800323a:	4a13      	ldr	r2, [pc, #76]	; (8003288 <HAL_UART_IRQHandler+0x29c>)
 800323c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003242:	4618      	mov	r0, r3
 8003244:	f7fd ffac 	bl	80011a0 <HAL_DMA_Abort_IT>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d017      	beq.n	800327e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003258:	4610      	mov	r0, r2
 800325a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800325c:	e00f      	b.n	800327e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f9c2 	bl	80035e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003264:	e00b      	b.n	800327e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f9be 	bl	80035e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800326c:	e007      	b.n	800327e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f9ba 	bl	80035e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800327c:	e195      	b.n	80035aa <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800327e:	bf00      	nop
    return;
 8003280:	e193      	b.n	80035aa <HAL_UART_IRQHandler+0x5be>
 8003282:	bf00      	nop
 8003284:	04000120 	.word	0x04000120
 8003288:	08004325 	.word	0x08004325

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003290:	2b01      	cmp	r3, #1
 8003292:	f040 814e 	bne.w	8003532 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800329a:	f003 0310 	and.w	r3, r3, #16
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 8147 	beq.w	8003532 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80032a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 8140 	beq.w	8003532 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2210      	movs	r2, #16
 80032b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c4:	2b40      	cmp	r3, #64	; 0x40
 80032c6:	f040 80b8 	bne.w	800343a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80032d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 8167 	beq.w	80035ae <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80032e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80032ea:	429a      	cmp	r2, r3
 80032ec:	f080 815f 	bcs.w	80035ae <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80032f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b00      	cmp	r3, #0
 8003308:	f040 8086 	bne.w	8003418 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003314:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003318:	e853 3f00 	ldrex	r3, [r3]
 800331c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003320:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003328:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003336:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800333a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003342:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003346:	e841 2300 	strex	r3, r2, [r1]
 800334a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800334e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1da      	bne.n	800330c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3308      	adds	r3, #8
 800335c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800335e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003360:	e853 3f00 	ldrex	r3, [r3]
 8003364:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003366:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003368:	f023 0301 	bic.w	r3, r3, #1
 800336c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3308      	adds	r3, #8
 8003376:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800337a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800337e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003380:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003382:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003386:	e841 2300 	strex	r3, r2, [r1]
 800338a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800338c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1e1      	bne.n	8003356 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	3308      	adds	r3, #8
 8003398:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800339c:	e853 3f00 	ldrex	r3, [r3]
 80033a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80033a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	3308      	adds	r3, #8
 80033b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80033b6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80033b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80033bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033be:	e841 2300 	strex	r3, r2, [r1]
 80033c2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80033c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e3      	bne.n	8003392 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2220      	movs	r2, #32
 80033ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033e0:	e853 3f00 	ldrex	r3, [r3]
 80033e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80033e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033e8:	f023 0310 	bic.w	r3, r3, #16
 80033ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80033fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80033fc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003400:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003402:	e841 2300 	strex	r3, r2, [r1]
 8003406:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003408:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1e4      	bne.n	80033d8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003412:	4618      	mov	r0, r3
 8003414:	f7fd fe86 	bl	8001124 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800342a:	b29b      	uxth	r3, r3
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	b29b      	uxth	r3, r3
 8003430:	4619      	mov	r1, r3
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f8e2 	bl	80035fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003438:	e0b9      	b.n	80035ae <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003446:	b29b      	uxth	r3, r3
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003454:	b29b      	uxth	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 80ab 	beq.w	80035b2 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800345c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 80a6 	beq.w	80035b2 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800346e:	e853 3f00 	ldrex	r3, [r3]
 8003472:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003476:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800347a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
 800348a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800348e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003490:	e841 2300 	strex	r3, r2, [r1]
 8003494:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1e4      	bne.n	8003466 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	3308      	adds	r3, #8
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	e853 3f00 	ldrex	r3, [r3]
 80034aa:	623b      	str	r3, [r7, #32]
   return(result);
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	3308      	adds	r3, #8
 80034bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80034c0:	633a      	str	r2, [r7, #48]	; 0x30
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034c8:	e841 2300 	strex	r3, r2, [r1]
 80034cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80034ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e3      	bne.n	800349c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	e853 3f00 	ldrex	r3, [r3]
 80034f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f023 0310 	bic.w	r3, r3, #16
 80034fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	461a      	mov	r2, r3
 8003506:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350e:	69b9      	ldr	r1, [r7, #24]
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	e841 2300 	strex	r3, r2, [r1]
 8003516:	617b      	str	r3, [r7, #20]
   return(result);
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1e4      	bne.n	80034e8 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2202      	movs	r2, #2
 8003522:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003524:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003528:	4619      	mov	r1, r3
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f866 	bl	80035fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003530:	e03f      	b.n	80035b2 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00e      	beq.n	800355c <HAL_UART_IRQHandler+0x570>
 800353e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003552:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 ff25 	bl	80043a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800355a:	e02d      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800355c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00e      	beq.n	8003586 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800356c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003578:	2b00      	cmp	r3, #0
 800357a:	d01c      	beq.n	80035b6 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	4798      	blx	r3
    }
    return;
 8003584:	e017      	b.n	80035b6 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800358a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800358e:	2b00      	cmp	r3, #0
 8003590:	d012      	beq.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
 8003592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00c      	beq.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fed6 	bl	8004350 <UART_EndTransmit_IT>
    return;
 80035a4:	e008      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80035a6:	bf00      	nop
 80035a8:	e006      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80035aa:	bf00      	nop
 80035ac:	e004      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80035ae:	bf00      	nop
 80035b0:	e002      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80035b2:	bf00      	nop
 80035b4:	e000      	b.n	80035b8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80035b6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80035b8:	37e8      	adds	r7, #232	; 0xe8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop

080035c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003618:	b08a      	sub	sp, #40	; 0x28
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800361e:	2300      	movs	r3, #0
 8003620:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	431a      	orrs	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	431a      	orrs	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	4313      	orrs	r3, r2
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4ba4      	ldr	r3, [pc, #656]	; (80038d4 <UART_SetConfig+0x2c0>)
 8003644:	4013      	ands	r3, r2
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	6812      	ldr	r2, [r2, #0]
 800364a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800364c:	430b      	orrs	r3, r1
 800364e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a99      	ldr	r2, [pc, #612]	; (80038d8 <UART_SetConfig+0x2c4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d004      	beq.n	8003680 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800367c:	4313      	orrs	r3, r2
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003690:	430a      	orrs	r2, r1
 8003692:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a90      	ldr	r2, [pc, #576]	; (80038dc <UART_SetConfig+0x2c8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d126      	bne.n	80036ec <UART_SetConfig+0xd8>
 800369e:	4b90      	ldr	r3, [pc, #576]	; (80038e0 <UART_SetConfig+0x2cc>)
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a4:	f003 0303 	and.w	r3, r3, #3
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d81b      	bhi.n	80036e4 <UART_SetConfig+0xd0>
 80036ac:	a201      	add	r2, pc, #4	; (adr r2, 80036b4 <UART_SetConfig+0xa0>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036c5 	.word	0x080036c5
 80036b8:	080036d5 	.word	0x080036d5
 80036bc:	080036cd 	.word	0x080036cd
 80036c0:	080036dd 	.word	0x080036dd
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ca:	e116      	b.n	80038fa <UART_SetConfig+0x2e6>
 80036cc:	2302      	movs	r3, #2
 80036ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036d2:	e112      	b.n	80038fa <UART_SetConfig+0x2e6>
 80036d4:	2304      	movs	r3, #4
 80036d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036da:	e10e      	b.n	80038fa <UART_SetConfig+0x2e6>
 80036dc:	2308      	movs	r3, #8
 80036de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036e2:	e10a      	b.n	80038fa <UART_SetConfig+0x2e6>
 80036e4:	2310      	movs	r3, #16
 80036e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ea:	e106      	b.n	80038fa <UART_SetConfig+0x2e6>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a7c      	ldr	r2, [pc, #496]	; (80038e4 <UART_SetConfig+0x2d0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d138      	bne.n	8003768 <UART_SetConfig+0x154>
 80036f6:	4b7a      	ldr	r3, [pc, #488]	; (80038e0 <UART_SetConfig+0x2cc>)
 80036f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fc:	f003 030c 	and.w	r3, r3, #12
 8003700:	2b0c      	cmp	r3, #12
 8003702:	d82d      	bhi.n	8003760 <UART_SetConfig+0x14c>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <UART_SetConfig+0xf8>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	08003741 	.word	0x08003741
 8003710:	08003761 	.word	0x08003761
 8003714:	08003761 	.word	0x08003761
 8003718:	08003761 	.word	0x08003761
 800371c:	08003751 	.word	0x08003751
 8003720:	08003761 	.word	0x08003761
 8003724:	08003761 	.word	0x08003761
 8003728:	08003761 	.word	0x08003761
 800372c:	08003749 	.word	0x08003749
 8003730:	08003761 	.word	0x08003761
 8003734:	08003761 	.word	0x08003761
 8003738:	08003761 	.word	0x08003761
 800373c:	08003759 	.word	0x08003759
 8003740:	2300      	movs	r3, #0
 8003742:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003746:	e0d8      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003748:	2302      	movs	r3, #2
 800374a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800374e:	e0d4      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003750:	2304      	movs	r3, #4
 8003752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003756:	e0d0      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003758:	2308      	movs	r3, #8
 800375a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800375e:	e0cc      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003760:	2310      	movs	r3, #16
 8003762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003766:	e0c8      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a5e      	ldr	r2, [pc, #376]	; (80038e8 <UART_SetConfig+0x2d4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d125      	bne.n	80037be <UART_SetConfig+0x1aa>
 8003772:	4b5b      	ldr	r3, [pc, #364]	; (80038e0 <UART_SetConfig+0x2cc>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003778:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800377c:	2b30      	cmp	r3, #48	; 0x30
 800377e:	d016      	beq.n	80037ae <UART_SetConfig+0x19a>
 8003780:	2b30      	cmp	r3, #48	; 0x30
 8003782:	d818      	bhi.n	80037b6 <UART_SetConfig+0x1a2>
 8003784:	2b20      	cmp	r3, #32
 8003786:	d00a      	beq.n	800379e <UART_SetConfig+0x18a>
 8003788:	2b20      	cmp	r3, #32
 800378a:	d814      	bhi.n	80037b6 <UART_SetConfig+0x1a2>
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <UART_SetConfig+0x182>
 8003790:	2b10      	cmp	r3, #16
 8003792:	d008      	beq.n	80037a6 <UART_SetConfig+0x192>
 8003794:	e00f      	b.n	80037b6 <UART_SetConfig+0x1a2>
 8003796:	2300      	movs	r3, #0
 8003798:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800379c:	e0ad      	b.n	80038fa <UART_SetConfig+0x2e6>
 800379e:	2302      	movs	r3, #2
 80037a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037a4:	e0a9      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037a6:	2304      	movs	r3, #4
 80037a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ac:	e0a5      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037ae:	2308      	movs	r3, #8
 80037b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037b4:	e0a1      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037b6:	2310      	movs	r3, #16
 80037b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037bc:	e09d      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a4a      	ldr	r2, [pc, #296]	; (80038ec <UART_SetConfig+0x2d8>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d125      	bne.n	8003814 <UART_SetConfig+0x200>
 80037c8:	4b45      	ldr	r3, [pc, #276]	; (80038e0 <UART_SetConfig+0x2cc>)
 80037ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80037d2:	2bc0      	cmp	r3, #192	; 0xc0
 80037d4:	d016      	beq.n	8003804 <UART_SetConfig+0x1f0>
 80037d6:	2bc0      	cmp	r3, #192	; 0xc0
 80037d8:	d818      	bhi.n	800380c <UART_SetConfig+0x1f8>
 80037da:	2b80      	cmp	r3, #128	; 0x80
 80037dc:	d00a      	beq.n	80037f4 <UART_SetConfig+0x1e0>
 80037de:	2b80      	cmp	r3, #128	; 0x80
 80037e0:	d814      	bhi.n	800380c <UART_SetConfig+0x1f8>
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <UART_SetConfig+0x1d8>
 80037e6:	2b40      	cmp	r3, #64	; 0x40
 80037e8:	d008      	beq.n	80037fc <UART_SetConfig+0x1e8>
 80037ea:	e00f      	b.n	800380c <UART_SetConfig+0x1f8>
 80037ec:	2300      	movs	r3, #0
 80037ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037f2:	e082      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037f4:	2302      	movs	r3, #2
 80037f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037fa:	e07e      	b.n	80038fa <UART_SetConfig+0x2e6>
 80037fc:	2304      	movs	r3, #4
 80037fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003802:	e07a      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003804:	2308      	movs	r3, #8
 8003806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800380a:	e076      	b.n	80038fa <UART_SetConfig+0x2e6>
 800380c:	2310      	movs	r3, #16
 800380e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003812:	e072      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a35      	ldr	r2, [pc, #212]	; (80038f0 <UART_SetConfig+0x2dc>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d12a      	bne.n	8003874 <UART_SetConfig+0x260>
 800381e:	4b30      	ldr	r3, [pc, #192]	; (80038e0 <UART_SetConfig+0x2cc>)
 8003820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003824:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003828:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800382c:	d01a      	beq.n	8003864 <UART_SetConfig+0x250>
 800382e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003832:	d81b      	bhi.n	800386c <UART_SetConfig+0x258>
 8003834:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003838:	d00c      	beq.n	8003854 <UART_SetConfig+0x240>
 800383a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800383e:	d815      	bhi.n	800386c <UART_SetConfig+0x258>
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <UART_SetConfig+0x238>
 8003844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003848:	d008      	beq.n	800385c <UART_SetConfig+0x248>
 800384a:	e00f      	b.n	800386c <UART_SetConfig+0x258>
 800384c:	2300      	movs	r3, #0
 800384e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003852:	e052      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003854:	2302      	movs	r3, #2
 8003856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800385a:	e04e      	b.n	80038fa <UART_SetConfig+0x2e6>
 800385c:	2304      	movs	r3, #4
 800385e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003862:	e04a      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003864:	2308      	movs	r3, #8
 8003866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800386a:	e046      	b.n	80038fa <UART_SetConfig+0x2e6>
 800386c:	2310      	movs	r3, #16
 800386e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003872:	e042      	b.n	80038fa <UART_SetConfig+0x2e6>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a17      	ldr	r2, [pc, #92]	; (80038d8 <UART_SetConfig+0x2c4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d13a      	bne.n	80038f4 <UART_SetConfig+0x2e0>
 800387e:	4b18      	ldr	r3, [pc, #96]	; (80038e0 <UART_SetConfig+0x2cc>)
 8003880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003884:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003888:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800388c:	d01a      	beq.n	80038c4 <UART_SetConfig+0x2b0>
 800388e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003892:	d81b      	bhi.n	80038cc <UART_SetConfig+0x2b8>
 8003894:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003898:	d00c      	beq.n	80038b4 <UART_SetConfig+0x2a0>
 800389a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800389e:	d815      	bhi.n	80038cc <UART_SetConfig+0x2b8>
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <UART_SetConfig+0x298>
 80038a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038a8:	d008      	beq.n	80038bc <UART_SetConfig+0x2a8>
 80038aa:	e00f      	b.n	80038cc <UART_SetConfig+0x2b8>
 80038ac:	2300      	movs	r3, #0
 80038ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038b2:	e022      	b.n	80038fa <UART_SetConfig+0x2e6>
 80038b4:	2302      	movs	r3, #2
 80038b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ba:	e01e      	b.n	80038fa <UART_SetConfig+0x2e6>
 80038bc:	2304      	movs	r3, #4
 80038be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038c2:	e01a      	b.n	80038fa <UART_SetConfig+0x2e6>
 80038c4:	2308      	movs	r3, #8
 80038c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ca:	e016      	b.n	80038fa <UART_SetConfig+0x2e6>
 80038cc:	2310      	movs	r3, #16
 80038ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038d2:	e012      	b.n	80038fa <UART_SetConfig+0x2e6>
 80038d4:	efff69f3 	.word	0xefff69f3
 80038d8:	40008000 	.word	0x40008000
 80038dc:	40013800 	.word	0x40013800
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40004400 	.word	0x40004400
 80038e8:	40004800 	.word	0x40004800
 80038ec:	40004c00 	.word	0x40004c00
 80038f0:	40005000 	.word	0x40005000
 80038f4:	2310      	movs	r3, #16
 80038f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a9f      	ldr	r2, [pc, #636]	; (8003b7c <UART_SetConfig+0x568>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d17a      	bne.n	80039fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003904:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003908:	2b08      	cmp	r3, #8
 800390a:	d824      	bhi.n	8003956 <UART_SetConfig+0x342>
 800390c:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <UART_SetConfig+0x300>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003939 	.word	0x08003939
 8003918:	08003957 	.word	0x08003957
 800391c:	08003941 	.word	0x08003941
 8003920:	08003957 	.word	0x08003957
 8003924:	08003947 	.word	0x08003947
 8003928:	08003957 	.word	0x08003957
 800392c:	08003957 	.word	0x08003957
 8003930:	08003957 	.word	0x08003957
 8003934:	0800394f 	.word	0x0800394f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003938:	f7fe fcec 	bl	8002314 <HAL_RCC_GetPCLK1Freq>
 800393c:	61f8      	str	r0, [r7, #28]
        break;
 800393e:	e010      	b.n	8003962 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003940:	4b8f      	ldr	r3, [pc, #572]	; (8003b80 <UART_SetConfig+0x56c>)
 8003942:	61fb      	str	r3, [r7, #28]
        break;
 8003944:	e00d      	b.n	8003962 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003946:	f7fe fc4d 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 800394a:	61f8      	str	r0, [r7, #28]
        break;
 800394c:	e009      	b.n	8003962 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800394e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003952:	61fb      	str	r3, [r7, #28]
        break;
 8003954:	e005      	b.n	8003962 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003960:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	2b00      	cmp	r3, #0
 8003966:	f000 80fb 	beq.w	8003b60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	429a      	cmp	r2, r3
 8003978:	d305      	bcc.n	8003986 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	429a      	cmp	r2, r3
 8003984:	d903      	bls.n	800398e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800398c:	e0e8      	b.n	8003b60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	2200      	movs	r2, #0
 8003992:	461c      	mov	r4, r3
 8003994:	4615      	mov	r5, r2
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	022b      	lsls	r3, r5, #8
 80039a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80039a4:	0222      	lsls	r2, r4, #8
 80039a6:	68f9      	ldr	r1, [r7, #12]
 80039a8:	6849      	ldr	r1, [r1, #4]
 80039aa:	0849      	lsrs	r1, r1, #1
 80039ac:	2000      	movs	r0, #0
 80039ae:	4688      	mov	r8, r1
 80039b0:	4681      	mov	r9, r0
 80039b2:	eb12 0a08 	adds.w	sl, r2, r8
 80039b6:	eb43 0b09 	adc.w	fp, r3, r9
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	603b      	str	r3, [r7, #0]
 80039c2:	607a      	str	r2, [r7, #4]
 80039c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039c8:	4650      	mov	r0, sl
 80039ca:	4659      	mov	r1, fp
 80039cc:	f7fc fc50 	bl	8000270 <__aeabi_uldivmod>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4613      	mov	r3, r2
 80039d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039de:	d308      	bcc.n	80039f2 <UART_SetConfig+0x3de>
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039e6:	d204      	bcs.n	80039f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	60da      	str	r2, [r3, #12]
 80039f0:	e0b6      	b.n	8003b60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80039f8:	e0b2      	b.n	8003b60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	69db      	ldr	r3, [r3, #28]
 80039fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a02:	d15e      	bne.n	8003ac2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003a04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d828      	bhi.n	8003a5e <UART_SetConfig+0x44a>
 8003a0c:	a201      	add	r2, pc, #4	; (adr r2, 8003a14 <UART_SetConfig+0x400>)
 8003a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a12:	bf00      	nop
 8003a14:	08003a39 	.word	0x08003a39
 8003a18:	08003a41 	.word	0x08003a41
 8003a1c:	08003a49 	.word	0x08003a49
 8003a20:	08003a5f 	.word	0x08003a5f
 8003a24:	08003a4f 	.word	0x08003a4f
 8003a28:	08003a5f 	.word	0x08003a5f
 8003a2c:	08003a5f 	.word	0x08003a5f
 8003a30:	08003a5f 	.word	0x08003a5f
 8003a34:	08003a57 	.word	0x08003a57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a38:	f7fe fc6c 	bl	8002314 <HAL_RCC_GetPCLK1Freq>
 8003a3c:	61f8      	str	r0, [r7, #28]
        break;
 8003a3e:	e014      	b.n	8003a6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a40:	f7fe fc7e 	bl	8002340 <HAL_RCC_GetPCLK2Freq>
 8003a44:	61f8      	str	r0, [r7, #28]
        break;
 8003a46:	e010      	b.n	8003a6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a48:	4b4d      	ldr	r3, [pc, #308]	; (8003b80 <UART_SetConfig+0x56c>)
 8003a4a:	61fb      	str	r3, [r7, #28]
        break;
 8003a4c:	e00d      	b.n	8003a6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a4e:	f7fe fbc9 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 8003a52:	61f8      	str	r0, [r7, #28]
        break;
 8003a54:	e009      	b.n	8003a6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a5a:	61fb      	str	r3, [r7, #28]
        break;
 8003a5c:	e005      	b.n	8003a6a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d077      	beq.n	8003b60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	005a      	lsls	r2, r3, #1
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	085b      	lsrs	r3, r3, #1
 8003a7a:	441a      	add	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a84:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	2b0f      	cmp	r3, #15
 8003a8a:	d916      	bls.n	8003aba <UART_SetConfig+0x4a6>
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a92:	d212      	bcs.n	8003aba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	f023 030f 	bic.w	r3, r3, #15
 8003a9c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	085b      	lsrs	r3, r3, #1
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	8afb      	ldrh	r3, [r7, #22]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	8afa      	ldrh	r2, [r7, #22]
 8003ab6:	60da      	str	r2, [r3, #12]
 8003ab8:	e052      	b.n	8003b60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003ac0:	e04e      	b.n	8003b60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ac2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d827      	bhi.n	8003b1a <UART_SetConfig+0x506>
 8003aca:	a201      	add	r2, pc, #4	; (adr r2, 8003ad0 <UART_SetConfig+0x4bc>)
 8003acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad0:	08003af5 	.word	0x08003af5
 8003ad4:	08003afd 	.word	0x08003afd
 8003ad8:	08003b05 	.word	0x08003b05
 8003adc:	08003b1b 	.word	0x08003b1b
 8003ae0:	08003b0b 	.word	0x08003b0b
 8003ae4:	08003b1b 	.word	0x08003b1b
 8003ae8:	08003b1b 	.word	0x08003b1b
 8003aec:	08003b1b 	.word	0x08003b1b
 8003af0:	08003b13 	.word	0x08003b13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003af4:	f7fe fc0e 	bl	8002314 <HAL_RCC_GetPCLK1Freq>
 8003af8:	61f8      	str	r0, [r7, #28]
        break;
 8003afa:	e014      	b.n	8003b26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003afc:	f7fe fc20 	bl	8002340 <HAL_RCC_GetPCLK2Freq>
 8003b00:	61f8      	str	r0, [r7, #28]
        break;
 8003b02:	e010      	b.n	8003b26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b04:	4b1e      	ldr	r3, [pc, #120]	; (8003b80 <UART_SetConfig+0x56c>)
 8003b06:	61fb      	str	r3, [r7, #28]
        break;
 8003b08:	e00d      	b.n	8003b26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b0a:	f7fe fb6b 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 8003b0e:	61f8      	str	r0, [r7, #28]
        break;
 8003b10:	e009      	b.n	8003b26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b16:	61fb      	str	r3, [r7, #28]
        break;
 8003b18:	e005      	b.n	8003b26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003b24:	bf00      	nop
    }

    if (pclk != 0U)
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d019      	beq.n	8003b60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	085a      	lsrs	r2, r3, #1
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	441a      	add	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b0f      	cmp	r3, #15
 8003b44:	d909      	bls.n	8003b5a <UART_SetConfig+0x546>
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b4c:	d205      	bcs.n	8003b5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	60da      	str	r2, [r3, #12]
 8003b58:	e002      	b.n	8003b60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003b6c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3728      	adds	r7, #40	; 0x28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40008000 	.word	0x40008000
 8003b80:	00f42400 	.word	0x00f42400

08003b84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b90:	f003 0308 	and.w	r3, r3, #8
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	f003 0310 	and.w	r3, r3, #16
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00a      	beq.n	8003c58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d01a      	beq.n	8003c9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c82:	d10a      	bne.n	8003c9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00a      	beq.n	8003cbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	605a      	str	r2, [r3, #4]
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b098      	sub	sp, #96	; 0x60
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cd8:	f7fc ffca 	bl	8000c70 <HAL_GetTick>
 8003cdc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d12e      	bne.n	8003d4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f88c 	bl	8003e18 <UART_WaitOnFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d021      	beq.n	8003d4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d1a:	653b      	str	r3, [r7, #80]	; 0x50
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	461a      	mov	r2, r3
 8003d22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d24:	647b      	str	r3, [r7, #68]	; 0x44
 8003d26:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d2c:	e841 2300 	strex	r3, r2, [r1]
 8003d30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e6      	bne.n	8003d06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e062      	b.n	8003e10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d149      	bne.n	8003dec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d60:	2200      	movs	r2, #0
 8003d62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f856 	bl	8003e18 <UART_WaitOnFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d03c      	beq.n	8003dec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	e853 3f00 	ldrex	r3, [r3]
 8003d7e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d90:	633b      	str	r3, [r7, #48]	; 0x30
 8003d92:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e6      	bne.n	8003d72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3308      	adds	r3, #8
 8003daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0301 	bic.w	r3, r3, #1
 8003dba:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	3308      	adds	r3, #8
 8003dc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dc4:	61fa      	str	r2, [r7, #28]
 8003dc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	69b9      	ldr	r1, [r7, #24]
 8003dca:	69fa      	ldr	r2, [r7, #28]
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	617b      	str	r3, [r7, #20]
   return(result);
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e011      	b.n	8003e10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2220      	movs	r2, #32
 8003df0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3758      	adds	r7, #88	; 0x58
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	603b      	str	r3, [r7, #0]
 8003e24:	4613      	mov	r3, r2
 8003e26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e28:	e049      	b.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e30:	d045      	beq.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e32:	f7fc ff1d 	bl	8000c70 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d302      	bcc.n	8003e48 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e048      	b.n	8003ede <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d031      	beq.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f003 0308 	and.w	r3, r3, #8
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d110      	bne.n	8003e8a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2208      	movs	r2, #8
 8003e6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 f8ff 	bl	8004074 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2208      	movs	r2, #8
 8003e7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e029      	b.n	8003ede <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e98:	d111      	bne.n	8003ebe <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ea2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f8e5 	bl	8004074 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e00f      	b.n	8003ede <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69da      	ldr	r2, [r3, #28]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	bf0c      	ite	eq
 8003ece:	2301      	moveq	r3, #1
 8003ed0:	2300      	movne	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d0a6      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b096      	sub	sp, #88	; 0x58
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	88fa      	ldrh	r2, [r7, #6]
 8003f00:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2222      	movs	r2, #34	; 0x22
 8003f10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d028      	beq.n	8003f6e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f20:	4a3e      	ldr	r2, [pc, #248]	; (800401c <UART_Start_Receive_DMA+0x134>)
 8003f22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f28:	4a3d      	ldr	r2, [pc, #244]	; (8004020 <UART_Start_Receive_DMA+0x138>)
 8003f2a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f30:	4a3c      	ldr	r2, [pc, #240]	; (8004024 <UART_Start_Receive_DMA+0x13c>)
 8003f32:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f38:	2200      	movs	r2, #0
 8003f3a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3324      	adds	r3, #36	; 0x24
 8003f46:	4619      	mov	r1, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	88fb      	ldrh	r3, [r7, #6]
 8003f50:	f7fd f888 	bl	8001064 <HAL_DMA_Start_IT>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d009      	beq.n	8003f6e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2210      	movs	r2, #16
 8003f5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2220      	movs	r2, #32
 8003f66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e051      	b.n	8004012 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d018      	beq.n	8003fa8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f7e:	e853 3f00 	ldrex	r3, [r3]
 8003f82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f8a:	657b      	str	r3, [r7, #84]	; 0x54
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	461a      	mov	r2, r3
 8003f92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f94:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f96:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003fa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e6      	bne.n	8003f76 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3308      	adds	r3, #8
 8003fae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	653b      	str	r3, [r7, #80]	; 0x50
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003fc8:	637a      	str	r2, [r7, #52]	; 0x34
 8003fca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003fce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	3308      	adds	r3, #8
 8003fe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	e853 3f00 	ldrex	r3, [r3]
 8003fea:	613b      	str	r3, [r7, #16]
   return(result);
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ff2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3308      	adds	r3, #8
 8003ffa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ffc:	623a      	str	r2, [r7, #32]
 8003ffe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004000:	69f9      	ldr	r1, [r7, #28]
 8004002:	6a3a      	ldr	r2, [r7, #32]
 8004004:	e841 2300 	strex	r3, r2, [r1]
 8004008:	61bb      	str	r3, [r7, #24]
   return(result);
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1e5      	bne.n	8003fdc <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3758      	adds	r7, #88	; 0x58
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	0800413d 	.word	0x0800413d
 8004020:	08004269 	.word	0x08004269
 8004024:	080042a7 	.word	0x080042a7

08004028 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004028:	b480      	push	{r7}
 800402a:	b089      	sub	sp, #36	; 0x24
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	e853 3f00 	ldrex	r3, [r3]
 800403c:	60bb      	str	r3, [r7, #8]
   return(result);
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	61bb      	str	r3, [r7, #24]
 8004050:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	6979      	ldr	r1, [r7, #20]
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	613b      	str	r3, [r7, #16]
   return(result);
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e6      	bne.n	8004030 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8004068:	bf00      	nop
 800406a:	3724      	adds	r7, #36	; 0x24
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004074:	b480      	push	{r7}
 8004076:	b095      	sub	sp, #84	; 0x54
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004084:	e853 3f00 	ldrex	r3, [r3]
 8004088:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800408a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004090:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800409a:	643b      	str	r3, [r7, #64]	; 0x40
 800409c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040a2:	e841 2300 	strex	r3, r2, [r1]
 80040a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1e6      	bne.n	800407c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3308      	adds	r3, #8
 80040b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	e853 3f00 	ldrex	r3, [r3]
 80040bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	3308      	adds	r3, #8
 80040cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040d6:	e841 2300 	strex	r3, r2, [r1]
 80040da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1e5      	bne.n	80040ae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d118      	bne.n	800411c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	e853 3f00 	ldrex	r3, [r3]
 80040f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f023 0310 	bic.w	r3, r3, #16
 80040fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	6979      	ldr	r1, [r7, #20]
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	613b      	str	r3, [r7, #16]
   return(result);
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e6      	bne.n	80040ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004130:	bf00      	nop
 8004132:	3754      	adds	r7, #84	; 0x54
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b09c      	sub	sp, #112	; 0x70
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004148:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0320 	and.w	r3, r3, #32
 8004154:	2b00      	cmp	r3, #0
 8004156:	d171      	bne.n	800423c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8004158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800415a:	2200      	movs	r2, #0
 800415c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004168:	e853 3f00 	ldrex	r3, [r3]
 800416c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800416e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004174:	66bb      	str	r3, [r7, #104]	; 0x68
 8004176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800417e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004180:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004182:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004184:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004186:	e841 2300 	strex	r3, r2, [r1]
 800418a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800418c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1e6      	bne.n	8004160 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004192:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3308      	adds	r3, #8
 8004198:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800419c:	e853 3f00 	ldrex	r3, [r3]
 80041a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a4:	f023 0301 	bic.w	r3, r3, #1
 80041a8:	667b      	str	r3, [r7, #100]	; 0x64
 80041aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	3308      	adds	r3, #8
 80041b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80041b2:	647a      	str	r2, [r7, #68]	; 0x44
 80041b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041ba:	e841 2300 	strex	r3, r2, [r1]
 80041be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1e5      	bne.n	8004192 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3308      	adds	r3, #8
 80041cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	623b      	str	r3, [r7, #32]
   return(result);
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041dc:	663b      	str	r3, [r7, #96]	; 0x60
 80041de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3308      	adds	r3, #8
 80041e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80041e6:	633a      	str	r2, [r7, #48]	; 0x30
 80041e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e5      	bne.n	80041c6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041fc:	2220      	movs	r2, #32
 80041fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004206:	2b01      	cmp	r3, #1
 8004208:	d118      	bne.n	800423c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800420a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	e853 3f00 	ldrex	r3, [r3]
 8004216:	60fb      	str	r3, [r7, #12]
   return(result);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f023 0310 	bic.w	r3, r3, #16
 800421e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004228:	61fb      	str	r3, [r7, #28]
 800422a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	69b9      	ldr	r1, [r7, #24]
 800422e:	69fa      	ldr	r2, [r7, #28]
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	617b      	str	r3, [r7, #20]
   return(result);
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e6      	bne.n	800420a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800423c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800423e:	2200      	movs	r2, #0
 8004240:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004242:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004246:	2b01      	cmp	r3, #1
 8004248:	d107      	bne.n	800425a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800424a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800424c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004250:	4619      	mov	r1, r3
 8004252:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004254:	f7ff f9d2 	bl	80035fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004258:	e002      	b.n	8004260 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800425a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800425c:	f7fc f9cc 	bl	80005f8 <HAL_UART_RxCpltCallback>
}
 8004260:	bf00      	nop
 8004262:	3770      	adds	r7, #112	; 0x70
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004274:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004280:	2b01      	cmp	r3, #1
 8004282:	d109      	bne.n	8004298 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800428a:	085b      	lsrs	r3, r3, #1
 800428c:	b29b      	uxth	r3, r3
 800428e:	4619      	mov	r1, r3
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f7ff f9b3 	bl	80035fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004296:	e002      	b.n	800429e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f7ff f99b 	bl	80035d4 <HAL_UART_RxHalfCpltCallback>
}
 800429e:	bf00      	nop
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b086      	sub	sp, #24
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042b8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042cc:	2b80      	cmp	r3, #128	; 0x80
 80042ce:	d109      	bne.n	80042e4 <UART_DMAError+0x3e>
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	2b21      	cmp	r3, #33	; 0x21
 80042d4:	d106      	bne.n	80042e4 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2200      	movs	r2, #0
 80042da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80042de:	6978      	ldr	r0, [r7, #20]
 80042e0:	f7ff fea2 	bl	8004028 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ee:	2b40      	cmp	r3, #64	; 0x40
 80042f0:	d109      	bne.n	8004306 <UART_DMAError+0x60>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b22      	cmp	r3, #34	; 0x22
 80042f6:	d106      	bne.n	8004306 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004300:	6978      	ldr	r0, [r7, #20]
 8004302:	f7ff feb7 	bl	8004074 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800430c:	f043 0210 	orr.w	r2, r3, #16
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004316:	6978      	ldr	r0, [r7, #20]
 8004318:	f7ff f966 	bl	80035e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800431c:	bf00      	nop
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004330:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f7ff f950 	bl	80035e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004348:	bf00      	nop
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b088      	sub	sp, #32
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	e853 3f00 	ldrex	r3, [r3]
 8004364:	60bb      	str	r3, [r7, #8]
   return(result);
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800436c:	61fb      	str	r3, [r7, #28]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	61bb      	str	r3, [r7, #24]
 8004378:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437a:	6979      	ldr	r1, [r7, #20]
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	e841 2300 	strex	r3, r2, [r1]
 8004382:	613b      	str	r3, [r7, #16]
   return(result);
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1e6      	bne.n	8004358 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff f912 	bl	80035c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800439c:	bf00      	nop
 800439e:	3720      	adds	r7, #32
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <std>:
 80043b8:	2300      	movs	r3, #0
 80043ba:	b510      	push	{r4, lr}
 80043bc:	4604      	mov	r4, r0
 80043be:	e9c0 3300 	strd	r3, r3, [r0]
 80043c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80043c6:	6083      	str	r3, [r0, #8]
 80043c8:	8181      	strh	r1, [r0, #12]
 80043ca:	6643      	str	r3, [r0, #100]	; 0x64
 80043cc:	81c2      	strh	r2, [r0, #14]
 80043ce:	6183      	str	r3, [r0, #24]
 80043d0:	4619      	mov	r1, r3
 80043d2:	2208      	movs	r2, #8
 80043d4:	305c      	adds	r0, #92	; 0x5c
 80043d6:	f000 f8f4 	bl	80045c2 <memset>
 80043da:	4b05      	ldr	r3, [pc, #20]	; (80043f0 <std+0x38>)
 80043dc:	6263      	str	r3, [r4, #36]	; 0x24
 80043de:	4b05      	ldr	r3, [pc, #20]	; (80043f4 <std+0x3c>)
 80043e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <std+0x40>)
 80043e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043e6:	4b05      	ldr	r3, [pc, #20]	; (80043fc <std+0x44>)
 80043e8:	6224      	str	r4, [r4, #32]
 80043ea:	6323      	str	r3, [r4, #48]	; 0x30
 80043ec:	bd10      	pop	{r4, pc}
 80043ee:	bf00      	nop
 80043f0:	0800453d 	.word	0x0800453d
 80043f4:	0800455f 	.word	0x0800455f
 80043f8:	08004597 	.word	0x08004597
 80043fc:	080045bb 	.word	0x080045bb

08004400 <stdio_exit_handler>:
 8004400:	4a02      	ldr	r2, [pc, #8]	; (800440c <stdio_exit_handler+0xc>)
 8004402:	4903      	ldr	r1, [pc, #12]	; (8004410 <stdio_exit_handler+0x10>)
 8004404:	4803      	ldr	r0, [pc, #12]	; (8004414 <stdio_exit_handler+0x14>)
 8004406:	f000 b869 	b.w	80044dc <_fwalk_sglue>
 800440a:	bf00      	nop
 800440c:	2000000c 	.word	0x2000000c
 8004410:	08004f5d 	.word	0x08004f5d
 8004414:	20000018 	.word	0x20000018

08004418 <cleanup_stdio>:
 8004418:	6841      	ldr	r1, [r0, #4]
 800441a:	4b0c      	ldr	r3, [pc, #48]	; (800444c <cleanup_stdio+0x34>)
 800441c:	4299      	cmp	r1, r3
 800441e:	b510      	push	{r4, lr}
 8004420:	4604      	mov	r4, r0
 8004422:	d001      	beq.n	8004428 <cleanup_stdio+0x10>
 8004424:	f000 fd9a 	bl	8004f5c <_fflush_r>
 8004428:	68a1      	ldr	r1, [r4, #8]
 800442a:	4b09      	ldr	r3, [pc, #36]	; (8004450 <cleanup_stdio+0x38>)
 800442c:	4299      	cmp	r1, r3
 800442e:	d002      	beq.n	8004436 <cleanup_stdio+0x1e>
 8004430:	4620      	mov	r0, r4
 8004432:	f000 fd93 	bl	8004f5c <_fflush_r>
 8004436:	68e1      	ldr	r1, [r4, #12]
 8004438:	4b06      	ldr	r3, [pc, #24]	; (8004454 <cleanup_stdio+0x3c>)
 800443a:	4299      	cmp	r1, r3
 800443c:	d004      	beq.n	8004448 <cleanup_stdio+0x30>
 800443e:	4620      	mov	r0, r4
 8004440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004444:	f000 bd8a 	b.w	8004f5c <_fflush_r>
 8004448:	bd10      	pop	{r4, pc}
 800444a:	bf00      	nop
 800444c:	20000170 	.word	0x20000170
 8004450:	200001d8 	.word	0x200001d8
 8004454:	20000240 	.word	0x20000240

08004458 <global_stdio_init.part.0>:
 8004458:	b510      	push	{r4, lr}
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <global_stdio_init.part.0+0x30>)
 800445c:	4c0b      	ldr	r4, [pc, #44]	; (800448c <global_stdio_init.part.0+0x34>)
 800445e:	4a0c      	ldr	r2, [pc, #48]	; (8004490 <global_stdio_init.part.0+0x38>)
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	4620      	mov	r0, r4
 8004464:	2200      	movs	r2, #0
 8004466:	2104      	movs	r1, #4
 8004468:	f7ff ffa6 	bl	80043b8 <std>
 800446c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004470:	2201      	movs	r2, #1
 8004472:	2109      	movs	r1, #9
 8004474:	f7ff ffa0 	bl	80043b8 <std>
 8004478:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800447c:	2202      	movs	r2, #2
 800447e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004482:	2112      	movs	r1, #18
 8004484:	f7ff bf98 	b.w	80043b8 <std>
 8004488:	200002a8 	.word	0x200002a8
 800448c:	20000170 	.word	0x20000170
 8004490:	08004401 	.word	0x08004401

08004494 <__sfp_lock_acquire>:
 8004494:	4801      	ldr	r0, [pc, #4]	; (800449c <__sfp_lock_acquire+0x8>)
 8004496:	f000 b90d 	b.w	80046b4 <__retarget_lock_acquire_recursive>
 800449a:	bf00      	nop
 800449c:	200002b1 	.word	0x200002b1

080044a0 <__sfp_lock_release>:
 80044a0:	4801      	ldr	r0, [pc, #4]	; (80044a8 <__sfp_lock_release+0x8>)
 80044a2:	f000 b908 	b.w	80046b6 <__retarget_lock_release_recursive>
 80044a6:	bf00      	nop
 80044a8:	200002b1 	.word	0x200002b1

080044ac <__sinit>:
 80044ac:	b510      	push	{r4, lr}
 80044ae:	4604      	mov	r4, r0
 80044b0:	f7ff fff0 	bl	8004494 <__sfp_lock_acquire>
 80044b4:	6a23      	ldr	r3, [r4, #32]
 80044b6:	b11b      	cbz	r3, 80044c0 <__sinit+0x14>
 80044b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044bc:	f7ff bff0 	b.w	80044a0 <__sfp_lock_release>
 80044c0:	4b04      	ldr	r3, [pc, #16]	; (80044d4 <__sinit+0x28>)
 80044c2:	6223      	str	r3, [r4, #32]
 80044c4:	4b04      	ldr	r3, [pc, #16]	; (80044d8 <__sinit+0x2c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1f5      	bne.n	80044b8 <__sinit+0xc>
 80044cc:	f7ff ffc4 	bl	8004458 <global_stdio_init.part.0>
 80044d0:	e7f2      	b.n	80044b8 <__sinit+0xc>
 80044d2:	bf00      	nop
 80044d4:	08004419 	.word	0x08004419
 80044d8:	200002a8 	.word	0x200002a8

080044dc <_fwalk_sglue>:
 80044dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044e0:	4607      	mov	r7, r0
 80044e2:	4688      	mov	r8, r1
 80044e4:	4614      	mov	r4, r2
 80044e6:	2600      	movs	r6, #0
 80044e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80044ec:	f1b9 0901 	subs.w	r9, r9, #1
 80044f0:	d505      	bpl.n	80044fe <_fwalk_sglue+0x22>
 80044f2:	6824      	ldr	r4, [r4, #0]
 80044f4:	2c00      	cmp	r4, #0
 80044f6:	d1f7      	bne.n	80044e8 <_fwalk_sglue+0xc>
 80044f8:	4630      	mov	r0, r6
 80044fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044fe:	89ab      	ldrh	r3, [r5, #12]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d907      	bls.n	8004514 <_fwalk_sglue+0x38>
 8004504:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004508:	3301      	adds	r3, #1
 800450a:	d003      	beq.n	8004514 <_fwalk_sglue+0x38>
 800450c:	4629      	mov	r1, r5
 800450e:	4638      	mov	r0, r7
 8004510:	47c0      	blx	r8
 8004512:	4306      	orrs	r6, r0
 8004514:	3568      	adds	r5, #104	; 0x68
 8004516:	e7e9      	b.n	80044ec <_fwalk_sglue+0x10>

08004518 <iprintf>:
 8004518:	b40f      	push	{r0, r1, r2, r3}
 800451a:	b507      	push	{r0, r1, r2, lr}
 800451c:	4906      	ldr	r1, [pc, #24]	; (8004538 <iprintf+0x20>)
 800451e:	ab04      	add	r3, sp, #16
 8004520:	6808      	ldr	r0, [r1, #0]
 8004522:	f853 2b04 	ldr.w	r2, [r3], #4
 8004526:	6881      	ldr	r1, [r0, #8]
 8004528:	9301      	str	r3, [sp, #4]
 800452a:	f000 f9e7 	bl	80048fc <_vfiprintf_r>
 800452e:	b003      	add	sp, #12
 8004530:	f85d eb04 	ldr.w	lr, [sp], #4
 8004534:	b004      	add	sp, #16
 8004536:	4770      	bx	lr
 8004538:	20000064 	.word	0x20000064

0800453c <__sread>:
 800453c:	b510      	push	{r4, lr}
 800453e:	460c      	mov	r4, r1
 8004540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004544:	f000 f868 	bl	8004618 <_read_r>
 8004548:	2800      	cmp	r0, #0
 800454a:	bfab      	itete	ge
 800454c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800454e:	89a3      	ldrhlt	r3, [r4, #12]
 8004550:	181b      	addge	r3, r3, r0
 8004552:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004556:	bfac      	ite	ge
 8004558:	6563      	strge	r3, [r4, #84]	; 0x54
 800455a:	81a3      	strhlt	r3, [r4, #12]
 800455c:	bd10      	pop	{r4, pc}

0800455e <__swrite>:
 800455e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004562:	461f      	mov	r7, r3
 8004564:	898b      	ldrh	r3, [r1, #12]
 8004566:	05db      	lsls	r3, r3, #23
 8004568:	4605      	mov	r5, r0
 800456a:	460c      	mov	r4, r1
 800456c:	4616      	mov	r6, r2
 800456e:	d505      	bpl.n	800457c <__swrite+0x1e>
 8004570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004574:	2302      	movs	r3, #2
 8004576:	2200      	movs	r2, #0
 8004578:	f000 f83c 	bl	80045f4 <_lseek_r>
 800457c:	89a3      	ldrh	r3, [r4, #12]
 800457e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004586:	81a3      	strh	r3, [r4, #12]
 8004588:	4632      	mov	r2, r6
 800458a:	463b      	mov	r3, r7
 800458c:	4628      	mov	r0, r5
 800458e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004592:	f000 b853 	b.w	800463c <_write_r>

08004596 <__sseek>:
 8004596:	b510      	push	{r4, lr}
 8004598:	460c      	mov	r4, r1
 800459a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800459e:	f000 f829 	bl	80045f4 <_lseek_r>
 80045a2:	1c43      	adds	r3, r0, #1
 80045a4:	89a3      	ldrh	r3, [r4, #12]
 80045a6:	bf15      	itete	ne
 80045a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80045aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045b2:	81a3      	strheq	r3, [r4, #12]
 80045b4:	bf18      	it	ne
 80045b6:	81a3      	strhne	r3, [r4, #12]
 80045b8:	bd10      	pop	{r4, pc}

080045ba <__sclose>:
 80045ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045be:	f000 b809 	b.w	80045d4 <_close_r>

080045c2 <memset>:
 80045c2:	4402      	add	r2, r0
 80045c4:	4603      	mov	r3, r0
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d100      	bne.n	80045cc <memset+0xa>
 80045ca:	4770      	bx	lr
 80045cc:	f803 1b01 	strb.w	r1, [r3], #1
 80045d0:	e7f9      	b.n	80045c6 <memset+0x4>
	...

080045d4 <_close_r>:
 80045d4:	b538      	push	{r3, r4, r5, lr}
 80045d6:	4d06      	ldr	r5, [pc, #24]	; (80045f0 <_close_r+0x1c>)
 80045d8:	2300      	movs	r3, #0
 80045da:	4604      	mov	r4, r0
 80045dc:	4608      	mov	r0, r1
 80045de:	602b      	str	r3, [r5, #0]
 80045e0:	f7fc fa2f 	bl	8000a42 <_close>
 80045e4:	1c43      	adds	r3, r0, #1
 80045e6:	d102      	bne.n	80045ee <_close_r+0x1a>
 80045e8:	682b      	ldr	r3, [r5, #0]
 80045ea:	b103      	cbz	r3, 80045ee <_close_r+0x1a>
 80045ec:	6023      	str	r3, [r4, #0]
 80045ee:	bd38      	pop	{r3, r4, r5, pc}
 80045f0:	200002ac 	.word	0x200002ac

080045f4 <_lseek_r>:
 80045f4:	b538      	push	{r3, r4, r5, lr}
 80045f6:	4d07      	ldr	r5, [pc, #28]	; (8004614 <_lseek_r+0x20>)
 80045f8:	4604      	mov	r4, r0
 80045fa:	4608      	mov	r0, r1
 80045fc:	4611      	mov	r1, r2
 80045fe:	2200      	movs	r2, #0
 8004600:	602a      	str	r2, [r5, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	f7fc fa44 	bl	8000a90 <_lseek>
 8004608:	1c43      	adds	r3, r0, #1
 800460a:	d102      	bne.n	8004612 <_lseek_r+0x1e>
 800460c:	682b      	ldr	r3, [r5, #0]
 800460e:	b103      	cbz	r3, 8004612 <_lseek_r+0x1e>
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	bd38      	pop	{r3, r4, r5, pc}
 8004614:	200002ac 	.word	0x200002ac

08004618 <_read_r>:
 8004618:	b538      	push	{r3, r4, r5, lr}
 800461a:	4d07      	ldr	r5, [pc, #28]	; (8004638 <_read_r+0x20>)
 800461c:	4604      	mov	r4, r0
 800461e:	4608      	mov	r0, r1
 8004620:	4611      	mov	r1, r2
 8004622:	2200      	movs	r2, #0
 8004624:	602a      	str	r2, [r5, #0]
 8004626:	461a      	mov	r2, r3
 8004628:	f7fc f9ee 	bl	8000a08 <_read>
 800462c:	1c43      	adds	r3, r0, #1
 800462e:	d102      	bne.n	8004636 <_read_r+0x1e>
 8004630:	682b      	ldr	r3, [r5, #0]
 8004632:	b103      	cbz	r3, 8004636 <_read_r+0x1e>
 8004634:	6023      	str	r3, [r4, #0]
 8004636:	bd38      	pop	{r3, r4, r5, pc}
 8004638:	200002ac 	.word	0x200002ac

0800463c <_write_r>:
 800463c:	b538      	push	{r3, r4, r5, lr}
 800463e:	4d07      	ldr	r5, [pc, #28]	; (800465c <_write_r+0x20>)
 8004640:	4604      	mov	r4, r0
 8004642:	4608      	mov	r0, r1
 8004644:	4611      	mov	r1, r2
 8004646:	2200      	movs	r2, #0
 8004648:	602a      	str	r2, [r5, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	f7fb ffb5 	bl	80005ba <_write>
 8004650:	1c43      	adds	r3, r0, #1
 8004652:	d102      	bne.n	800465a <_write_r+0x1e>
 8004654:	682b      	ldr	r3, [r5, #0]
 8004656:	b103      	cbz	r3, 800465a <_write_r+0x1e>
 8004658:	6023      	str	r3, [r4, #0]
 800465a:	bd38      	pop	{r3, r4, r5, pc}
 800465c:	200002ac 	.word	0x200002ac

08004660 <__errno>:
 8004660:	4b01      	ldr	r3, [pc, #4]	; (8004668 <__errno+0x8>)
 8004662:	6818      	ldr	r0, [r3, #0]
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	20000064 	.word	0x20000064

0800466c <__libc_init_array>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	4d0d      	ldr	r5, [pc, #52]	; (80046a4 <__libc_init_array+0x38>)
 8004670:	4c0d      	ldr	r4, [pc, #52]	; (80046a8 <__libc_init_array+0x3c>)
 8004672:	1b64      	subs	r4, r4, r5
 8004674:	10a4      	asrs	r4, r4, #2
 8004676:	2600      	movs	r6, #0
 8004678:	42a6      	cmp	r6, r4
 800467a:	d109      	bne.n	8004690 <__libc_init_array+0x24>
 800467c:	4d0b      	ldr	r5, [pc, #44]	; (80046ac <__libc_init_array+0x40>)
 800467e:	4c0c      	ldr	r4, [pc, #48]	; (80046b0 <__libc_init_array+0x44>)
 8004680:	f000 fdbe 	bl	8005200 <_init>
 8004684:	1b64      	subs	r4, r4, r5
 8004686:	10a4      	asrs	r4, r4, #2
 8004688:	2600      	movs	r6, #0
 800468a:	42a6      	cmp	r6, r4
 800468c:	d105      	bne.n	800469a <__libc_init_array+0x2e>
 800468e:	bd70      	pop	{r4, r5, r6, pc}
 8004690:	f855 3b04 	ldr.w	r3, [r5], #4
 8004694:	4798      	blx	r3
 8004696:	3601      	adds	r6, #1
 8004698:	e7ee      	b.n	8004678 <__libc_init_array+0xc>
 800469a:	f855 3b04 	ldr.w	r3, [r5], #4
 800469e:	4798      	blx	r3
 80046a0:	3601      	adds	r6, #1
 80046a2:	e7f2      	b.n	800468a <__libc_init_array+0x1e>
 80046a4:	080052c8 	.word	0x080052c8
 80046a8:	080052c8 	.word	0x080052c8
 80046ac:	080052c8 	.word	0x080052c8
 80046b0:	080052cc 	.word	0x080052cc

080046b4 <__retarget_lock_acquire_recursive>:
 80046b4:	4770      	bx	lr

080046b6 <__retarget_lock_release_recursive>:
 80046b6:	4770      	bx	lr

080046b8 <_free_r>:
 80046b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80046ba:	2900      	cmp	r1, #0
 80046bc:	d044      	beq.n	8004748 <_free_r+0x90>
 80046be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046c2:	9001      	str	r0, [sp, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f1a1 0404 	sub.w	r4, r1, #4
 80046ca:	bfb8      	it	lt
 80046cc:	18e4      	addlt	r4, r4, r3
 80046ce:	f000 f8df 	bl	8004890 <__malloc_lock>
 80046d2:	4a1e      	ldr	r2, [pc, #120]	; (800474c <_free_r+0x94>)
 80046d4:	9801      	ldr	r0, [sp, #4]
 80046d6:	6813      	ldr	r3, [r2, #0]
 80046d8:	b933      	cbnz	r3, 80046e8 <_free_r+0x30>
 80046da:	6063      	str	r3, [r4, #4]
 80046dc:	6014      	str	r4, [r2, #0]
 80046de:	b003      	add	sp, #12
 80046e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046e4:	f000 b8da 	b.w	800489c <__malloc_unlock>
 80046e8:	42a3      	cmp	r3, r4
 80046ea:	d908      	bls.n	80046fe <_free_r+0x46>
 80046ec:	6825      	ldr	r5, [r4, #0]
 80046ee:	1961      	adds	r1, r4, r5
 80046f0:	428b      	cmp	r3, r1
 80046f2:	bf01      	itttt	eq
 80046f4:	6819      	ldreq	r1, [r3, #0]
 80046f6:	685b      	ldreq	r3, [r3, #4]
 80046f8:	1949      	addeq	r1, r1, r5
 80046fa:	6021      	streq	r1, [r4, #0]
 80046fc:	e7ed      	b.n	80046da <_free_r+0x22>
 80046fe:	461a      	mov	r2, r3
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	b10b      	cbz	r3, 8004708 <_free_r+0x50>
 8004704:	42a3      	cmp	r3, r4
 8004706:	d9fa      	bls.n	80046fe <_free_r+0x46>
 8004708:	6811      	ldr	r1, [r2, #0]
 800470a:	1855      	adds	r5, r2, r1
 800470c:	42a5      	cmp	r5, r4
 800470e:	d10b      	bne.n	8004728 <_free_r+0x70>
 8004710:	6824      	ldr	r4, [r4, #0]
 8004712:	4421      	add	r1, r4
 8004714:	1854      	adds	r4, r2, r1
 8004716:	42a3      	cmp	r3, r4
 8004718:	6011      	str	r1, [r2, #0]
 800471a:	d1e0      	bne.n	80046de <_free_r+0x26>
 800471c:	681c      	ldr	r4, [r3, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	6053      	str	r3, [r2, #4]
 8004722:	440c      	add	r4, r1
 8004724:	6014      	str	r4, [r2, #0]
 8004726:	e7da      	b.n	80046de <_free_r+0x26>
 8004728:	d902      	bls.n	8004730 <_free_r+0x78>
 800472a:	230c      	movs	r3, #12
 800472c:	6003      	str	r3, [r0, #0]
 800472e:	e7d6      	b.n	80046de <_free_r+0x26>
 8004730:	6825      	ldr	r5, [r4, #0]
 8004732:	1961      	adds	r1, r4, r5
 8004734:	428b      	cmp	r3, r1
 8004736:	bf04      	itt	eq
 8004738:	6819      	ldreq	r1, [r3, #0]
 800473a:	685b      	ldreq	r3, [r3, #4]
 800473c:	6063      	str	r3, [r4, #4]
 800473e:	bf04      	itt	eq
 8004740:	1949      	addeq	r1, r1, r5
 8004742:	6021      	streq	r1, [r4, #0]
 8004744:	6054      	str	r4, [r2, #4]
 8004746:	e7ca      	b.n	80046de <_free_r+0x26>
 8004748:	b003      	add	sp, #12
 800474a:	bd30      	pop	{r4, r5, pc}
 800474c:	200002b4 	.word	0x200002b4

08004750 <sbrk_aligned>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	4e0e      	ldr	r6, [pc, #56]	; (800478c <sbrk_aligned+0x3c>)
 8004754:	460c      	mov	r4, r1
 8004756:	6831      	ldr	r1, [r6, #0]
 8004758:	4605      	mov	r5, r0
 800475a:	b911      	cbnz	r1, 8004762 <sbrk_aligned+0x12>
 800475c:	f000 fcbc 	bl	80050d8 <_sbrk_r>
 8004760:	6030      	str	r0, [r6, #0]
 8004762:	4621      	mov	r1, r4
 8004764:	4628      	mov	r0, r5
 8004766:	f000 fcb7 	bl	80050d8 <_sbrk_r>
 800476a:	1c43      	adds	r3, r0, #1
 800476c:	d00a      	beq.n	8004784 <sbrk_aligned+0x34>
 800476e:	1cc4      	adds	r4, r0, #3
 8004770:	f024 0403 	bic.w	r4, r4, #3
 8004774:	42a0      	cmp	r0, r4
 8004776:	d007      	beq.n	8004788 <sbrk_aligned+0x38>
 8004778:	1a21      	subs	r1, r4, r0
 800477a:	4628      	mov	r0, r5
 800477c:	f000 fcac 	bl	80050d8 <_sbrk_r>
 8004780:	3001      	adds	r0, #1
 8004782:	d101      	bne.n	8004788 <sbrk_aligned+0x38>
 8004784:	f04f 34ff 	mov.w	r4, #4294967295
 8004788:	4620      	mov	r0, r4
 800478a:	bd70      	pop	{r4, r5, r6, pc}
 800478c:	200002b8 	.word	0x200002b8

08004790 <_malloc_r>:
 8004790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004794:	1ccd      	adds	r5, r1, #3
 8004796:	f025 0503 	bic.w	r5, r5, #3
 800479a:	3508      	adds	r5, #8
 800479c:	2d0c      	cmp	r5, #12
 800479e:	bf38      	it	cc
 80047a0:	250c      	movcc	r5, #12
 80047a2:	2d00      	cmp	r5, #0
 80047a4:	4607      	mov	r7, r0
 80047a6:	db01      	blt.n	80047ac <_malloc_r+0x1c>
 80047a8:	42a9      	cmp	r1, r5
 80047aa:	d905      	bls.n	80047b8 <_malloc_r+0x28>
 80047ac:	230c      	movs	r3, #12
 80047ae:	603b      	str	r3, [r7, #0]
 80047b0:	2600      	movs	r6, #0
 80047b2:	4630      	mov	r0, r6
 80047b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800488c <_malloc_r+0xfc>
 80047bc:	f000 f868 	bl	8004890 <__malloc_lock>
 80047c0:	f8d8 3000 	ldr.w	r3, [r8]
 80047c4:	461c      	mov	r4, r3
 80047c6:	bb5c      	cbnz	r4, 8004820 <_malloc_r+0x90>
 80047c8:	4629      	mov	r1, r5
 80047ca:	4638      	mov	r0, r7
 80047cc:	f7ff ffc0 	bl	8004750 <sbrk_aligned>
 80047d0:	1c43      	adds	r3, r0, #1
 80047d2:	4604      	mov	r4, r0
 80047d4:	d155      	bne.n	8004882 <_malloc_r+0xf2>
 80047d6:	f8d8 4000 	ldr.w	r4, [r8]
 80047da:	4626      	mov	r6, r4
 80047dc:	2e00      	cmp	r6, #0
 80047de:	d145      	bne.n	800486c <_malloc_r+0xdc>
 80047e0:	2c00      	cmp	r4, #0
 80047e2:	d048      	beq.n	8004876 <_malloc_r+0xe6>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	4631      	mov	r1, r6
 80047e8:	4638      	mov	r0, r7
 80047ea:	eb04 0903 	add.w	r9, r4, r3
 80047ee:	f000 fc73 	bl	80050d8 <_sbrk_r>
 80047f2:	4581      	cmp	r9, r0
 80047f4:	d13f      	bne.n	8004876 <_malloc_r+0xe6>
 80047f6:	6821      	ldr	r1, [r4, #0]
 80047f8:	1a6d      	subs	r5, r5, r1
 80047fa:	4629      	mov	r1, r5
 80047fc:	4638      	mov	r0, r7
 80047fe:	f7ff ffa7 	bl	8004750 <sbrk_aligned>
 8004802:	3001      	adds	r0, #1
 8004804:	d037      	beq.n	8004876 <_malloc_r+0xe6>
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	442b      	add	r3, r5
 800480a:	6023      	str	r3, [r4, #0]
 800480c:	f8d8 3000 	ldr.w	r3, [r8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d038      	beq.n	8004886 <_malloc_r+0xf6>
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	42a2      	cmp	r2, r4
 8004818:	d12b      	bne.n	8004872 <_malloc_r+0xe2>
 800481a:	2200      	movs	r2, #0
 800481c:	605a      	str	r2, [r3, #4]
 800481e:	e00f      	b.n	8004840 <_malloc_r+0xb0>
 8004820:	6822      	ldr	r2, [r4, #0]
 8004822:	1b52      	subs	r2, r2, r5
 8004824:	d41f      	bmi.n	8004866 <_malloc_r+0xd6>
 8004826:	2a0b      	cmp	r2, #11
 8004828:	d917      	bls.n	800485a <_malloc_r+0xca>
 800482a:	1961      	adds	r1, r4, r5
 800482c:	42a3      	cmp	r3, r4
 800482e:	6025      	str	r5, [r4, #0]
 8004830:	bf18      	it	ne
 8004832:	6059      	strne	r1, [r3, #4]
 8004834:	6863      	ldr	r3, [r4, #4]
 8004836:	bf08      	it	eq
 8004838:	f8c8 1000 	streq.w	r1, [r8]
 800483c:	5162      	str	r2, [r4, r5]
 800483e:	604b      	str	r3, [r1, #4]
 8004840:	4638      	mov	r0, r7
 8004842:	f104 060b 	add.w	r6, r4, #11
 8004846:	f000 f829 	bl	800489c <__malloc_unlock>
 800484a:	f026 0607 	bic.w	r6, r6, #7
 800484e:	1d23      	adds	r3, r4, #4
 8004850:	1af2      	subs	r2, r6, r3
 8004852:	d0ae      	beq.n	80047b2 <_malloc_r+0x22>
 8004854:	1b9b      	subs	r3, r3, r6
 8004856:	50a3      	str	r3, [r4, r2]
 8004858:	e7ab      	b.n	80047b2 <_malloc_r+0x22>
 800485a:	42a3      	cmp	r3, r4
 800485c:	6862      	ldr	r2, [r4, #4]
 800485e:	d1dd      	bne.n	800481c <_malloc_r+0x8c>
 8004860:	f8c8 2000 	str.w	r2, [r8]
 8004864:	e7ec      	b.n	8004840 <_malloc_r+0xb0>
 8004866:	4623      	mov	r3, r4
 8004868:	6864      	ldr	r4, [r4, #4]
 800486a:	e7ac      	b.n	80047c6 <_malloc_r+0x36>
 800486c:	4634      	mov	r4, r6
 800486e:	6876      	ldr	r6, [r6, #4]
 8004870:	e7b4      	b.n	80047dc <_malloc_r+0x4c>
 8004872:	4613      	mov	r3, r2
 8004874:	e7cc      	b.n	8004810 <_malloc_r+0x80>
 8004876:	230c      	movs	r3, #12
 8004878:	603b      	str	r3, [r7, #0]
 800487a:	4638      	mov	r0, r7
 800487c:	f000 f80e 	bl	800489c <__malloc_unlock>
 8004880:	e797      	b.n	80047b2 <_malloc_r+0x22>
 8004882:	6025      	str	r5, [r4, #0]
 8004884:	e7dc      	b.n	8004840 <_malloc_r+0xb0>
 8004886:	605b      	str	r3, [r3, #4]
 8004888:	deff      	udf	#255	; 0xff
 800488a:	bf00      	nop
 800488c:	200002b4 	.word	0x200002b4

08004890 <__malloc_lock>:
 8004890:	4801      	ldr	r0, [pc, #4]	; (8004898 <__malloc_lock+0x8>)
 8004892:	f7ff bf0f 	b.w	80046b4 <__retarget_lock_acquire_recursive>
 8004896:	bf00      	nop
 8004898:	200002b0 	.word	0x200002b0

0800489c <__malloc_unlock>:
 800489c:	4801      	ldr	r0, [pc, #4]	; (80048a4 <__malloc_unlock+0x8>)
 800489e:	f7ff bf0a 	b.w	80046b6 <__retarget_lock_release_recursive>
 80048a2:	bf00      	nop
 80048a4:	200002b0 	.word	0x200002b0

080048a8 <__sfputc_r>:
 80048a8:	6893      	ldr	r3, [r2, #8]
 80048aa:	3b01      	subs	r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	b410      	push	{r4}
 80048b0:	6093      	str	r3, [r2, #8]
 80048b2:	da08      	bge.n	80048c6 <__sfputc_r+0x1e>
 80048b4:	6994      	ldr	r4, [r2, #24]
 80048b6:	42a3      	cmp	r3, r4
 80048b8:	db01      	blt.n	80048be <__sfputc_r+0x16>
 80048ba:	290a      	cmp	r1, #10
 80048bc:	d103      	bne.n	80048c6 <__sfputc_r+0x1e>
 80048be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048c2:	f000 bb73 	b.w	8004fac <__swbuf_r>
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	1c58      	adds	r0, r3, #1
 80048ca:	6010      	str	r0, [r2, #0]
 80048cc:	7019      	strb	r1, [r3, #0]
 80048ce:	4608      	mov	r0, r1
 80048d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <__sfputs_r>:
 80048d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d8:	4606      	mov	r6, r0
 80048da:	460f      	mov	r7, r1
 80048dc:	4614      	mov	r4, r2
 80048de:	18d5      	adds	r5, r2, r3
 80048e0:	42ac      	cmp	r4, r5
 80048e2:	d101      	bne.n	80048e8 <__sfputs_r+0x12>
 80048e4:	2000      	movs	r0, #0
 80048e6:	e007      	b.n	80048f8 <__sfputs_r+0x22>
 80048e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048ec:	463a      	mov	r2, r7
 80048ee:	4630      	mov	r0, r6
 80048f0:	f7ff ffda 	bl	80048a8 <__sfputc_r>
 80048f4:	1c43      	adds	r3, r0, #1
 80048f6:	d1f3      	bne.n	80048e0 <__sfputs_r+0xa>
 80048f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048fc <_vfiprintf_r>:
 80048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004900:	460d      	mov	r5, r1
 8004902:	b09d      	sub	sp, #116	; 0x74
 8004904:	4614      	mov	r4, r2
 8004906:	4698      	mov	r8, r3
 8004908:	4606      	mov	r6, r0
 800490a:	b118      	cbz	r0, 8004914 <_vfiprintf_r+0x18>
 800490c:	6a03      	ldr	r3, [r0, #32]
 800490e:	b90b      	cbnz	r3, 8004914 <_vfiprintf_r+0x18>
 8004910:	f7ff fdcc 	bl	80044ac <__sinit>
 8004914:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004916:	07d9      	lsls	r1, r3, #31
 8004918:	d405      	bmi.n	8004926 <_vfiprintf_r+0x2a>
 800491a:	89ab      	ldrh	r3, [r5, #12]
 800491c:	059a      	lsls	r2, r3, #22
 800491e:	d402      	bmi.n	8004926 <_vfiprintf_r+0x2a>
 8004920:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004922:	f7ff fec7 	bl	80046b4 <__retarget_lock_acquire_recursive>
 8004926:	89ab      	ldrh	r3, [r5, #12]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	d501      	bpl.n	8004930 <_vfiprintf_r+0x34>
 800492c:	692b      	ldr	r3, [r5, #16]
 800492e:	b99b      	cbnz	r3, 8004958 <_vfiprintf_r+0x5c>
 8004930:	4629      	mov	r1, r5
 8004932:	4630      	mov	r0, r6
 8004934:	f000 fb78 	bl	8005028 <__swsetup_r>
 8004938:	b170      	cbz	r0, 8004958 <_vfiprintf_r+0x5c>
 800493a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800493c:	07dc      	lsls	r4, r3, #31
 800493e:	d504      	bpl.n	800494a <_vfiprintf_r+0x4e>
 8004940:	f04f 30ff 	mov.w	r0, #4294967295
 8004944:	b01d      	add	sp, #116	; 0x74
 8004946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494a:	89ab      	ldrh	r3, [r5, #12]
 800494c:	0598      	lsls	r0, r3, #22
 800494e:	d4f7      	bmi.n	8004940 <_vfiprintf_r+0x44>
 8004950:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004952:	f7ff feb0 	bl	80046b6 <__retarget_lock_release_recursive>
 8004956:	e7f3      	b.n	8004940 <_vfiprintf_r+0x44>
 8004958:	2300      	movs	r3, #0
 800495a:	9309      	str	r3, [sp, #36]	; 0x24
 800495c:	2320      	movs	r3, #32
 800495e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004962:	f8cd 800c 	str.w	r8, [sp, #12]
 8004966:	2330      	movs	r3, #48	; 0x30
 8004968:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004b1c <_vfiprintf_r+0x220>
 800496c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004970:	f04f 0901 	mov.w	r9, #1
 8004974:	4623      	mov	r3, r4
 8004976:	469a      	mov	sl, r3
 8004978:	f813 2b01 	ldrb.w	r2, [r3], #1
 800497c:	b10a      	cbz	r2, 8004982 <_vfiprintf_r+0x86>
 800497e:	2a25      	cmp	r2, #37	; 0x25
 8004980:	d1f9      	bne.n	8004976 <_vfiprintf_r+0x7a>
 8004982:	ebba 0b04 	subs.w	fp, sl, r4
 8004986:	d00b      	beq.n	80049a0 <_vfiprintf_r+0xa4>
 8004988:	465b      	mov	r3, fp
 800498a:	4622      	mov	r2, r4
 800498c:	4629      	mov	r1, r5
 800498e:	4630      	mov	r0, r6
 8004990:	f7ff ffa1 	bl	80048d6 <__sfputs_r>
 8004994:	3001      	adds	r0, #1
 8004996:	f000 80a9 	beq.w	8004aec <_vfiprintf_r+0x1f0>
 800499a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800499c:	445a      	add	r2, fp
 800499e:	9209      	str	r2, [sp, #36]	; 0x24
 80049a0:	f89a 3000 	ldrb.w	r3, [sl]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 80a1 	beq.w	8004aec <_vfiprintf_r+0x1f0>
 80049aa:	2300      	movs	r3, #0
 80049ac:	f04f 32ff 	mov.w	r2, #4294967295
 80049b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049b4:	f10a 0a01 	add.w	sl, sl, #1
 80049b8:	9304      	str	r3, [sp, #16]
 80049ba:	9307      	str	r3, [sp, #28]
 80049bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049c0:	931a      	str	r3, [sp, #104]	; 0x68
 80049c2:	4654      	mov	r4, sl
 80049c4:	2205      	movs	r2, #5
 80049c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ca:	4854      	ldr	r0, [pc, #336]	; (8004b1c <_vfiprintf_r+0x220>)
 80049cc:	f7fb fc00 	bl	80001d0 <memchr>
 80049d0:	9a04      	ldr	r2, [sp, #16]
 80049d2:	b9d8      	cbnz	r0, 8004a0c <_vfiprintf_r+0x110>
 80049d4:	06d1      	lsls	r1, r2, #27
 80049d6:	bf44      	itt	mi
 80049d8:	2320      	movmi	r3, #32
 80049da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049de:	0713      	lsls	r3, r2, #28
 80049e0:	bf44      	itt	mi
 80049e2:	232b      	movmi	r3, #43	; 0x2b
 80049e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049e8:	f89a 3000 	ldrb.w	r3, [sl]
 80049ec:	2b2a      	cmp	r3, #42	; 0x2a
 80049ee:	d015      	beq.n	8004a1c <_vfiprintf_r+0x120>
 80049f0:	9a07      	ldr	r2, [sp, #28]
 80049f2:	4654      	mov	r4, sl
 80049f4:	2000      	movs	r0, #0
 80049f6:	f04f 0c0a 	mov.w	ip, #10
 80049fa:	4621      	mov	r1, r4
 80049fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a00:	3b30      	subs	r3, #48	; 0x30
 8004a02:	2b09      	cmp	r3, #9
 8004a04:	d94d      	bls.n	8004aa2 <_vfiprintf_r+0x1a6>
 8004a06:	b1b0      	cbz	r0, 8004a36 <_vfiprintf_r+0x13a>
 8004a08:	9207      	str	r2, [sp, #28]
 8004a0a:	e014      	b.n	8004a36 <_vfiprintf_r+0x13a>
 8004a0c:	eba0 0308 	sub.w	r3, r0, r8
 8004a10:	fa09 f303 	lsl.w	r3, r9, r3
 8004a14:	4313      	orrs	r3, r2
 8004a16:	9304      	str	r3, [sp, #16]
 8004a18:	46a2      	mov	sl, r4
 8004a1a:	e7d2      	b.n	80049c2 <_vfiprintf_r+0xc6>
 8004a1c:	9b03      	ldr	r3, [sp, #12]
 8004a1e:	1d19      	adds	r1, r3, #4
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	9103      	str	r1, [sp, #12]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	bfbb      	ittet	lt
 8004a28:	425b      	neglt	r3, r3
 8004a2a:	f042 0202 	orrlt.w	r2, r2, #2
 8004a2e:	9307      	strge	r3, [sp, #28]
 8004a30:	9307      	strlt	r3, [sp, #28]
 8004a32:	bfb8      	it	lt
 8004a34:	9204      	strlt	r2, [sp, #16]
 8004a36:	7823      	ldrb	r3, [r4, #0]
 8004a38:	2b2e      	cmp	r3, #46	; 0x2e
 8004a3a:	d10c      	bne.n	8004a56 <_vfiprintf_r+0x15a>
 8004a3c:	7863      	ldrb	r3, [r4, #1]
 8004a3e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a40:	d134      	bne.n	8004aac <_vfiprintf_r+0x1b0>
 8004a42:	9b03      	ldr	r3, [sp, #12]
 8004a44:	1d1a      	adds	r2, r3, #4
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	9203      	str	r2, [sp, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bfb8      	it	lt
 8004a4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a52:	3402      	adds	r4, #2
 8004a54:	9305      	str	r3, [sp, #20]
 8004a56:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004b2c <_vfiprintf_r+0x230>
 8004a5a:	7821      	ldrb	r1, [r4, #0]
 8004a5c:	2203      	movs	r2, #3
 8004a5e:	4650      	mov	r0, sl
 8004a60:	f7fb fbb6 	bl	80001d0 <memchr>
 8004a64:	b138      	cbz	r0, 8004a76 <_vfiprintf_r+0x17a>
 8004a66:	9b04      	ldr	r3, [sp, #16]
 8004a68:	eba0 000a 	sub.w	r0, r0, sl
 8004a6c:	2240      	movs	r2, #64	; 0x40
 8004a6e:	4082      	lsls	r2, r0
 8004a70:	4313      	orrs	r3, r2
 8004a72:	3401      	adds	r4, #1
 8004a74:	9304      	str	r3, [sp, #16]
 8004a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a7a:	4829      	ldr	r0, [pc, #164]	; (8004b20 <_vfiprintf_r+0x224>)
 8004a7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a80:	2206      	movs	r2, #6
 8004a82:	f7fb fba5 	bl	80001d0 <memchr>
 8004a86:	2800      	cmp	r0, #0
 8004a88:	d03f      	beq.n	8004b0a <_vfiprintf_r+0x20e>
 8004a8a:	4b26      	ldr	r3, [pc, #152]	; (8004b24 <_vfiprintf_r+0x228>)
 8004a8c:	bb1b      	cbnz	r3, 8004ad6 <_vfiprintf_r+0x1da>
 8004a8e:	9b03      	ldr	r3, [sp, #12]
 8004a90:	3307      	adds	r3, #7
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	3308      	adds	r3, #8
 8004a98:	9303      	str	r3, [sp, #12]
 8004a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a9c:	443b      	add	r3, r7
 8004a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa0:	e768      	b.n	8004974 <_vfiprintf_r+0x78>
 8004aa2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	2001      	movs	r0, #1
 8004aaa:	e7a6      	b.n	80049fa <_vfiprintf_r+0xfe>
 8004aac:	2300      	movs	r3, #0
 8004aae:	3401      	adds	r4, #1
 8004ab0:	9305      	str	r3, [sp, #20]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	f04f 0c0a 	mov.w	ip, #10
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004abe:	3a30      	subs	r2, #48	; 0x30
 8004ac0:	2a09      	cmp	r2, #9
 8004ac2:	d903      	bls.n	8004acc <_vfiprintf_r+0x1d0>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0c6      	beq.n	8004a56 <_vfiprintf_r+0x15a>
 8004ac8:	9105      	str	r1, [sp, #20]
 8004aca:	e7c4      	b.n	8004a56 <_vfiprintf_r+0x15a>
 8004acc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e7f0      	b.n	8004ab8 <_vfiprintf_r+0x1bc>
 8004ad6:	ab03      	add	r3, sp, #12
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	462a      	mov	r2, r5
 8004adc:	4b12      	ldr	r3, [pc, #72]	; (8004b28 <_vfiprintf_r+0x22c>)
 8004ade:	a904      	add	r1, sp, #16
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	f3af 8000 	nop.w
 8004ae6:	4607      	mov	r7, r0
 8004ae8:	1c78      	adds	r0, r7, #1
 8004aea:	d1d6      	bne.n	8004a9a <_vfiprintf_r+0x19e>
 8004aec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004aee:	07d9      	lsls	r1, r3, #31
 8004af0:	d405      	bmi.n	8004afe <_vfiprintf_r+0x202>
 8004af2:	89ab      	ldrh	r3, [r5, #12]
 8004af4:	059a      	lsls	r2, r3, #22
 8004af6:	d402      	bmi.n	8004afe <_vfiprintf_r+0x202>
 8004af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004afa:	f7ff fddc 	bl	80046b6 <__retarget_lock_release_recursive>
 8004afe:	89ab      	ldrh	r3, [r5, #12]
 8004b00:	065b      	lsls	r3, r3, #25
 8004b02:	f53f af1d 	bmi.w	8004940 <_vfiprintf_r+0x44>
 8004b06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b08:	e71c      	b.n	8004944 <_vfiprintf_r+0x48>
 8004b0a:	ab03      	add	r3, sp, #12
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	462a      	mov	r2, r5
 8004b10:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <_vfiprintf_r+0x22c>)
 8004b12:	a904      	add	r1, sp, #16
 8004b14:	4630      	mov	r0, r6
 8004b16:	f000 f879 	bl	8004c0c <_printf_i>
 8004b1a:	e7e4      	b.n	8004ae6 <_vfiprintf_r+0x1ea>
 8004b1c:	0800528c 	.word	0x0800528c
 8004b20:	08005296 	.word	0x08005296
 8004b24:	00000000 	.word	0x00000000
 8004b28:	080048d7 	.word	0x080048d7
 8004b2c:	08005292 	.word	0x08005292

08004b30 <_printf_common>:
 8004b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b34:	4616      	mov	r6, r2
 8004b36:	4699      	mov	r9, r3
 8004b38:	688a      	ldr	r2, [r1, #8]
 8004b3a:	690b      	ldr	r3, [r1, #16]
 8004b3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b40:	4293      	cmp	r3, r2
 8004b42:	bfb8      	it	lt
 8004b44:	4613      	movlt	r3, r2
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	460c      	mov	r4, r1
 8004b50:	b10a      	cbz	r2, 8004b56 <_printf_common+0x26>
 8004b52:	3301      	adds	r3, #1
 8004b54:	6033      	str	r3, [r6, #0]
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	0699      	lsls	r1, r3, #26
 8004b5a:	bf42      	ittt	mi
 8004b5c:	6833      	ldrmi	r3, [r6, #0]
 8004b5e:	3302      	addmi	r3, #2
 8004b60:	6033      	strmi	r3, [r6, #0]
 8004b62:	6825      	ldr	r5, [r4, #0]
 8004b64:	f015 0506 	ands.w	r5, r5, #6
 8004b68:	d106      	bne.n	8004b78 <_printf_common+0x48>
 8004b6a:	f104 0a19 	add.w	sl, r4, #25
 8004b6e:	68e3      	ldr	r3, [r4, #12]
 8004b70:	6832      	ldr	r2, [r6, #0]
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	dc26      	bgt.n	8004bc6 <_printf_common+0x96>
 8004b78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b7c:	1e13      	subs	r3, r2, #0
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	bf18      	it	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	0692      	lsls	r2, r2, #26
 8004b86:	d42b      	bmi.n	8004be0 <_printf_common+0xb0>
 8004b88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	4638      	mov	r0, r7
 8004b90:	47c0      	blx	r8
 8004b92:	3001      	adds	r0, #1
 8004b94:	d01e      	beq.n	8004bd4 <_printf_common+0xa4>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	6922      	ldr	r2, [r4, #16]
 8004b9a:	f003 0306 	and.w	r3, r3, #6
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	bf02      	ittt	eq
 8004ba2:	68e5      	ldreq	r5, [r4, #12]
 8004ba4:	6833      	ldreq	r3, [r6, #0]
 8004ba6:	1aed      	subeq	r5, r5, r3
 8004ba8:	68a3      	ldr	r3, [r4, #8]
 8004baa:	bf0c      	ite	eq
 8004bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bb0:	2500      	movne	r5, #0
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	bfc4      	itt	gt
 8004bb6:	1a9b      	subgt	r3, r3, r2
 8004bb8:	18ed      	addgt	r5, r5, r3
 8004bba:	2600      	movs	r6, #0
 8004bbc:	341a      	adds	r4, #26
 8004bbe:	42b5      	cmp	r5, r6
 8004bc0:	d11a      	bne.n	8004bf8 <_printf_common+0xc8>
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	e008      	b.n	8004bd8 <_printf_common+0xa8>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4652      	mov	r2, sl
 8004bca:	4649      	mov	r1, r9
 8004bcc:	4638      	mov	r0, r7
 8004bce:	47c0      	blx	r8
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d103      	bne.n	8004bdc <_printf_common+0xac>
 8004bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bdc:	3501      	adds	r5, #1
 8004bde:	e7c6      	b.n	8004b6e <_printf_common+0x3e>
 8004be0:	18e1      	adds	r1, r4, r3
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	2030      	movs	r0, #48	; 0x30
 8004be6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bea:	4422      	add	r2, r4
 8004bec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	e7c7      	b.n	8004b88 <_printf_common+0x58>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4622      	mov	r2, r4
 8004bfc:	4649      	mov	r1, r9
 8004bfe:	4638      	mov	r0, r7
 8004c00:	47c0      	blx	r8
 8004c02:	3001      	adds	r0, #1
 8004c04:	d0e6      	beq.n	8004bd4 <_printf_common+0xa4>
 8004c06:	3601      	adds	r6, #1
 8004c08:	e7d9      	b.n	8004bbe <_printf_common+0x8e>
	...

08004c0c <_printf_i>:
 8004c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c10:	7e0f      	ldrb	r7, [r1, #24]
 8004c12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c14:	2f78      	cmp	r7, #120	; 0x78
 8004c16:	4691      	mov	r9, r2
 8004c18:	4680      	mov	r8, r0
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	469a      	mov	sl, r3
 8004c1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c22:	d807      	bhi.n	8004c34 <_printf_i+0x28>
 8004c24:	2f62      	cmp	r7, #98	; 0x62
 8004c26:	d80a      	bhi.n	8004c3e <_printf_i+0x32>
 8004c28:	2f00      	cmp	r7, #0
 8004c2a:	f000 80d4 	beq.w	8004dd6 <_printf_i+0x1ca>
 8004c2e:	2f58      	cmp	r7, #88	; 0x58
 8004c30:	f000 80c0 	beq.w	8004db4 <_printf_i+0x1a8>
 8004c34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c3c:	e03a      	b.n	8004cb4 <_printf_i+0xa8>
 8004c3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c42:	2b15      	cmp	r3, #21
 8004c44:	d8f6      	bhi.n	8004c34 <_printf_i+0x28>
 8004c46:	a101      	add	r1, pc, #4	; (adr r1, 8004c4c <_printf_i+0x40>)
 8004c48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c4c:	08004ca5 	.word	0x08004ca5
 8004c50:	08004cb9 	.word	0x08004cb9
 8004c54:	08004c35 	.word	0x08004c35
 8004c58:	08004c35 	.word	0x08004c35
 8004c5c:	08004c35 	.word	0x08004c35
 8004c60:	08004c35 	.word	0x08004c35
 8004c64:	08004cb9 	.word	0x08004cb9
 8004c68:	08004c35 	.word	0x08004c35
 8004c6c:	08004c35 	.word	0x08004c35
 8004c70:	08004c35 	.word	0x08004c35
 8004c74:	08004c35 	.word	0x08004c35
 8004c78:	08004dbd 	.word	0x08004dbd
 8004c7c:	08004ce5 	.word	0x08004ce5
 8004c80:	08004d77 	.word	0x08004d77
 8004c84:	08004c35 	.word	0x08004c35
 8004c88:	08004c35 	.word	0x08004c35
 8004c8c:	08004ddf 	.word	0x08004ddf
 8004c90:	08004c35 	.word	0x08004c35
 8004c94:	08004ce5 	.word	0x08004ce5
 8004c98:	08004c35 	.word	0x08004c35
 8004c9c:	08004c35 	.word	0x08004c35
 8004ca0:	08004d7f 	.word	0x08004d7f
 8004ca4:	682b      	ldr	r3, [r5, #0]
 8004ca6:	1d1a      	adds	r2, r3, #4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	602a      	str	r2, [r5, #0]
 8004cac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e09f      	b.n	8004df8 <_printf_i+0x1ec>
 8004cb8:	6820      	ldr	r0, [r4, #0]
 8004cba:	682b      	ldr	r3, [r5, #0]
 8004cbc:	0607      	lsls	r7, r0, #24
 8004cbe:	f103 0104 	add.w	r1, r3, #4
 8004cc2:	6029      	str	r1, [r5, #0]
 8004cc4:	d501      	bpl.n	8004cca <_printf_i+0xbe>
 8004cc6:	681e      	ldr	r6, [r3, #0]
 8004cc8:	e003      	b.n	8004cd2 <_printf_i+0xc6>
 8004cca:	0646      	lsls	r6, r0, #25
 8004ccc:	d5fb      	bpl.n	8004cc6 <_printf_i+0xba>
 8004cce:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004cd2:	2e00      	cmp	r6, #0
 8004cd4:	da03      	bge.n	8004cde <_printf_i+0xd2>
 8004cd6:	232d      	movs	r3, #45	; 0x2d
 8004cd8:	4276      	negs	r6, r6
 8004cda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cde:	485a      	ldr	r0, [pc, #360]	; (8004e48 <_printf_i+0x23c>)
 8004ce0:	230a      	movs	r3, #10
 8004ce2:	e012      	b.n	8004d0a <_printf_i+0xfe>
 8004ce4:	682b      	ldr	r3, [r5, #0]
 8004ce6:	6820      	ldr	r0, [r4, #0]
 8004ce8:	1d19      	adds	r1, r3, #4
 8004cea:	6029      	str	r1, [r5, #0]
 8004cec:	0605      	lsls	r5, r0, #24
 8004cee:	d501      	bpl.n	8004cf4 <_printf_i+0xe8>
 8004cf0:	681e      	ldr	r6, [r3, #0]
 8004cf2:	e002      	b.n	8004cfa <_printf_i+0xee>
 8004cf4:	0641      	lsls	r1, r0, #25
 8004cf6:	d5fb      	bpl.n	8004cf0 <_printf_i+0xe4>
 8004cf8:	881e      	ldrh	r6, [r3, #0]
 8004cfa:	4853      	ldr	r0, [pc, #332]	; (8004e48 <_printf_i+0x23c>)
 8004cfc:	2f6f      	cmp	r7, #111	; 0x6f
 8004cfe:	bf0c      	ite	eq
 8004d00:	2308      	moveq	r3, #8
 8004d02:	230a      	movne	r3, #10
 8004d04:	2100      	movs	r1, #0
 8004d06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d0a:	6865      	ldr	r5, [r4, #4]
 8004d0c:	60a5      	str	r5, [r4, #8]
 8004d0e:	2d00      	cmp	r5, #0
 8004d10:	bfa2      	ittt	ge
 8004d12:	6821      	ldrge	r1, [r4, #0]
 8004d14:	f021 0104 	bicge.w	r1, r1, #4
 8004d18:	6021      	strge	r1, [r4, #0]
 8004d1a:	b90e      	cbnz	r6, 8004d20 <_printf_i+0x114>
 8004d1c:	2d00      	cmp	r5, #0
 8004d1e:	d04b      	beq.n	8004db8 <_printf_i+0x1ac>
 8004d20:	4615      	mov	r5, r2
 8004d22:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d26:	fb03 6711 	mls	r7, r3, r1, r6
 8004d2a:	5dc7      	ldrb	r7, [r0, r7]
 8004d2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d30:	4637      	mov	r7, r6
 8004d32:	42bb      	cmp	r3, r7
 8004d34:	460e      	mov	r6, r1
 8004d36:	d9f4      	bls.n	8004d22 <_printf_i+0x116>
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d10b      	bne.n	8004d54 <_printf_i+0x148>
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	07de      	lsls	r6, r3, #31
 8004d40:	d508      	bpl.n	8004d54 <_printf_i+0x148>
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	6861      	ldr	r1, [r4, #4]
 8004d46:	4299      	cmp	r1, r3
 8004d48:	bfde      	ittt	le
 8004d4a:	2330      	movle	r3, #48	; 0x30
 8004d4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d50:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d54:	1b52      	subs	r2, r2, r5
 8004d56:	6122      	str	r2, [r4, #16]
 8004d58:	f8cd a000 	str.w	sl, [sp]
 8004d5c:	464b      	mov	r3, r9
 8004d5e:	aa03      	add	r2, sp, #12
 8004d60:	4621      	mov	r1, r4
 8004d62:	4640      	mov	r0, r8
 8004d64:	f7ff fee4 	bl	8004b30 <_printf_common>
 8004d68:	3001      	adds	r0, #1
 8004d6a:	d14a      	bne.n	8004e02 <_printf_i+0x1f6>
 8004d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d70:	b004      	add	sp, #16
 8004d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	f043 0320 	orr.w	r3, r3, #32
 8004d7c:	6023      	str	r3, [r4, #0]
 8004d7e:	4833      	ldr	r0, [pc, #204]	; (8004e4c <_printf_i+0x240>)
 8004d80:	2778      	movs	r7, #120	; 0x78
 8004d82:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	6829      	ldr	r1, [r5, #0]
 8004d8a:	061f      	lsls	r7, r3, #24
 8004d8c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d90:	d402      	bmi.n	8004d98 <_printf_i+0x18c>
 8004d92:	065f      	lsls	r7, r3, #25
 8004d94:	bf48      	it	mi
 8004d96:	b2b6      	uxthmi	r6, r6
 8004d98:	07df      	lsls	r7, r3, #31
 8004d9a:	bf48      	it	mi
 8004d9c:	f043 0320 	orrmi.w	r3, r3, #32
 8004da0:	6029      	str	r1, [r5, #0]
 8004da2:	bf48      	it	mi
 8004da4:	6023      	strmi	r3, [r4, #0]
 8004da6:	b91e      	cbnz	r6, 8004db0 <_printf_i+0x1a4>
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	f023 0320 	bic.w	r3, r3, #32
 8004dae:	6023      	str	r3, [r4, #0]
 8004db0:	2310      	movs	r3, #16
 8004db2:	e7a7      	b.n	8004d04 <_printf_i+0xf8>
 8004db4:	4824      	ldr	r0, [pc, #144]	; (8004e48 <_printf_i+0x23c>)
 8004db6:	e7e4      	b.n	8004d82 <_printf_i+0x176>
 8004db8:	4615      	mov	r5, r2
 8004dba:	e7bd      	b.n	8004d38 <_printf_i+0x12c>
 8004dbc:	682b      	ldr	r3, [r5, #0]
 8004dbe:	6826      	ldr	r6, [r4, #0]
 8004dc0:	6961      	ldr	r1, [r4, #20]
 8004dc2:	1d18      	adds	r0, r3, #4
 8004dc4:	6028      	str	r0, [r5, #0]
 8004dc6:	0635      	lsls	r5, r6, #24
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	d501      	bpl.n	8004dd0 <_printf_i+0x1c4>
 8004dcc:	6019      	str	r1, [r3, #0]
 8004dce:	e002      	b.n	8004dd6 <_printf_i+0x1ca>
 8004dd0:	0670      	lsls	r0, r6, #25
 8004dd2:	d5fb      	bpl.n	8004dcc <_printf_i+0x1c0>
 8004dd4:	8019      	strh	r1, [r3, #0]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	6123      	str	r3, [r4, #16]
 8004dda:	4615      	mov	r5, r2
 8004ddc:	e7bc      	b.n	8004d58 <_printf_i+0x14c>
 8004dde:	682b      	ldr	r3, [r5, #0]
 8004de0:	1d1a      	adds	r2, r3, #4
 8004de2:	602a      	str	r2, [r5, #0]
 8004de4:	681d      	ldr	r5, [r3, #0]
 8004de6:	6862      	ldr	r2, [r4, #4]
 8004de8:	2100      	movs	r1, #0
 8004dea:	4628      	mov	r0, r5
 8004dec:	f7fb f9f0 	bl	80001d0 <memchr>
 8004df0:	b108      	cbz	r0, 8004df6 <_printf_i+0x1ea>
 8004df2:	1b40      	subs	r0, r0, r5
 8004df4:	6060      	str	r0, [r4, #4]
 8004df6:	6863      	ldr	r3, [r4, #4]
 8004df8:	6123      	str	r3, [r4, #16]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e00:	e7aa      	b.n	8004d58 <_printf_i+0x14c>
 8004e02:	6923      	ldr	r3, [r4, #16]
 8004e04:	462a      	mov	r2, r5
 8004e06:	4649      	mov	r1, r9
 8004e08:	4640      	mov	r0, r8
 8004e0a:	47d0      	blx	sl
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d0ad      	beq.n	8004d6c <_printf_i+0x160>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	079b      	lsls	r3, r3, #30
 8004e14:	d413      	bmi.n	8004e3e <_printf_i+0x232>
 8004e16:	68e0      	ldr	r0, [r4, #12]
 8004e18:	9b03      	ldr	r3, [sp, #12]
 8004e1a:	4298      	cmp	r0, r3
 8004e1c:	bfb8      	it	lt
 8004e1e:	4618      	movlt	r0, r3
 8004e20:	e7a6      	b.n	8004d70 <_printf_i+0x164>
 8004e22:	2301      	movs	r3, #1
 8004e24:	4632      	mov	r2, r6
 8004e26:	4649      	mov	r1, r9
 8004e28:	4640      	mov	r0, r8
 8004e2a:	47d0      	blx	sl
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d09d      	beq.n	8004d6c <_printf_i+0x160>
 8004e30:	3501      	adds	r5, #1
 8004e32:	68e3      	ldr	r3, [r4, #12]
 8004e34:	9903      	ldr	r1, [sp, #12]
 8004e36:	1a5b      	subs	r3, r3, r1
 8004e38:	42ab      	cmp	r3, r5
 8004e3a:	dcf2      	bgt.n	8004e22 <_printf_i+0x216>
 8004e3c:	e7eb      	b.n	8004e16 <_printf_i+0x20a>
 8004e3e:	2500      	movs	r5, #0
 8004e40:	f104 0619 	add.w	r6, r4, #25
 8004e44:	e7f5      	b.n	8004e32 <_printf_i+0x226>
 8004e46:	bf00      	nop
 8004e48:	0800529d 	.word	0x0800529d
 8004e4c:	080052ae 	.word	0x080052ae

08004e50 <__sflush_r>:
 8004e50:	898a      	ldrh	r2, [r1, #12]
 8004e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e56:	4605      	mov	r5, r0
 8004e58:	0710      	lsls	r0, r2, #28
 8004e5a:	460c      	mov	r4, r1
 8004e5c:	d458      	bmi.n	8004f10 <__sflush_r+0xc0>
 8004e5e:	684b      	ldr	r3, [r1, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	dc05      	bgt.n	8004e70 <__sflush_r+0x20>
 8004e64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	dc02      	bgt.n	8004e70 <__sflush_r+0x20>
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e72:	2e00      	cmp	r6, #0
 8004e74:	d0f9      	beq.n	8004e6a <__sflush_r+0x1a>
 8004e76:	2300      	movs	r3, #0
 8004e78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e7c:	682f      	ldr	r7, [r5, #0]
 8004e7e:	6a21      	ldr	r1, [r4, #32]
 8004e80:	602b      	str	r3, [r5, #0]
 8004e82:	d032      	beq.n	8004eea <__sflush_r+0x9a>
 8004e84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e86:	89a3      	ldrh	r3, [r4, #12]
 8004e88:	075a      	lsls	r2, r3, #29
 8004e8a:	d505      	bpl.n	8004e98 <__sflush_r+0x48>
 8004e8c:	6863      	ldr	r3, [r4, #4]
 8004e8e:	1ac0      	subs	r0, r0, r3
 8004e90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e92:	b10b      	cbz	r3, 8004e98 <__sflush_r+0x48>
 8004e94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e96:	1ac0      	subs	r0, r0, r3
 8004e98:	2300      	movs	r3, #0
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e9e:	6a21      	ldr	r1, [r4, #32]
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	47b0      	blx	r6
 8004ea4:	1c43      	adds	r3, r0, #1
 8004ea6:	89a3      	ldrh	r3, [r4, #12]
 8004ea8:	d106      	bne.n	8004eb8 <__sflush_r+0x68>
 8004eaa:	6829      	ldr	r1, [r5, #0]
 8004eac:	291d      	cmp	r1, #29
 8004eae:	d82b      	bhi.n	8004f08 <__sflush_r+0xb8>
 8004eb0:	4a29      	ldr	r2, [pc, #164]	; (8004f58 <__sflush_r+0x108>)
 8004eb2:	410a      	asrs	r2, r1
 8004eb4:	07d6      	lsls	r6, r2, #31
 8004eb6:	d427      	bmi.n	8004f08 <__sflush_r+0xb8>
 8004eb8:	2200      	movs	r2, #0
 8004eba:	6062      	str	r2, [r4, #4]
 8004ebc:	04d9      	lsls	r1, r3, #19
 8004ebe:	6922      	ldr	r2, [r4, #16]
 8004ec0:	6022      	str	r2, [r4, #0]
 8004ec2:	d504      	bpl.n	8004ece <__sflush_r+0x7e>
 8004ec4:	1c42      	adds	r2, r0, #1
 8004ec6:	d101      	bne.n	8004ecc <__sflush_r+0x7c>
 8004ec8:	682b      	ldr	r3, [r5, #0]
 8004eca:	b903      	cbnz	r3, 8004ece <__sflush_r+0x7e>
 8004ecc:	6560      	str	r0, [r4, #84]	; 0x54
 8004ece:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ed0:	602f      	str	r7, [r5, #0]
 8004ed2:	2900      	cmp	r1, #0
 8004ed4:	d0c9      	beq.n	8004e6a <__sflush_r+0x1a>
 8004ed6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004eda:	4299      	cmp	r1, r3
 8004edc:	d002      	beq.n	8004ee4 <__sflush_r+0x94>
 8004ede:	4628      	mov	r0, r5
 8004ee0:	f7ff fbea 	bl	80046b8 <_free_r>
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	6360      	str	r0, [r4, #52]	; 0x34
 8004ee8:	e7c0      	b.n	8004e6c <__sflush_r+0x1c>
 8004eea:	2301      	movs	r3, #1
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b0      	blx	r6
 8004ef0:	1c41      	adds	r1, r0, #1
 8004ef2:	d1c8      	bne.n	8004e86 <__sflush_r+0x36>
 8004ef4:	682b      	ldr	r3, [r5, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0c5      	beq.n	8004e86 <__sflush_r+0x36>
 8004efa:	2b1d      	cmp	r3, #29
 8004efc:	d001      	beq.n	8004f02 <__sflush_r+0xb2>
 8004efe:	2b16      	cmp	r3, #22
 8004f00:	d101      	bne.n	8004f06 <__sflush_r+0xb6>
 8004f02:	602f      	str	r7, [r5, #0]
 8004f04:	e7b1      	b.n	8004e6a <__sflush_r+0x1a>
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f0c:	81a3      	strh	r3, [r4, #12]
 8004f0e:	e7ad      	b.n	8004e6c <__sflush_r+0x1c>
 8004f10:	690f      	ldr	r7, [r1, #16]
 8004f12:	2f00      	cmp	r7, #0
 8004f14:	d0a9      	beq.n	8004e6a <__sflush_r+0x1a>
 8004f16:	0793      	lsls	r3, r2, #30
 8004f18:	680e      	ldr	r6, [r1, #0]
 8004f1a:	bf08      	it	eq
 8004f1c:	694b      	ldreq	r3, [r1, #20]
 8004f1e:	600f      	str	r7, [r1, #0]
 8004f20:	bf18      	it	ne
 8004f22:	2300      	movne	r3, #0
 8004f24:	eba6 0807 	sub.w	r8, r6, r7
 8004f28:	608b      	str	r3, [r1, #8]
 8004f2a:	f1b8 0f00 	cmp.w	r8, #0
 8004f2e:	dd9c      	ble.n	8004e6a <__sflush_r+0x1a>
 8004f30:	6a21      	ldr	r1, [r4, #32]
 8004f32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f34:	4643      	mov	r3, r8
 8004f36:	463a      	mov	r2, r7
 8004f38:	4628      	mov	r0, r5
 8004f3a:	47b0      	blx	r6
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	dc06      	bgt.n	8004f4e <__sflush_r+0xfe>
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f46:	81a3      	strh	r3, [r4, #12]
 8004f48:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4c:	e78e      	b.n	8004e6c <__sflush_r+0x1c>
 8004f4e:	4407      	add	r7, r0
 8004f50:	eba8 0800 	sub.w	r8, r8, r0
 8004f54:	e7e9      	b.n	8004f2a <__sflush_r+0xda>
 8004f56:	bf00      	nop
 8004f58:	dfbffffe 	.word	0xdfbffffe

08004f5c <_fflush_r>:
 8004f5c:	b538      	push	{r3, r4, r5, lr}
 8004f5e:	690b      	ldr	r3, [r1, #16]
 8004f60:	4605      	mov	r5, r0
 8004f62:	460c      	mov	r4, r1
 8004f64:	b913      	cbnz	r3, 8004f6c <_fflush_r+0x10>
 8004f66:	2500      	movs	r5, #0
 8004f68:	4628      	mov	r0, r5
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}
 8004f6c:	b118      	cbz	r0, 8004f76 <_fflush_r+0x1a>
 8004f6e:	6a03      	ldr	r3, [r0, #32]
 8004f70:	b90b      	cbnz	r3, 8004f76 <_fflush_r+0x1a>
 8004f72:	f7ff fa9b 	bl	80044ac <__sinit>
 8004f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f3      	beq.n	8004f66 <_fflush_r+0xa>
 8004f7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004f80:	07d0      	lsls	r0, r2, #31
 8004f82:	d404      	bmi.n	8004f8e <_fflush_r+0x32>
 8004f84:	0599      	lsls	r1, r3, #22
 8004f86:	d402      	bmi.n	8004f8e <_fflush_r+0x32>
 8004f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f8a:	f7ff fb93 	bl	80046b4 <__retarget_lock_acquire_recursive>
 8004f8e:	4628      	mov	r0, r5
 8004f90:	4621      	mov	r1, r4
 8004f92:	f7ff ff5d 	bl	8004e50 <__sflush_r>
 8004f96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f98:	07da      	lsls	r2, r3, #31
 8004f9a:	4605      	mov	r5, r0
 8004f9c:	d4e4      	bmi.n	8004f68 <_fflush_r+0xc>
 8004f9e:	89a3      	ldrh	r3, [r4, #12]
 8004fa0:	059b      	lsls	r3, r3, #22
 8004fa2:	d4e1      	bmi.n	8004f68 <_fflush_r+0xc>
 8004fa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fa6:	f7ff fb86 	bl	80046b6 <__retarget_lock_release_recursive>
 8004faa:	e7dd      	b.n	8004f68 <_fflush_r+0xc>

08004fac <__swbuf_r>:
 8004fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fae:	460e      	mov	r6, r1
 8004fb0:	4614      	mov	r4, r2
 8004fb2:	4605      	mov	r5, r0
 8004fb4:	b118      	cbz	r0, 8004fbe <__swbuf_r+0x12>
 8004fb6:	6a03      	ldr	r3, [r0, #32]
 8004fb8:	b90b      	cbnz	r3, 8004fbe <__swbuf_r+0x12>
 8004fba:	f7ff fa77 	bl	80044ac <__sinit>
 8004fbe:	69a3      	ldr	r3, [r4, #24]
 8004fc0:	60a3      	str	r3, [r4, #8]
 8004fc2:	89a3      	ldrh	r3, [r4, #12]
 8004fc4:	071a      	lsls	r2, r3, #28
 8004fc6:	d525      	bpl.n	8005014 <__swbuf_r+0x68>
 8004fc8:	6923      	ldr	r3, [r4, #16]
 8004fca:	b31b      	cbz	r3, 8005014 <__swbuf_r+0x68>
 8004fcc:	6823      	ldr	r3, [r4, #0]
 8004fce:	6922      	ldr	r2, [r4, #16]
 8004fd0:	1a98      	subs	r0, r3, r2
 8004fd2:	6963      	ldr	r3, [r4, #20]
 8004fd4:	b2f6      	uxtb	r6, r6
 8004fd6:	4283      	cmp	r3, r0
 8004fd8:	4637      	mov	r7, r6
 8004fda:	dc04      	bgt.n	8004fe6 <__swbuf_r+0x3a>
 8004fdc:	4621      	mov	r1, r4
 8004fde:	4628      	mov	r0, r5
 8004fe0:	f7ff ffbc 	bl	8004f5c <_fflush_r>
 8004fe4:	b9e0      	cbnz	r0, 8005020 <__swbuf_r+0x74>
 8004fe6:	68a3      	ldr	r3, [r4, #8]
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	60a3      	str	r3, [r4, #8]
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	1c5a      	adds	r2, r3, #1
 8004ff0:	6022      	str	r2, [r4, #0]
 8004ff2:	701e      	strb	r6, [r3, #0]
 8004ff4:	6962      	ldr	r2, [r4, #20]
 8004ff6:	1c43      	adds	r3, r0, #1
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d004      	beq.n	8005006 <__swbuf_r+0x5a>
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	07db      	lsls	r3, r3, #31
 8005000:	d506      	bpl.n	8005010 <__swbuf_r+0x64>
 8005002:	2e0a      	cmp	r6, #10
 8005004:	d104      	bne.n	8005010 <__swbuf_r+0x64>
 8005006:	4621      	mov	r1, r4
 8005008:	4628      	mov	r0, r5
 800500a:	f7ff ffa7 	bl	8004f5c <_fflush_r>
 800500e:	b938      	cbnz	r0, 8005020 <__swbuf_r+0x74>
 8005010:	4638      	mov	r0, r7
 8005012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005014:	4621      	mov	r1, r4
 8005016:	4628      	mov	r0, r5
 8005018:	f000 f806 	bl	8005028 <__swsetup_r>
 800501c:	2800      	cmp	r0, #0
 800501e:	d0d5      	beq.n	8004fcc <__swbuf_r+0x20>
 8005020:	f04f 37ff 	mov.w	r7, #4294967295
 8005024:	e7f4      	b.n	8005010 <__swbuf_r+0x64>
	...

08005028 <__swsetup_r>:
 8005028:	b538      	push	{r3, r4, r5, lr}
 800502a:	4b2a      	ldr	r3, [pc, #168]	; (80050d4 <__swsetup_r+0xac>)
 800502c:	4605      	mov	r5, r0
 800502e:	6818      	ldr	r0, [r3, #0]
 8005030:	460c      	mov	r4, r1
 8005032:	b118      	cbz	r0, 800503c <__swsetup_r+0x14>
 8005034:	6a03      	ldr	r3, [r0, #32]
 8005036:	b90b      	cbnz	r3, 800503c <__swsetup_r+0x14>
 8005038:	f7ff fa38 	bl	80044ac <__sinit>
 800503c:	89a3      	ldrh	r3, [r4, #12]
 800503e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005042:	0718      	lsls	r0, r3, #28
 8005044:	d422      	bmi.n	800508c <__swsetup_r+0x64>
 8005046:	06d9      	lsls	r1, r3, #27
 8005048:	d407      	bmi.n	800505a <__swsetup_r+0x32>
 800504a:	2309      	movs	r3, #9
 800504c:	602b      	str	r3, [r5, #0]
 800504e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005052:	81a3      	strh	r3, [r4, #12]
 8005054:	f04f 30ff 	mov.w	r0, #4294967295
 8005058:	e034      	b.n	80050c4 <__swsetup_r+0x9c>
 800505a:	0758      	lsls	r0, r3, #29
 800505c:	d512      	bpl.n	8005084 <__swsetup_r+0x5c>
 800505e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005060:	b141      	cbz	r1, 8005074 <__swsetup_r+0x4c>
 8005062:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005066:	4299      	cmp	r1, r3
 8005068:	d002      	beq.n	8005070 <__swsetup_r+0x48>
 800506a:	4628      	mov	r0, r5
 800506c:	f7ff fb24 	bl	80046b8 <_free_r>
 8005070:	2300      	movs	r3, #0
 8005072:	6363      	str	r3, [r4, #52]	; 0x34
 8005074:	89a3      	ldrh	r3, [r4, #12]
 8005076:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800507a:	81a3      	strh	r3, [r4, #12]
 800507c:	2300      	movs	r3, #0
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	6923      	ldr	r3, [r4, #16]
 8005082:	6023      	str	r3, [r4, #0]
 8005084:	89a3      	ldrh	r3, [r4, #12]
 8005086:	f043 0308 	orr.w	r3, r3, #8
 800508a:	81a3      	strh	r3, [r4, #12]
 800508c:	6923      	ldr	r3, [r4, #16]
 800508e:	b94b      	cbnz	r3, 80050a4 <__swsetup_r+0x7c>
 8005090:	89a3      	ldrh	r3, [r4, #12]
 8005092:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800509a:	d003      	beq.n	80050a4 <__swsetup_r+0x7c>
 800509c:	4621      	mov	r1, r4
 800509e:	4628      	mov	r0, r5
 80050a0:	f000 f850 	bl	8005144 <__smakebuf_r>
 80050a4:	89a0      	ldrh	r0, [r4, #12]
 80050a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050aa:	f010 0301 	ands.w	r3, r0, #1
 80050ae:	d00a      	beq.n	80050c6 <__swsetup_r+0x9e>
 80050b0:	2300      	movs	r3, #0
 80050b2:	60a3      	str	r3, [r4, #8]
 80050b4:	6963      	ldr	r3, [r4, #20]
 80050b6:	425b      	negs	r3, r3
 80050b8:	61a3      	str	r3, [r4, #24]
 80050ba:	6923      	ldr	r3, [r4, #16]
 80050bc:	b943      	cbnz	r3, 80050d0 <__swsetup_r+0xa8>
 80050be:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80050c2:	d1c4      	bne.n	800504e <__swsetup_r+0x26>
 80050c4:	bd38      	pop	{r3, r4, r5, pc}
 80050c6:	0781      	lsls	r1, r0, #30
 80050c8:	bf58      	it	pl
 80050ca:	6963      	ldrpl	r3, [r4, #20]
 80050cc:	60a3      	str	r3, [r4, #8]
 80050ce:	e7f4      	b.n	80050ba <__swsetup_r+0x92>
 80050d0:	2000      	movs	r0, #0
 80050d2:	e7f7      	b.n	80050c4 <__swsetup_r+0x9c>
 80050d4:	20000064 	.word	0x20000064

080050d8 <_sbrk_r>:
 80050d8:	b538      	push	{r3, r4, r5, lr}
 80050da:	4d06      	ldr	r5, [pc, #24]	; (80050f4 <_sbrk_r+0x1c>)
 80050dc:	2300      	movs	r3, #0
 80050de:	4604      	mov	r4, r0
 80050e0:	4608      	mov	r0, r1
 80050e2:	602b      	str	r3, [r5, #0]
 80050e4:	f7fb fce2 	bl	8000aac <_sbrk>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d102      	bne.n	80050f2 <_sbrk_r+0x1a>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	b103      	cbz	r3, 80050f2 <_sbrk_r+0x1a>
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	bd38      	pop	{r3, r4, r5, pc}
 80050f4:	200002ac 	.word	0x200002ac

080050f8 <__swhatbuf_r>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	460c      	mov	r4, r1
 80050fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005100:	2900      	cmp	r1, #0
 8005102:	b096      	sub	sp, #88	; 0x58
 8005104:	4615      	mov	r5, r2
 8005106:	461e      	mov	r6, r3
 8005108:	da0d      	bge.n	8005126 <__swhatbuf_r+0x2e>
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005110:	f04f 0100 	mov.w	r1, #0
 8005114:	bf0c      	ite	eq
 8005116:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800511a:	2340      	movne	r3, #64	; 0x40
 800511c:	2000      	movs	r0, #0
 800511e:	6031      	str	r1, [r6, #0]
 8005120:	602b      	str	r3, [r5, #0]
 8005122:	b016      	add	sp, #88	; 0x58
 8005124:	bd70      	pop	{r4, r5, r6, pc}
 8005126:	466a      	mov	r2, sp
 8005128:	f000 f848 	bl	80051bc <_fstat_r>
 800512c:	2800      	cmp	r0, #0
 800512e:	dbec      	blt.n	800510a <__swhatbuf_r+0x12>
 8005130:	9901      	ldr	r1, [sp, #4]
 8005132:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005136:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800513a:	4259      	negs	r1, r3
 800513c:	4159      	adcs	r1, r3
 800513e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005142:	e7eb      	b.n	800511c <__swhatbuf_r+0x24>

08005144 <__smakebuf_r>:
 8005144:	898b      	ldrh	r3, [r1, #12]
 8005146:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005148:	079d      	lsls	r5, r3, #30
 800514a:	4606      	mov	r6, r0
 800514c:	460c      	mov	r4, r1
 800514e:	d507      	bpl.n	8005160 <__smakebuf_r+0x1c>
 8005150:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005154:	6023      	str	r3, [r4, #0]
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	2301      	movs	r3, #1
 800515a:	6163      	str	r3, [r4, #20]
 800515c:	b002      	add	sp, #8
 800515e:	bd70      	pop	{r4, r5, r6, pc}
 8005160:	ab01      	add	r3, sp, #4
 8005162:	466a      	mov	r2, sp
 8005164:	f7ff ffc8 	bl	80050f8 <__swhatbuf_r>
 8005168:	9900      	ldr	r1, [sp, #0]
 800516a:	4605      	mov	r5, r0
 800516c:	4630      	mov	r0, r6
 800516e:	f7ff fb0f 	bl	8004790 <_malloc_r>
 8005172:	b948      	cbnz	r0, 8005188 <__smakebuf_r+0x44>
 8005174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005178:	059a      	lsls	r2, r3, #22
 800517a:	d4ef      	bmi.n	800515c <__smakebuf_r+0x18>
 800517c:	f023 0303 	bic.w	r3, r3, #3
 8005180:	f043 0302 	orr.w	r3, r3, #2
 8005184:	81a3      	strh	r3, [r4, #12]
 8005186:	e7e3      	b.n	8005150 <__smakebuf_r+0xc>
 8005188:	89a3      	ldrh	r3, [r4, #12]
 800518a:	6020      	str	r0, [r4, #0]
 800518c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005190:	81a3      	strh	r3, [r4, #12]
 8005192:	9b00      	ldr	r3, [sp, #0]
 8005194:	6163      	str	r3, [r4, #20]
 8005196:	9b01      	ldr	r3, [sp, #4]
 8005198:	6120      	str	r0, [r4, #16]
 800519a:	b15b      	cbz	r3, 80051b4 <__smakebuf_r+0x70>
 800519c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051a0:	4630      	mov	r0, r6
 80051a2:	f000 f81d 	bl	80051e0 <_isatty_r>
 80051a6:	b128      	cbz	r0, 80051b4 <__smakebuf_r+0x70>
 80051a8:	89a3      	ldrh	r3, [r4, #12]
 80051aa:	f023 0303 	bic.w	r3, r3, #3
 80051ae:	f043 0301 	orr.w	r3, r3, #1
 80051b2:	81a3      	strh	r3, [r4, #12]
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	431d      	orrs	r5, r3
 80051b8:	81a5      	strh	r5, [r4, #12]
 80051ba:	e7cf      	b.n	800515c <__smakebuf_r+0x18>

080051bc <_fstat_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4d07      	ldr	r5, [pc, #28]	; (80051dc <_fstat_r+0x20>)
 80051c0:	2300      	movs	r3, #0
 80051c2:	4604      	mov	r4, r0
 80051c4:	4608      	mov	r0, r1
 80051c6:	4611      	mov	r1, r2
 80051c8:	602b      	str	r3, [r5, #0]
 80051ca:	f7fb fc46 	bl	8000a5a <_fstat>
 80051ce:	1c43      	adds	r3, r0, #1
 80051d0:	d102      	bne.n	80051d8 <_fstat_r+0x1c>
 80051d2:	682b      	ldr	r3, [r5, #0]
 80051d4:	b103      	cbz	r3, 80051d8 <_fstat_r+0x1c>
 80051d6:	6023      	str	r3, [r4, #0]
 80051d8:	bd38      	pop	{r3, r4, r5, pc}
 80051da:	bf00      	nop
 80051dc:	200002ac 	.word	0x200002ac

080051e0 <_isatty_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4d06      	ldr	r5, [pc, #24]	; (80051fc <_isatty_r+0x1c>)
 80051e4:	2300      	movs	r3, #0
 80051e6:	4604      	mov	r4, r0
 80051e8:	4608      	mov	r0, r1
 80051ea:	602b      	str	r3, [r5, #0]
 80051ec:	f7fb fc45 	bl	8000a7a <_isatty>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d102      	bne.n	80051fa <_isatty_r+0x1a>
 80051f4:	682b      	ldr	r3, [r5, #0]
 80051f6:	b103      	cbz	r3, 80051fa <_isatty_r+0x1a>
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	bd38      	pop	{r3, r4, r5, pc}
 80051fc:	200002ac 	.word	0x200002ac

08005200 <_init>:
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	bf00      	nop
 8005204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005206:	bc08      	pop	{r3}
 8005208:	469e      	mov	lr, r3
 800520a:	4770      	bx	lr

0800520c <_fini>:
 800520c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520e:	bf00      	nop
 8005210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005212:	bc08      	pop	{r3}
 8005214:	469e      	mov	lr, r3
 8005216:	4770      	bx	lr
