# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile //wsl.localhost/Ubuntu/home/sslerose/RedPitaya-DSP-Tester/prj/trap_filter/cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v
