(pcb /home/wkt/ownCloud/FISC/Kicad/FISC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5+dfsg1-2~bpo10+1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  241300 -111760  19050 -111887  19050 -16510  241300 -16510
            241300 -111760)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-24_W7.62mm"
      (place U5 81788 -20701 front 0 (PN 74LS469))
      (place U6 98171 -20701 front 0 (PN 74LS469))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (place U7 50800 -25654 front 0 (PN 74HCT574))
      (place U11 33909 -25654 front 0 (PN 74HCT574))
      (place U13 149479 -78105 front 180 (PN 74HCT574))
      (place U14 137541 -25908 front 0 (PN 74HCT574))
      (place U15 80645 -102870 front 0 (PN 74HCT541))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::1"
      (place U8 68453 -25781 front 0 (PN 74HCT574))
      (place U12 119126 -25781 front 0 (PN 74HCT574))
      (place U16 107061 -102997 front 0 (PN 74HCT541))
      (place U17 156210 -25908 front 0 (PN 74HCT574))
    )
    (component "Package_DIP:DIP-32_W15.24mm"
      (place U9 70231 -93218 front 180 (PN CY628128E))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U10 104775 -89789 front 180 (PN AT28C64B))
    )
    (component "Package_SO:SOIC-16W_5.3x10.2mm_P1.27mm"
      (place U18 225679 -25527 front 0 (PN 74HCT161))
      (place U19 225679 -44704 front 0 (PN 74HCT138))
    )
    (component "Package_SO:SOIC-16W_5.3x10.2mm_P1.27mm::1"
      (place U20 173990 -77343 front 0 (PN 74HCT151))
      (place U21 168656 -99568 front 0 (PN 74HCT139))
    )
    (component "Package_SO:SOIC-24W_7.5x15.4mm_P1.27mm"
      (place U22 138684 -100838 front 0 (PN 74HCT154))
    )
    (component "Package_DIP:DIP-42_W15.24mm"
      (place U23 116205 -60452 front 90 (PN "M27C322-100F1"))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U25 216408 -69723 front 180 (PN "AT27C1024-70PU"))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C25 169799 -33909 front 90 (PN 220uF))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (place J1 22225 -21209 front 0 (PN "Data Bus Pin Header"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (place J2 22225 -53848 front 0 (PN "Address Bus Pin Header"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J3 238125 -21844 front 0 (PN "uSeq Pin Header"))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U1 33274 -83185 front 0 (PN 74LS593))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place U2 33147 -53848 front 0 (PN 74LS593))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::2"
      (place U4 123190 -77851 front 0 (PN 74HCT240))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place U26 211582 -80518 front 180 (PN "ECS-100AX-035"))
    )
    (component "Button_Switch_THT:Push_E-Switch_KS01Q01"
      (place SW1 230632 -66802 front 180 (PN SW_Push))
    )
    (component Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder
      (place C1 45720 -83185 front 0 (PN 0.1uF))
      (place C2 46101 -53848 front 0 (PN 0.1uF))
      (place C3 70612 -38100 front 0 (PN 0.1uF))
      (place C6 109855 -20701 front 0 (PN 0.1uF))
      (place C8 77343 -20066 front 0 (PN 0.1uF))
      (place C9 50927 -93218 front 0 (PN 0.1uF))
      (place C12 127762 -20066 front 0 (PN 0.1uF))
      (place C13 140462 -83820 front 180 (PN 0.1uF))
      (place C14 146304 -20193 front 0 (PN 0.1uF))
      (place C19 233045 -40259 front 0 (PN 0.1uF))
      (place C20 182245 -72898 front 0 (PN 0.1uF))
      (place C21 176530 -95123 front 0 (PN 0.1uF))
      (place C27 232029 -82677 front 90 (PN 0.01uF))
    )
    (component Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder::1
      (place C4 131572 -73025 front 270 (PN 0.1uF))
      (place C5 93472 -20701 front 0 (PN 0.1uF))
      (place C7 59436 -19939 front 0 (PN 0.1uF))
      (place C10 84836 -89789 front 180 (PN 0.1uF))
      (place C11 42418 -19939 front 0 (PN 0.1uF))
      (place C15 89535 -97155 front 0 (PN 0.1uF))
      (place C16 114971 -97282 front 0 (PN 0.1uF))
      (place C17 164973 -20193 front 0 (PN 0.1uF))
      (place C18 233299 -21082 front 0 (PN 0.1uF))
      (place C22 147828 -93853 front 0 (PN 0.1uF))
      (place C23 167005 -41595 front 90 (PN 0.1uF))
      (place C24 220218 -68834 front 90 (PN 0.1uF))
      (place C26 196850 -69723 front 180 (PN 0.1uF))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place IC1 225679 -82296 front 270 (PN "DS1233-10+"))
    )
    (component "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (place U3 63627 -42545 front 0 (PN 74HCT138))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket"
      (place U24 193675 -61341 front 180 (PN UM245R))
    )
  )
  (library
    (image "Package_DIP:DIP-24_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -29500))
      (outline (path signal 50  -1100 -29500  8700 -29500))
      (outline (path signal 50  8700 -29500  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 6275  -5675 6275))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 50  -5930 6650  -5930 -6650))
      (outline (path signal 50  -5930 -6650  5930 -6650))
      (outline (path signal 50  5930 -6650  5930 6650))
      (outline (path signal 50  5930 6650  -5930 6650))
      (pin RoundRect[T]Pad_2050x600_150.571_um 1 -4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 2 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 3 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 4 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 5 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 6 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 7 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 8 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 9 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 10 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 11 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 12 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 13 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 14 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 15 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 16 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 17 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 18 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 19 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 20 4650 5715)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::1"
      (outline (path signal 50  5930 6650  -5930 6650))
      (outline (path signal 50  5930 -6650  5930 6650))
      (outline (path signal 50  -5930 -6650  5930 -6650))
      (outline (path signal 50  -5930 6650  -5930 -6650))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 120  -3860 6275  -5675 6275))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 -6510  3860 -6510))
      (pin RoundRect[T]Pad_2050x600_150.571_um 20 4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 19 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 18 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 17 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 16 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 15 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 14 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 13 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 12 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 11 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 10 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 9 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 8 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 7 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 6 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 5 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 4 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 3 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 2 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 1 -4650 5715)
    )
    (image "Package_DIP:DIP-32_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -39650))
      (outline (path signal 50  -1050 -39650  16300 -39650))
      (outline (path signal 50  16300 -39650  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_SO:SOIC-16W_5.3x10.2mm_P1.27mm"
      (outline (path signal 150  -2775 5000  -4300 5000))
      (outline (path signal 150  -2775 -5275  2775 -5275))
      (outline (path signal 150  -2775 5275  2775 5275))
      (outline (path signal 150  -2775 -5275  -2775 -4920))
      (outline (path signal 150  2775 -5275  2775 -4920))
      (outline (path signal 150  2775 5275  2775 4920))
      (outline (path signal 150  -2775 5275  -2775 5000))
      (outline (path signal 50  -4550 -5450  4550 -5450))
      (outline (path signal 50  -4550 5450  4550 5450))
      (outline (path signal 50  4550 5450  4550 -5450))
      (outline (path signal 50  -4550 5450  -4550 -5450))
      (outline (path signal 150  -2650 4100  -1650 5100))
      (outline (path signal 150  -2650 -5100  -2650 4100))
      (outline (path signal 150  2650 -5100  -2650 -5100))
      (outline (path signal 150  2650 5100  2650 -5100))
      (outline (path signal 150  -1650 5100  2650 5100))
      (pin Rect[T]Pad_1500x600_um 16 3550 4445)
      (pin Rect[T]Pad_1500x600_um 15 3550 3175)
      (pin Rect[T]Pad_1500x600_um 14 3550 1905)
      (pin Rect[T]Pad_1500x600_um 13 3550 635)
      (pin Rect[T]Pad_1500x600_um 12 3550 -635)
      (pin Rect[T]Pad_1500x600_um 11 3550 -1905)
      (pin Rect[T]Pad_1500x600_um 10 3550 -3175)
      (pin Rect[T]Pad_1500x600_um 9 3550 -4445)
      (pin Rect[T]Pad_1500x600_um 8 -3550 -4445)
      (pin Rect[T]Pad_1500x600_um 7 -3550 -3175)
      (pin Rect[T]Pad_1500x600_um 6 -3550 -1905)
      (pin Rect[T]Pad_1500x600_um 5 -3550 -635)
      (pin Rect[T]Pad_1500x600_um 4 -3550 635)
      (pin Rect[T]Pad_1500x600_um 3 -3550 1905)
      (pin Rect[T]Pad_1500x600_um 2 -3550 3175)
      (pin Rect[T]Pad_1500x600_um 1 -3550 4445)
    )
    (image "Package_SO:SOIC-16W_5.3x10.2mm_P1.27mm::1"
      (outline (path signal 150  -1650 5100  2650 5100))
      (outline (path signal 150  2650 5100  2650 -5100))
      (outline (path signal 150  2650 -5100  -2650 -5100))
      (outline (path signal 150  -2650 -5100  -2650 4100))
      (outline (path signal 150  -2650 4100  -1650 5100))
      (outline (path signal 50  -4550 5450  -4550 -5450))
      (outline (path signal 50  4550 5450  4550 -5450))
      (outline (path signal 50  -4550 5450  4550 5450))
      (outline (path signal 50  -4550 -5450  4550 -5450))
      (outline (path signal 150  -2775 5275  -2775 5000))
      (outline (path signal 150  2775 5275  2775 4920))
      (outline (path signal 150  2775 -5275  2775 -4920))
      (outline (path signal 150  -2775 -5275  -2775 -4920))
      (outline (path signal 150  -2775 5275  2775 5275))
      (outline (path signal 150  -2775 -5275  2775 -5275))
      (outline (path signal 150  -2775 5000  -4300 5000))
      (pin Rect[T]Pad_1500x600_um 1 -3550 4445)
      (pin Rect[T]Pad_1500x600_um 2 -3550 3175)
      (pin Rect[T]Pad_1500x600_um 3 -3550 1905)
      (pin Rect[T]Pad_1500x600_um 4 -3550 635)
      (pin Rect[T]Pad_1500x600_um 5 -3550 -635)
      (pin Rect[T]Pad_1500x600_um 6 -3550 -1905)
      (pin Rect[T]Pad_1500x600_um 7 -3550 -3175)
      (pin Rect[T]Pad_1500x600_um 8 -3550 -4445)
      (pin Rect[T]Pad_1500x600_um 9 3550 -4445)
      (pin Rect[T]Pad_1500x600_um 10 3550 -3175)
      (pin Rect[T]Pad_1500x600_um 11 3550 -1905)
      (pin Rect[T]Pad_1500x600_um 12 3550 -635)
      (pin Rect[T]Pad_1500x600_um 13 3550 635)
      (pin Rect[T]Pad_1500x600_um 14 3550 1905)
      (pin Rect[T]Pad_1500x600_um 15 3550 3175)
      (pin Rect[T]Pad_1500x600_um 16 3550 4445)
    )
    (image "Package_SO:SOIC-24W_7.5x15.4mm_P1.27mm"
      (outline (path signal 120  0 -7810  3860 -7810))
      (outline (path signal 120  3860 -7810  3860 -7545))
      (outline (path signal 120  0 -7810  -3860 -7810))
      (outline (path signal 120  -3860 -7810  -3860 -7545))
      (outline (path signal 120  0 7810  3860 7810))
      (outline (path signal 120  3860 7810  3860 7545))
      (outline (path signal 120  0 7810  -3860 7810))
      (outline (path signal 120  -3860 7810  -3860 7545))
      (outline (path signal 120  -3860 7545  -5675 7545))
      (outline (path signal 100  -2750 7700  3750 7700))
      (outline (path signal 100  3750 7700  3750 -7700))
      (outline (path signal 100  3750 -7700  -3750 -7700))
      (outline (path signal 100  -3750 -7700  -3750 6700))
      (outline (path signal 100  -3750 6700  -2750 7700))
      (outline (path signal 50  -5930 7950  -5930 -7950))
      (outline (path signal 50  -5930 -7950  5930 -7950))
      (outline (path signal 50  5930 -7950  5930 7950))
      (outline (path signal 50  5930 7950  -5930 7950))
      (pin RoundRect[T]Pad_2050x600_150.571_um 1 -4650 6985)
      (pin RoundRect[T]Pad_2050x600_150.571_um 2 -4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 3 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 4 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 5 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 6 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 7 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 8 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 9 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 10 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 11 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 12 -4650 -6985)
      (pin RoundRect[T]Pad_2050x600_150.571_um 13 4650 -6985)
      (pin RoundRect[T]Pad_2050x600_150.571_um 14 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 15 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 16 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 17 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 18 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 19 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um 20 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um 21 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um 22 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um 23 4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um 24 4650 6985)
    )
    (image "Package_DIP:DIP-42_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -52070))
      (outline (path signal 100  14985 -52070  255 -52070))
      (outline (path signal 100  255 -52070  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -52130))
      (outline (path signal 120  1160 -52130  14080 -52130))
      (outline (path signal 120  14080 -52130  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -52350))
      (outline (path signal 50  -1050 -52350  16300 -52350))
      (outline (path signal 50  16300 -52350  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -50800)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 40 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 41 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 0 -50800)
      (pin Oval[A]Pad_1600x1600_um 42 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 100  6500 0  6418.12 -805.194  6175.83 -1577.42  5783.05 -2285.07
            5255.87 -2899.17  4615.86 -3394.58  3889.22 -3751.01  3105.71 -3953.87
            2297.4 -3994.87  1497.39 -3872.31  738.423 -3591.22  51.576 -3163.1
            -535.032 -2605.49  -997.386 -1941.21  -1316.56 -1197.45  -1479.48 -404.673
            -1479.48 404.673  -1316.56 1197.45  -997.386 1941.21  -535.032 2605.49
            51.576 3163.1  738.423 3591.22  1497.39 3872.31  2297.4 3994.87
            3105.71 3953.87  3889.22 3751.01  4615.86 3394.58  5255.87 2899.17
            5783.05 2285.07  6175.83 1577.42  6418.12 805.194  6500 0))
      (outline (path signal 120  6620 0  6540.84 -803.772  6306.38 -1576.66  5925.65 -2288.95
            5413.28 -2913.28  4788.95 -3425.66  4076.66 -3806.38  3303.77 -4040.84
            2500 -4120  1696.23 -4040.84  923.344 -3806.38  211.051 -3425.66
            -413.28 -2913.28  -925.655 -2288.95  -1306.38 -1576.66  -1540.84 -803.772
            -1620 0  -1540.84 803.772  -1306.38 1576.66  -925.655 2288.95
            -413.28 2913.28  211.051 3425.66  923.344 3806.38  1696.23 4040.84
            2500 4120  3303.77 4040.84  4076.66 3806.38  4788.95 3425.66
            5413.28 2913.28  5925.65 2288.95  6306.38 1576.66  6540.84 803.772
            6620 0))
      (outline (path signal 50  6750 0  6668.34 -829.134  6426.49 -1626.4  6033.75 -2361.17
            5505.2 -3005.2  4861.17 -3533.75  4126.4 -3926.49  3329.13 -4168.34
            2500 -4250  1670.87 -4168.34  873.595 -3926.49  138.827 -3533.75
            -505.204 -3005.2  -1033.75 -2361.17  -1426.49 -1626.4  -1668.34 -829.134
            -1750 0  -1668.34 829.134  -1426.49 1626.4  -1033.75 2361.17
            -505.204 3005.2  138.827 3533.75  873.595 3926.49  1670.87 4168.34
            2500 4250  3329.13 4168.34  4126.4 3926.49  4861.17 3533.75
            5505.2 3005.2  6033.75 2361.17  6426.49 1626.4  6668.34 829.134
            6750 0))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -24600))
      (outline (path signal 50  1750 -24600  -1800 -24600))
      (outline (path signal 50  -1800 -24600  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -44450))
      (outline (path signal 100  1270 -44450  -1270 -44450))
      (outline (path signal 100  -1270 -44450  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -44510))
      (outline (path signal 120  -1330 -44510  1330 -44510))
      (outline (path signal 120  1330 -1270  1330 -44510))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -44950))
      (outline (path signal 50  1750 -44950  -1800 -44950))
      (outline (path signal 50  -1800 -44950  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::2"
      (outline (path signal 150  -2750 6400  3750 6400))
      (outline (path signal 150  3750 6400  3750 -6400))
      (outline (path signal 150  3750 -6400  -3750 -6400))
      (outline (path signal 150  -3750 -6400  -3750 5400))
      (outline (path signal 150  -3750 5400  -2750 6400))
      (outline (path signal 50  -5950 6750  -5950 -6750))
      (outline (path signal 50  5950 6750  5950 -6750))
      (outline (path signal 50  -5950 6750  5950 6750))
      (outline (path signal 50  -5950 -6750  5950 -6750))
      (outline (path signal 150  -3875 6575  -3875 6325))
      (outline (path signal 150  3875 6575  3875 6240))
      (outline (path signal 150  3875 -6575  3875 -6240))
      (outline (path signal 150  -3875 -6575  -3875 -6240))
      (outline (path signal 150  -3875 6575  3875 6575))
      (outline (path signal 150  -3875 -6575  3875 -6575))
      (outline (path signal 150  -3875 6325  -5675 6325))
      (pin Rect[T]Pad_1950x600_um 1 -4700 5715)
      (pin Rect[T]Pad_1950x600_um 2 -4700 4445)
      (pin Rect[T]Pad_1950x600_um 3 -4700 3175)
      (pin Rect[T]Pad_1950x600_um 4 -4700 1905)
      (pin Rect[T]Pad_1950x600_um 5 -4700 635)
      (pin Rect[T]Pad_1950x600_um 6 -4700 -635)
      (pin Rect[T]Pad_1950x600_um 7 -4700 -1905)
      (pin Rect[T]Pad_1950x600_um 8 -4700 -3175)
      (pin Rect[T]Pad_1950x600_um 9 -4700 -4445)
      (pin Rect[T]Pad_1950x600_um 10 -4700 -5715)
      (pin Rect[T]Pad_1950x600_um 11 4700 -5715)
      (pin Rect[T]Pad_1950x600_um 12 4700 -4445)
      (pin Rect[T]Pad_1950x600_um 13 4700 -3175)
      (pin Rect[T]Pad_1950x600_um 14 4700 -1905)
      (pin Rect[T]Pad_1950x600_um 15 4700 -635)
      (pin Rect[T]Pad_1950x600_um 16 4700 635)
      (pin Rect[T]Pad_1950x600_um 17 4700 1905)
      (pin Rect[T]Pad_1950x600_um 18 4700 3175)
      (pin Rect[T]Pad_1950x600_um 19 4700 4445)
      (pin Rect[T]Pad_1950x600_um 20 4700 5715)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
    )
    (image "Button_Switch_THT:Push_E-Switch_KS01Q01"
      (outline (path signal 50  40 -8390  5060 -8390))
      (outline (path signal 100  110 -8000  4890 -8000))
      (outline (path signal 150  4890 -8140  110 -8140))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Round[A]Pad_2000_um 4 5000 -5000)
      (pin Round[A]Pad_2000_um 3 0 -5000)
    )
    (image Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -171.267 510  171.267 510))
      (outline (path signal 120  -171.267 -510  171.267 -510))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  1650 -730  -1650 -730))
      (pin RoundRect[T]Pad_1050x950_238.404_um 1 -875 0)
      (pin RoundRect[T]Pad_1050x950_238.404_um 2 875 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder::1
      (outline (path signal 50  1650 -730  -1650 -730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 120  -171.267 -510  171.267 -510))
      (outline (path signal 120  -171.267 510  171.267 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_1050x950_238.404_um 2 875 0)
      (pin RoundRect[T]Pad_1050x950_238.404_um 1 -875 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1300_um (rotate 90) 2 1270 1270)
      (pin Round[A]Pad_1300_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1300x1300_um (rotate 90) 1 0 0)
    )
    (image "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 150  -950 4950  1950 4950))
      (outline (path signal 150  1950 4950  1950 -4950))
      (outline (path signal 150  1950 -4950  -1950 -4950))
      (outline (path signal 150  -1950 -4950  -1950 3950))
      (outline (path signal 150  -1950 3950  -950 4950))
      (outline (path signal 50  -3700 5250  -3700 -5250))
      (outline (path signal 50  3700 5250  3700 -5250))
      (outline (path signal 50  -3700 5250  3700 5250))
      (outline (path signal 50  -3700 -5250  3700 -5250))
      (outline (path signal 150  -2075 5075  -2075 5050))
      (outline (path signal 150  2075 5075  2075 4970))
      (outline (path signal 150  2075 -5075  2075 -4970))
      (outline (path signal 150  -2075 -5075  -2075 -4970))
      (outline (path signal 150  -2075 5075  2075 5075))
      (outline (path signal 150  -2075 -5075  2075 -5075))
      (outline (path signal 150  -2075 5050  -3450 5050))
      (pin Rect[T]Pad_1500x600_um 1 -2700 4445)
      (pin Rect[T]Pad_1500x600_um 2 -2700 3175)
      (pin Rect[T]Pad_1500x600_um 3 -2700 1905)
      (pin Rect[T]Pad_1500x600_um 4 -2700 635)
      (pin Rect[T]Pad_1500x600_um 5 -2700 -635)
      (pin Rect[T]Pad_1500x600_um 6 -2700 -1905)
      (pin Rect[T]Pad_1500x600_um 7 -2700 -3175)
      (pin Rect[T]Pad_1500x600_um 8 -2700 -4445)
      (pin Rect[T]Pad_1500x600_um 9 2700 -4445)
      (pin Rect[T]Pad_1500x600_um 10 2700 -3175)
      (pin Rect[T]Pad_1500x600_um 11 2700 -1905)
      (pin Rect[T]Pad_1500x600_um 12 2700 -635)
      (pin Rect[T]Pad_1500x600_um 13 2700 635)
      (pin Rect[T]Pad_1500x600_um 14 2700 1905)
      (pin Rect[T]Pad_1500x600_um 15 2700 3175)
      (pin Rect[T]Pad_1500x600_um 16 2700 4445)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1050x950_238.404_um
      (shape (polygon F.Cu 0  328.898 472.282  369.039 461.526  406.702 443.964  440.743 420.128
            470.128 390.743  493.964 356.702  511.526 319.039  522.282 278.898
            525.904 237.5  525.904 -237.5  522.282 -278.898  511.526 -319.039
            493.964 -356.702  470.128 -390.743  440.743 -420.128  406.702 -443.964
            369.039 -461.526  328.898 -472.282  287.5 -475.904  -287.5 -475.904
            -328.898 -472.282  -369.039 -461.526  -406.702 -443.964  -440.743 -420.128
            -470.128 -390.743  -493.964 -356.702  -511.526 -319.039  -522.282 -278.898
            -525.904 -237.5  -525.904 237.5  -522.282 278.898  -511.526 319.039
            -493.964 356.702  -470.128 390.743  -440.743 420.128  -406.702 443.964
            -369.039 461.526  -328.898 472.282  -287.5 475.904  287.5 475.904
            328.898 472.282))
      (attach off)
    )
    (padstack RoundRect[T]Pad_2050x600_150.571_um
      (shape (polygon F.Cu 0  901.146 298.283  926.498 291.49  950.285 280.398  971.785 265.344
            990.344 246.785  1005.4 225.286  1016.49 201.498  1023.28 176.146
            1025.57 150  1025.57 -150  1023.28 -176.146  1016.49 -201.498
            1005.4 -225.285  990.344 -246.785  971.785 -265.344  950.286 -280.398
            926.498 -291.49  901.146 -298.283  875 -300.571  -875 -300.571
            -901.146 -298.283  -926.498 -291.49  -950.285 -280.398  -971.785 -265.344
            -990.344 -246.785  -1005.4 -225.286  -1016.49 -201.498  -1023.28 -176.146
            -1025.57 -150  -1025.57 150  -1023.28 176.146  -1016.49 201.498
            -1005.4 225.285  -990.344 246.785  -971.785 265.344  -950.286 280.398
            -926.498 291.49  -901.146 298.283  -875 300.571  875 300.571
            901.146 298.283))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x600_um
      (shape (rect F.Cu -750 -300 750 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1950x600_um
      (shape (rect F.Cu -975 -300 975 300))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net Clk
      (pins U18-2 U19-4 U22-18 U22-19 U4-13 U26-8 U21-1 U21-15)
    )
    (net Lo
      (pins U5-12 U6-12 U7-10 U8-10 U9-2 U9-16 U10-14 U11-10 U12-10 U12-1 U13-1 U13-3
        U13-4 U13-5 U13-6 U13-7 U13-8 U13-9 U13-10 U14-10 U15-1 U15-10 U16-10 U16-1
        U17-10 U17-1 U18-8 U18-6 U18-5 U18-4 U18-3 U19-8 U19-5 U20-8 U22-12 U23-31
        U23-11 U23-12 U23-13 U25-2 U25-30 U25-11 U25-34 U25-35 U25-36 U25-37 U25-20
        C25-2 J1-10 J2-18 J3-6 U1-14 U1-15 U1-17 U1-10 U2-10 U2-17 U2-15 U4-1 U4-10
        U4-19 U26-7 U21-8 SW1-2 C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2
        C11-2 C12-2 C13-2 C14-2 C15-2 C16-2 C17-2 C18-2 C19-2 C20-2 C21-2 C22-2 C23-2
        C24-2 C26-2 C27-2 IC1-1 U3-4 U3-5 U3-8 U24-7 U24-24)
    )
    (net adr8
      (pins U5-22 U8-19 U9-27 U10-25 U15-2 J2-9 U1-1)
    )
    (net adr15
      (pins U5-15 U8-12 U9-31 U15-9 J2-16 U1-8 U3-3)
    )
    (net adr9
      (pins U5-21 U8-18 U9-26 U10-24 U15-3 J2-10 U1-2)
    )
    (net adr14
      (pins U5-16 U8-13 U9-3 U15-8 J2-15 U1-7 U3-2)
    )
    (net adr10
      (pins U5-20 U8-17 U9-23 U10-21 U15-4 J2-11 U1-3)
    )
    (net adr13
      (pins U5-17 U8-14 U9-28 U15-7 J2-14 U1-6 U3-1)
    )
    (net adr11
      (pins U5-19 U8-16 U9-25 U10-23 U15-5 J2-12 U1-4)
    )
    (net adr12
      (pins U5-18 U8-15 U9-4 U10-2 U15-6 J2-13 U1-5)
    )
    (net ~PCread
      (pins U20-6 U1-9 U2-9)
    )
    (net ~PCwrite
      (pins U1-18 U2-18 U21-12)
    )
    (net ~Clkbar
      (pins U5-1 U6-1 U14-11 U1-16 U2-16 U2-13 U4-7)
    )
    (net ~PCincr
      (pins U2-14 U21-7)
    )
    (net adr0
      (pins U6-22 U7-19 U9-12 U10-10 U16-2 J2-1 U2-1)
    )
    (net adr7
      (pins U6-15 U7-12 U9-5 U10-3 U16-9 J2-8 U2-8)
    )
    (net adr1
      (pins U6-21 U7-18 U9-11 U10-9 U16-3 J2-2 U2-2)
    )
    (net adr6
      (pins U6-16 U7-13 U9-6 U10-4 U16-8 J2-7 U2-7)
    )
    (net adr2
      (pins U6-20 U7-17 U9-10 U10-8 U16-4 J2-3 U2-3)
    )
    (net adr5
      (pins U6-17 U7-14 U9-7 U10-5 U16-7 J2-6 U2-6)
    )
    (net adr3
      (pins U6-19 U7-16 U9-9 U10-7 U16-5 J2-4 U2-4)
    )
    (net adr4
      (pins U6-18 U7-15 U9-8 U10-6 U16-6 J2-5 U2-5)
    )
    (net ~RAMena
      (pins U9-22 U4-9)
    )
    (net ~SPwrite
      (pins U5-13 U6-13 U21-10)
    )
    (net ~SPhiread
      (pins U5-2 U22-6)
    )
    (net d0
      (pins U5-3 U6-3 U7-2 U8-2 U9-13 U10-11 U11-2 U11-19 U12-2 U14-19 U15-18 U16-18
        U17-2 U23-41 J1-1 U24-1)
    )
    (net d1
      (pins U5-4 U6-4 U7-3 U8-3 U9-14 U10-12 U11-3 U11-18 U12-3 U14-18 U15-17 U16-17
        U17-3 U23-40 J1-2 U24-5)
    )
    (net d2
      (pins U5-5 U6-5 U7-4 U8-4 U9-15 U10-13 U11-4 U11-17 U12-4 U14-17 U15-16 U16-16
        U17-4 U23-39 J1-3 U24-3)
    )
    (net d3
      (pins U5-6 U6-6 U7-5 U8-5 U9-17 U10-15 U11-5 U11-16 U12-5 U14-16 U15-15 U16-15
        U17-5 U23-38 J1-4 U24-10)
    )
    (net d4
      (pins U5-7 U6-7 U7-6 U8-6 U9-18 U10-16 U11-6 U11-15 U12-6 U14-15 U15-14 U16-14
        U17-6 U23-37 J1-5 U24-2)
    )
    (net d5
      (pins U5-8 U6-8 U7-7 U8-7 U9-19 U10-17 U11-7 U11-14 U12-7 U14-14 U15-13 U16-13
        U17-7 U23-36 J1-6 U24-8)
    )
    (net d6
      (pins U5-9 U6-9 U7-8 U8-8 U9-20 U10-18 U11-8 U11-13 U12-8 U14-13 U15-12 U16-12
        U17-8 U23-35 J1-7 U24-9)
    )
    (net d7
      (pins U5-10 U6-10 U7-9 U8-9 U9-21 U10-19 U11-9 U11-12 U12-9 U14-12 U15-11 U16-11
        U17-9 U23-34 J1-8 U24-6)
    )
    (net StkOp0
      (pins U5-11 U6-11 U25-5 U21-2)
    )
    (net ~SPcarry
      (pins U5-23 U6-14)
    )
    (net ~SPloread
      (pins U6-2 U22-7)
    )
    (net StkOp1
      (pins U6-23 U25-4 U21-3)
    )
    (net ~ARwrite
      (pins U7-1 U8-1 U21-11)
    )
    (net ~MEMwrite
      (pins U9-24 U10-22 U19-15)
    )
    (net ~MEMread
      (pins U9-29 U22-11)
    )
    (net ~Awrite
      (pins U11-1 U19-11)
    )
    (net /Data/b0
      (pins U12-19 U23-10)
    )
    (net /Data/b1
      (pins U12-18 U23-9)
    )
    (net /Data/b2
      (pins U12-17 U23-8)
    )
    (net /Data/b3
      (pins U12-16 U23-7)
    )
    (net /Data/b4
      (pins U12-15 U23-6)
    )
    (net /Data/b5
      (pins U12-14 U23-5)
    )
    (net /Data/b6
      (pins U12-13 U23-4)
    )
    (net /Data/b7
      (pins U12-12 U23-3)
    )
    (net Cout
      (pins U13-2 U23-15)
    )
    (net Cin
      (pins U13-19 U23-32)
    )
    (net ~Owrite
      (pins U14-1 U19-10)
    )
    (net /Data/alu0
      (pins U14-2 U23-14)
    )
    (net /Data/alu1
      (pins U14-3 U23-16)
    )
    (net /Data/alu2
      (pins U14-4 U23-18)
    )
    (net /Data/alu3
      (pins U14-5 U23-20)
    )
    (net /Data/alu4
      (pins U14-6 U23-23)
    )
    (net /Data/alu5
      (pins U14-7 U23-25)
    )
    (net /Data/alu6
      (pins U14-8 U23-27)
    )
    (net /Data/alu7
      (pins U14-9 U23-29)
    )
    (net ~ADhiwrite
      (pins U15-19 U19-14)
    )
    (net ~ADlowrite
      (pins U16-19 U19-13)
    )
    (net /Control/ir0
      (pins U17-19 U20-11 U25-25)
    )
    (net /Control/ir1
      (pins U17-18 U20-10 U25-26)
    )
    (net /Control/ir2
      (pins U17-17 U20-9 U25-27)
    )
    (net /Control/ir3
      (pins U17-16 U25-28)
    )
    (net /Control/ir4
      (pins U17-15 U25-29)
    )
    (net /Control/ir5
      (pins U17-14 U25-31)
    )
    (net /Control/ir6
      (pins U17-13 U25-32)
    )
    (net /Control/ir7
      (pins U17-12 U25-33)
    )
    (net ~uSreset
      (pins U18-9 U25-3)
    )
    (net ~UARTwrite
      (pins U19-12 U24-12)
    )
    (net DbWr2
      (pins U19-3 U25-13)
    )
    (net DbWr1
      (pins U19-2 U25-14)
    )
    (net DbWr0
      (pins U19-1 U25-15)
    )
    (net NorZout
      (pins U20-1 U23-24)
    )
    (net NotZout
      (pins U20-2 U23-21)
    )
    (net Nout
      (pins U20-3 U23-19)
    )
    (net Zout
      (pins U20-4 U23-17)
    )
    (net ~Jmpena
      (pins U20-7 U22-3)
    )
    (net ~TXready
      (pins U20-12 U24-22)
    )
    (net ~RXready
      (pins U20-13 U24-23)
    )
    (net NNNZout
      (pins U20-14 U23-28)
    )
    (net ZNNout
      (pins U20-15 U23-26)
    )
    (net AbWr1
      (pins U25-10 U21-13)
    )
    (net AbWr0
      (pins U25-12 U21-14)
    )
    (net ~UARTread
      (pins U22-14 U24-18)
    )
    (net DbRd3
      (pins U22-20 U25-6)
    )
    (net DbRd2
      (pins U22-21 U25-7)
    )
    (net DbRd1
      (pins U22-22 U25-8)
    )
    (net DbRd0
      (pins U22-23 U25-9)
    )
    (net ALUop2
      (pins U23-1 U25-17)
    )
    (net ALUop1
      (pins U23-2 U25-18)
    )
    (net ALUop0
      (pins U23-33 U25-19)
    )
    (net ALUop3
      (pins U23-42 U25-16)
    )
    (net Hi
      (pins U5-24 U6-24 U7-20 U8-20 U9-30 U9-32 U10-27 U10-28 U11-20 U12-20 U13-20
        U14-20 U15-20 U16-20 U17-20 U18-16 U18-10 U18-7 U19-16 U19-6 U20-16 U22-24
        U23-22 U25-1 U25-39 U25-40 C25-1 U1-19 U1-20 U2-20 U2-19 U4-20 U26-14 U21-16
        C1-1 C2-1 C3-1 C4-1 C5-1 C6-1 C7-1 C8-1 C9-1 C10-1 C11-1 C12-1 C13-1 C14-1
        C15-1 C16-1 C17-1 C18-1 C19-1 C20-1 C21-1 C22-1 C23-1 C24-1 C26-1 IC1-3 U3-6
        U3-16 U24-15 U24-21)
    )
    (net seq0
      (pins U18-14 U25-21 J3-1)
    )
    (net seq1
      (pins U18-13 U25-22 J3-2)
    )
    (net seq2
      (pins U18-12 U25-23 J3-3)
    )
    (net seq3
      (pins U18-11 U25-24 J3-4)
    )
    (net ~Reset
      (pins U18-1 U1-12 U2-12 SW1-1 C27-1 IC1-2)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13 U2-11)
    )
    (net RAMena
      (pins U10-20 U4-11 U3-15)
    )
    (net "Net-(U22-Pad4)"
      (pins U22-4 U4-2)
    )
    (net IRread
      (pins U17-11 U4-3)
    )
    (net "Net-(U22-Pad5)"
      (pins U22-5 U4-4)
    )
    (net Carryread
      (pins U13-11 U4-5)
    )
    (net "Net-(U22-Pad8)"
      (pins U22-8 U4-6)
    )
    (net "Net-(U22-Pad9)"
      (pins U22-9 U4-8)
    )
    (net Bread
      (pins U12-11 U4-12)
    )
    (net Aread
      (pins U11-11 U4-14)
    )
    (net "Net-(U22-Pad13)"
      (pins U22-13 U4-15)
    )
    (net ARloread
      (pins U7-11 U4-16)
    )
    (net "Net-(U22-Pad10)"
      (pins U22-10 U4-17)
    )
    (net ARhiread
      (pins U8-11 U4-18)
    )
    (class kicad_default "" /Control/ir0 /Control/ir1 /Control/ir2 /Control/ir3
      /Control/ir4 /Control/ir5 /Control/ir6 /Control/ir7 /Data/alu0 /Data/alu1
      /Data/alu2 /Data/alu3 /Data/alu4 /Data/alu5 /Data/alu6 /Data/alu7 /Data/b0
      /Data/b1 /Data/b2 /Data/b3 /Data/b4 /Data/b5 /Data/b6 /Data/b7 ALUop0
      ALUop1 ALUop2 ALUop3 ARhiread ARloread AbWr0 AbWr1 Aread Bread Carryread
      Cin Clk Cout DbRd0 DbRd1 DbRd2 DbRd3 DbWr0 DbWr1 DbWr2 Hi IRread Lo
      NNNZout "Net-(U1-Pad13)" "Net-(U22-Pad10)" "Net-(U22-Pad13)" "Net-(U22-Pad4)"
      "Net-(U22-Pad5)" "Net-(U22-Pad8)" "Net-(U22-Pad9)" NorZout NotZout Nout
      RAMena StkOp0 StkOp1 ZNNout Zout adr0 adr1 adr10 adr11 adr12 adr13 adr14
      adr15 adr2 adr3 adr4 adr5 adr6 adr7 adr8 adr9 d0 d1 d2 d3 d4 d5 d6 d7
      seq0 seq1 seq2 seq3 ~ADhiwrite ~ADlowrite ~ARwrite ~Awrite ~Clkbar ~Jmpena
      ~MEMread ~MEMwrite ~Owrite ~PCincr ~PCread ~PCwrite ~RAMena ~RXready
      ~Reset ~SPcarry ~SPhiread ~SPloread ~SPwrite ~TXready ~UARTread ~UARTwrite
      ~uSreset
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
