

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Sandy Bridge Raminit &mdash; coreboot 4.7 documentation</title>
  

  
  
  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="coreboot 4.7 documentation" href="../../index.html"/>
        <link rel="next" title="Inoffical Documentation of Intel MCHBAR register space." href="SandyBridge_registers.html"/>
        <link rel="prev" title="libgfxinit - Native Graphics Initialization" href="../../gfx/libgfxinit.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> coreboot
          

          
          </a>

          
            
            
              <div class="version">
                4.7
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../Lesson2.html">Lesson 2: Submitting a patch to coreboot.org</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../gerrit_guidelines.html">Gerrit Etiquette and Guidelines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../build_system.html">coreboot's build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Kconfig.html">Kconfig in coreboot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submodules.html">Use of git submodules in coreboot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../timestamp.html">Timestamps</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../technotes/2017-02-dealing-with-untrusted-input-in-smm.html">Dealing with Untrusted Input in SMM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../abi-data-consumption.html">ABI data consumption</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../acpi/gpio.html">GPIO toggling in ACPI AML</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../gfx/libgfxinit.html">Native Graphics Initialization with libgfxinit</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Sandy Bridge Raminit</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#definitions">Definitions</a></li>
<li class="toctree-l2"><a class="reference internal" href="#inoffical-register-documentation">(Inoffical) register documentation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="SandyBridge_registers.html">Sandy Bride - Register documentation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#frequency-selection">Frequency selection</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Sandybridge_freq.html">Sandy Bride - Frequency selection</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#read-training">Read training</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Sandybridge_read.html">Sandy Bride - Read training</a></li>
<li class="toctree-l3"><a class="reference internal" href="#smbios-type-17">SMBIOS type 17</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mrc-cache">MRC cache</a></li>
<li class="toctree-l3"><a class="reference internal" href="#error-handling">Error handling</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#lenovo-thinkpads">Lenovo Thinkpads</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#debugging">Debugging</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">coreboot</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>Sandy Bridge Raminit</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/Intel/NativeRaminit/Sandybridge.md.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="sandy-bridge-raminit">
<span id="sandy-bridge-raminit"></span><h1>Sandy Bridge Raminit<a class="headerlink" href="#sandy-bridge-raminit" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<span id="introduction"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This documentation is intended to document the closed source memory controller
hardware for Intel 2nd Gen (Sandy Bride) and 3rd Gen (Ivy Bridge) core-i CPUs.</p>
<p>The memory initialization code has to take care of lots of duties:</p>
<ol class="simple">
<li>Selection of operating frequency</li>
</ol>
<ul class="simple">
<li>Selection of common timings</li>
<li>Applying frequency specific compensation values</li>
<li>Read training of all populated channels</li>
<li>Write training of all populated channels</li>
<li>Adjusting delay networks of address and command signals</li>
<li>DQS training of all populated channels</li>
<li>Programming memory map</li>
<li>Report DRAM configuration</li>
<li>Error handling</li>
</ul>
</div>
<div class="section" id="definitions">
<span id="definitions"></span><h2>Definitions<a class="headerlink" href="#definitions" title="Permalink to this headline">¶</a></h2>
<p>| Symbol  | Description                                                       | Units      | Valid region |
|———|——————————————————————-|————|————–|
| SCK     | DRAM system clock cycle time                                      | s          | -            |
| tCK     | DRAM system clock cycle time                                      | 1/256th ns | -            |
| DCK     | Data clock cycle time: The time between two SCK clock edges       | s          | -            |
| timA    | IO phase: The phase delay of the IO signals                       | 1/64th DCK | [0-512)      |
| SPD     | Manufacturer set memory timings located on an EEPROM on every DIMM| bytes      | -            |
| REFCK   | Reference clock, either 100 or 133                                | Mhz        | 100, 133     |
| MULT    | DRAM PLL multiplier                                               | -          | [3-12]       |
| XMP     | Extreme Memory Profiles                                           | -          | -            |</p>
</div>
<div class="section" id="inoffical-register-documentation">
<span id="inoffical-register-documentation"></span><h2>(Inoffical) register documentation<a class="headerlink" href="#inoffical-register-documentation" title="Permalink to this headline">¶</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="SandyBridge_registers.html">Sandy Bride - Register documentation</a></li>
</ul>
</div>
</div>
<div class="section" id="frequency-selection">
<span id="frequency-selection"></span><h2>Frequency selection<a class="headerlink" href="#frequency-selection" title="Permalink to this headline">¶</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="Sandybridge_freq.html">Sandy Bride - Frequency selection</a></li>
</ul>
</div>
</div>
<div class="section" id="read-training">
<span id="read-training"></span><h2>Read training<a class="headerlink" href="#read-training" title="Permalink to this headline">¶</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="Sandybridge_read.html">Sandy Bride - Read training</a></li>
</ul>
</div>
<div class="section" id="smbios-type-17">
<span id="smbios-type-17"></span><h3>SMBIOS type 17<a class="headerlink" href="#smbios-type-17" title="Permalink to this headline">¶</a></h3>
<p>The SMBIOS specification allows to report the memory configuration in use.
On GNU/Linux you can run <code class="docutils literal"><span class="pre">#</span> <span class="pre">dmidecode</span> <span class="pre">-t</span> <span class="pre">17</span></code> to view it.
Example output of dmidecode:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="n">Handle</span> <span class="mh">0x0045</span><span class="p">,</span> <span class="n">DMI</span> <span class="nb">type</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">34</span> <span class="nb">bytes</span>
    <span class="n">Memory</span> <span class="n">Device</span>
    <span class="n">Array</span> <span class="n">Handle</span><span class="p">:</span> <span class="mh">0x0042</span>
    <span class="n">Error</span> <span class="n">Information</span> <span class="n">Handle</span><span class="p">:</span> <span class="n">Not</span> <span class="n">Provided</span>
    <span class="n">Total</span> <span class="n">Width</span><span class="p">:</span> <span class="mi">64</span> <span class="n">bits</span>
    <span class="n">Data</span> <span class="n">Width</span><span class="p">:</span> <span class="mi">64</span> <span class="n">bits</span>
    <span class="n">Size</span><span class="p">:</span> <span class="mi">8192</span> <span class="n">MB</span>
    <span class="n">Form</span> <span class="n">Factor</span><span class="p">:</span> <span class="n">DIMM</span>
    <span class="n">Set</span><span class="p">:</span> <span class="kc">None</span>
    <span class="n">Locator</span><span class="p">:</span> <span class="n">ChannelB</span><span class="o">-</span><span class="n">DIMM0</span>
    <span class="n">Bank</span> <span class="n">Locator</span><span class="p">:</span> <span class="n">BANK</span> <span class="mi">2</span>
    <span class="n">Type</span><span class="p">:</span> <span class="n">DDR3</span>
    <span class="n">Type</span> <span class="n">Detail</span><span class="p">:</span> <span class="n">Synchronous</span>
    <span class="n">Speed</span><span class="p">:</span> <span class="mi">933</span> <span class="n">MHz</span>
    <span class="n">Manufacturer</span><span class="p">:</span> <span class="mi">0420</span>
    <span class="n">Serial</span> <span class="n">Number</span><span class="p">:</span> <span class="mi">00000000</span>
    <span class="n">Asset</span> <span class="n">Tag</span><span class="p">:</span> <span class="mi">9876543210</span>
    <span class="n">Part</span> <span class="n">Number</span><span class="p">:</span> <span class="n">F3</span><span class="o">-</span><span class="mi">1866</span><span class="n">C9</span><span class="o">-</span><span class="mi">8</span><span class="n">GSR</span>
    <span class="n">Rank</span><span class="p">:</span> <span class="mi">2</span>
    <span class="n">Configured</span> <span class="n">Clock</span> <span class="n">Speed</span><span class="p">:</span> <span class="mi">933</span> <span class="n">MHz</span>
</pre></div>
</div>
<p>The memory frequency printed by dmidecode is the active memory frequency. It’s
<strong>not</strong> the double datarate and it’s <strong>not</strong> the one encoded maximum frequency
in each DIMM’s SPD.</p>
<blockquote>
<div><strong>Note:</strong> This feature is available since coreboot 4.4</div></blockquote>
</div>
<div class="section" id="mrc-cache">
<span id="mrc-cache"></span><h3>MRC cache<a class="headerlink" href="#mrc-cache" title="Permalink to this headline">¶</a></h3>
<p>The name <em>MRC cache</em> might be missleading as in case of <em>Native ram init</em>
there’s no MRC, but for historical reasons it’s still named <em>MRC cache</em>.
The MRC cache is part of flash memory that is writeable by coreboot.
At the end of the boot process coreboot will write the RAM training results to
flash for future use, as RAM training is time intensive. Storing the results
allows to boot faster on normal boot and allows to support S3 resume,
as the RAM training results can’t be stored in RAM (you need to configure
the memory controller first to access RAM).</p>
<p>The MRC cache needs to be invalidated in case the memory configuration has
been changed. To detect a changed memory configuration the CRC16 of each DIMM
is stored to MRC cache.</p>
<blockquote>
<div><strong>Note:</strong> This feature is available since coreboot 4.4</div></blockquote>
</div>
<div class="section" id="error-handling">
<span id="error-handling"></span><h3>Error handling<a class="headerlink" href="#error-handling" title="Permalink to this headline">¶</a></h3>
<p>As of writing the only supported error handling is to disable the failing
channel and restart the memory training sequence. It’s very likely to succeed,
as memory channels operate independent of each other.
In case no DIMM could be initilized coreboot will halt. The screen will stay
black until you power of your device. On some platforms there’s additional
feedback to indicate such an event.</p>
<p>If you find <code class="docutils literal"><span class="pre">dmidecode</span> <span class="pre">-t</span> <span class="pre">17</span></code> to report only half of the memory installed,
it’s likely that a fatal memory init failure had happened.
It is assumed, that a working board with less physical memory, is much better,
than a board that doesn’t boot at all.</p>
<blockquote>
<div><strong>Note:</strong> This feature is available since coreboot 4.5</div></blockquote>
<p>Try to swap memory modules and or try to use a different vendor. If nothing
helps you could have a look at capter [Debuggin] or report a ticket
at [ticket.coreboot.org]. Please provide a full RAM init log,
that has been captured using EHCI debug.</p>
<p>To enable extensive RAM training logging enable the Kconfig option
<code class="docutils literal"><span class="pre">DEBUG_RAM_SETUP</span></code></p>
<div class="section" id="lenovo-thinkpads">
<span id="lenovo-thinkpads"></span><h4>Lenovo Thinkpads<a class="headerlink" href="#lenovo-thinkpads" title="Permalink to this headline">¶</a></h4>
<p>Lenovo Thinkpads do have an additional feature to indicate that RAM init has
failed and coreboot has died (it calls die() on fatal error, thus the name).
The Kconfig options
<code class="docutils literal"><span class="pre">H8_BEEP_ON_DEATH</span></code>
<code class="docutils literal"><span class="pre">H8_FLASH_LEDS_ON_DEATH</span></code>
enable blinking LEDs and enable a beep to indicate death.</p>
<blockquote>
<div><strong>Note:</strong> This feature is available since coreboot 4.7</div></blockquote>
</div>
</div>
</div>
<div class="section" id="debugging">
<span id="debugging"></span><h2>Debugging<a class="headerlink" href="#debugging" title="Permalink to this headline">¶</a></h2>
<p>It’s recommended to use an external debugger, such as serial or EHCI debug
dongle. In case of failing memory init the board might not boot at all,
preventing you from using CBMEM.</p>
</div>
</div>


           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="SandyBridge_registers.html" class="btn btn-neutral float-right" title="Inoffical Documentation of Intel MCHBAR register space." accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="../../gfx/libgfxinit.html" class="btn btn-neutral" title="libgfxinit - Native Graphics Initialization" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright the coreboot project.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'4.7',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>