
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30645_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30645_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _30645_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.68    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    1.95    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30649_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30649_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30649_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.17    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   34.14    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   45.22    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   29.20    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.19 ^ _16519_/A (BUF_X16)
    10   23.62    0.01    0.02    0.21 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.21 ^ _16520_/A (BUF_X8)
    10   22.39    0.01    0.02    0.23 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.23 ^ _16566_/A (BUF_X4)
    19   31.66    0.02    0.04    0.27 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.02    0.00    0.27 ^ _18259_/A (BUF_X2)
    10   16.18    0.02    0.04    0.31 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.02    0.00    0.31 ^ _19222_/A (BUF_X2)
    10   19.20    0.02    0.04    0.35 ^ _19222_/Z (BUF_X2)
                                         _13291_ (net)
                  0.02    0.00    0.35 ^ _19226_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.41 v _19226_/Z (MUX2_X1)
                                         _13295_ (net)
                  0.01    0.00    0.41 v _19227_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.47 v _19227_/Z (MUX2_X1)
                                         _13296_ (net)
                  0.01    0.00    0.47 v _19229_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.52 v _19229_/Z (MUX2_X1)
                                         _13298_ (net)
                  0.01    0.00    0.52 v _19237_/A (MUX2_X1)
     1    5.61    0.01    0.07    0.59 v _19237_/Z (MUX2_X1)
                                         _13306_ (net)
                  0.01    0.00    0.59 v _19238_/B1 (AOI21_X4)
     8   11.51    0.03    0.03    0.62 ^ _19238_/ZN (AOI21_X4)
                                         _13307_ (net)
                  0.03    0.00    0.62 ^ _20477_/B (MUX2_X1)
     8   13.33    0.03    0.07    0.70 ^ _20477_/Z (MUX2_X1)
                                         _03840_ (net)
                  0.03    0.00    0.70 ^ _20996_/A (BUF_X2)
    10   15.99    0.02    0.04    0.74 ^ _20996_/Z (BUF_X2)
                                         _04141_ (net)
                  0.02    0.00    0.74 ^ _21056_/A1 (NAND2_X1)
     1    3.40    0.01    0.02    0.76 v _21056_/ZN (NAND2_X1)
                                         _14731_ (net)
                  0.01    0.00    0.76 v _30130_/B (FA_X1)
     1    2.76    0.01    0.12    0.88 ^ _30130_/S (FA_X1)
                                         _14734_ (net)
                  0.01    0.00    0.88 ^ _30132_/CI (FA_X1)
     1    3.40    0.02    0.09    0.98 v _30132_/S (FA_X1)
                                         _14742_ (net)
                  0.02    0.00    0.98 v _30133_/B (FA_X1)
     1    1.70    0.01    0.12    1.10 ^ _30133_/S (FA_X1)
                                         _14745_ (net)
                  0.01    0.00    1.10 ^ _21480_/A (INV_X1)
     1    3.40    0.01    0.01    1.11 v _21480_/ZN (INV_X1)
                                         _14747_ (net)
                  0.01    0.00    1.11 v _30134_/B (FA_X1)
     1    2.76    0.01    0.12    1.23 ^ _30134_/S (FA_X1)
                                         _14750_ (net)
                  0.01    0.00    1.23 ^ _30138_/CI (FA_X1)
     1    1.55    0.01    0.09    1.32 v _30138_/S (FA_X1)
                                         _14766_ (net)
                  0.01    0.00    1.32 v _21160_/A (INV_X1)
     1    3.75    0.01    0.02    1.34 ^ _21160_/ZN (INV_X1)
                                         _14767_ (net)
                  0.01    0.00    1.34 ^ _30139_/A (FA_X1)
     1    1.55    0.01    0.08    1.42 v _30139_/S (FA_X1)
                                         _14770_ (net)
                  0.01    0.00    1.42 v _21482_/A (INV_X1)
     1    3.45    0.01    0.02    1.44 ^ _21482_/ZN (INV_X1)
                                         _16099_ (net)
                  0.01    0.00    1.44 ^ _30523_/B (HA_X1)
     4    6.43    0.04    0.07    1.51 ^ _30523_/S (HA_X1)
                                         _16102_ (net)
                  0.04    0.00    1.51 ^ _23473_/A2 (AND3_X1)
     2    3.30    0.01    0.06    1.57 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.57 ^ _23533_/A3 (NAND3_X1)
     2    2.40    0.01    0.02    1.59 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.59 v _23589_/A1 (AND3_X1)
     2    3.03    0.01    0.04    1.63 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.63 v _23633_/A2 (NOR3_X1)
     2    3.27    0.04    0.06    1.69 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.69 ^ _23682_/A2 (NOR2_X1)
     1    2.95    0.01    0.02    1.70 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.70 v _23683_/B2 (AOI21_X2)
     5    8.29    0.03    0.04    1.75 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.03    0.00    1.75 ^ _23908_/A3 (AND4_X1)
     2    3.38    0.02    0.07    1.82 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    1.82 ^ _23966_/A1 (NOR2_X1)
     1    2.99    0.01    0.01    1.83 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    1.83 v _23969_/B2 (AOI221_X2)
     2    4.22    0.04    0.08    1.91 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.04    0.00    1.91 ^ _23970_/B (XNOR2_X1)
     1    0.90    0.01    0.02    1.93 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.01    0.00    1.93 v _23971_/B (MUX2_X1)
     2    4.45    0.01    0.07    2.00 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.01    0.00    2.00 v _23972_/B2 (AOI221_X2)
     1    3.39    0.04    0.08    2.08 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.04    0.00    2.08 ^ _23981_/A1 (NOR4_X2)
     4    6.33    0.01    0.02    2.10 v _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.01    0.00    2.10 v _24666_/A (BUF_X2)
    10   15.58    0.01    0.04    2.13 v _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.01    0.00    2.13 v _24830_/B2 (OAI21_X1)
     1    1.13    0.02    0.03    2.16 ^ _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.02    0.00    2.16 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30649_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30649_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30649_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.17    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   34.14    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   45.22    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   29.20    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.19 ^ _16519_/A (BUF_X16)
    10   23.62    0.01    0.02    0.21 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.21 ^ _16520_/A (BUF_X8)
    10   22.39    0.01    0.02    0.23 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.23 ^ _16566_/A (BUF_X4)
    19   31.66    0.02    0.04    0.27 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.02    0.00    0.27 ^ _18259_/A (BUF_X2)
    10   16.18    0.02    0.04    0.31 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.02    0.00    0.31 ^ _19222_/A (BUF_X2)
    10   19.20    0.02    0.04    0.35 ^ _19222_/Z (BUF_X2)
                                         _13291_ (net)
                  0.02    0.00    0.35 ^ _19226_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.41 v _19226_/Z (MUX2_X1)
                                         _13295_ (net)
                  0.01    0.00    0.41 v _19227_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.47 v _19227_/Z (MUX2_X1)
                                         _13296_ (net)
                  0.01    0.00    0.47 v _19229_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.52 v _19229_/Z (MUX2_X1)
                                         _13298_ (net)
                  0.01    0.00    0.52 v _19237_/A (MUX2_X1)
     1    5.61    0.01    0.07    0.59 v _19237_/Z (MUX2_X1)
                                         _13306_ (net)
                  0.01    0.00    0.59 v _19238_/B1 (AOI21_X4)
     8   11.51    0.03    0.03    0.62 ^ _19238_/ZN (AOI21_X4)
                                         _13307_ (net)
                  0.03    0.00    0.62 ^ _20477_/B (MUX2_X1)
     8   13.33    0.03    0.07    0.70 ^ _20477_/Z (MUX2_X1)
                                         _03840_ (net)
                  0.03    0.00    0.70 ^ _20996_/A (BUF_X2)
    10   15.99    0.02    0.04    0.74 ^ _20996_/Z (BUF_X2)
                                         _04141_ (net)
                  0.02    0.00    0.74 ^ _21056_/A1 (NAND2_X1)
     1    3.40    0.01    0.02    0.76 v _21056_/ZN (NAND2_X1)
                                         _14731_ (net)
                  0.01    0.00    0.76 v _30130_/B (FA_X1)
     1    2.76    0.01    0.12    0.88 ^ _30130_/S (FA_X1)
                                         _14734_ (net)
                  0.01    0.00    0.88 ^ _30132_/CI (FA_X1)
     1    3.40    0.02    0.09    0.98 v _30132_/S (FA_X1)
                                         _14742_ (net)
                  0.02    0.00    0.98 v _30133_/B (FA_X1)
     1    1.70    0.01    0.12    1.10 ^ _30133_/S (FA_X1)
                                         _14745_ (net)
                  0.01    0.00    1.10 ^ _21480_/A (INV_X1)
     1    3.40    0.01    0.01    1.11 v _21480_/ZN (INV_X1)
                                         _14747_ (net)
                  0.01    0.00    1.11 v _30134_/B (FA_X1)
     1    2.76    0.01    0.12    1.23 ^ _30134_/S (FA_X1)
                                         _14750_ (net)
                  0.01    0.00    1.23 ^ _30138_/CI (FA_X1)
     1    1.55    0.01    0.09    1.32 v _30138_/S (FA_X1)
                                         _14766_ (net)
                  0.01    0.00    1.32 v _21160_/A (INV_X1)
     1    3.75    0.01    0.02    1.34 ^ _21160_/ZN (INV_X1)
                                         _14767_ (net)
                  0.01    0.00    1.34 ^ _30139_/A (FA_X1)
     1    1.55    0.01    0.08    1.42 v _30139_/S (FA_X1)
                                         _14770_ (net)
                  0.01    0.00    1.42 v _21482_/A (INV_X1)
     1    3.45    0.01    0.02    1.44 ^ _21482_/ZN (INV_X1)
                                         _16099_ (net)
                  0.01    0.00    1.44 ^ _30523_/B (HA_X1)
     4    6.43    0.04    0.07    1.51 ^ _30523_/S (HA_X1)
                                         _16102_ (net)
                  0.04    0.00    1.51 ^ _23473_/A2 (AND3_X1)
     2    3.30    0.01    0.06    1.57 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.57 ^ _23533_/A3 (NAND3_X1)
     2    2.40    0.01    0.02    1.59 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.59 v _23589_/A1 (AND3_X1)
     2    3.03    0.01    0.04    1.63 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.63 v _23633_/A2 (NOR3_X1)
     2    3.27    0.04    0.06    1.69 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.69 ^ _23682_/A2 (NOR2_X1)
     1    2.95    0.01    0.02    1.70 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.70 v _23683_/B2 (AOI21_X2)
     5    8.29    0.03    0.04    1.75 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.03    0.00    1.75 ^ _23908_/A3 (AND4_X1)
     2    3.38    0.02    0.07    1.82 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    1.82 ^ _23966_/A1 (NOR2_X1)
     1    2.99    0.01    0.01    1.83 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    1.83 v _23969_/B2 (AOI221_X2)
     2    4.22    0.04    0.08    1.91 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.04    0.00    1.91 ^ _23970_/B (XNOR2_X1)
     1    0.90    0.01    0.02    1.93 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.01    0.00    1.93 v _23971_/B (MUX2_X1)
     2    4.45    0.01    0.07    2.00 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.01    0.00    2.00 v _23972_/B2 (AOI221_X2)
     1    3.39    0.04    0.08    2.08 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.04    0.00    2.08 ^ _23981_/A1 (NOR4_X2)
     4    6.33    0.01    0.02    2.10 v _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.01    0.00    2.10 v _24666_/A (BUF_X2)
    10   15.58    0.01    0.04    2.13 v _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.01    0.00    2.13 v _24830_/B2 (OAI21_X1)
     1    1.13    0.02    0.03    2.16 ^ _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.02    0.00    2.16 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.14e-03   1.56e-04   1.23e-02  18.5%
Combinational          2.93e-02   2.38e-02   4.29e-04   5.35e-02  80.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.02e-02   2.53e-02   5.85e-04   6.62e-02 100.0%
                          60.8%      38.3%       0.9%
