INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'spi_adc_rom' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'spi_adc_rom'...
WARNING:sim - A core named 'spi_adc_rom' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'spi_adc_rom'...
Delivering associated files for 'spi_adc_rom'...
Delivering EJava files for 'spi_adc_rom'...
Generating implementation netlist for 'spi_adc_rom'...
INFO:sim - Pre-processing HDL files for 'spi_adc_rom'...
Running synthesis for 'spi_adc_rom'
Running ngcbuild...
Writing VHO instantiation template for 'spi_adc_rom'...
Writing VHDL instantiation wrapper for 'spi_adc_rom'...
Writing VHDL behavioral simulation model for 'spi_adc_rom'...
WARNING:sim - Overwriting existing file
   /home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_r
   om/doc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'spi_adc_rom'...
Generating metadata file...
Regenerating ISE project file for 'spi_adc_rom'...
Generating ISE project...
XCO file found: spi_adc_rom.xco
XMDF file found: spi_adc_rom_xmdf.tcl
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom.
asy -view all -origin_type imported
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom.
ngc -view all -origin_type created
Checking file
"/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom
.ngc" for project device match ...
File
"/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom
.ngc" device information matches project device.
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom.
sym -view all -origin_type imported
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_
   rom.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom.
vho -view all -origin_type imported
Adding
/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_rom_
synth.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_
   rom_synth.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'spi_adc_rom' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_
   rom.vhd" line 43 (active)
WARNING:ProjectMgmt -   
   "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tmp/_cg/spi_adc_
   rom_synth.vhd" line 45 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/spi_adc_rom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'spi_adc_rom'.
