# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# File: C:\Users\Aluno\Documents\Igor Macedo\Sistemas Digitais\ufrn-sistemasdigitais\unidade3\pin_latchTest.csv
# Generated on: Mon Jun 19 10:36:31 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
Clear,Input,PIN_P25,6,B6_N0,PIN_P25,,,,
D,Input,PIN_N26,5,B5_N1,PIN_N26,,,,
enable,Input,PIN_N25,5,B5_N1,PIN_N25,,,,
OUt,Output,PIN_AE23,7,B7_N0,PIN_AE23,,,,
PRN,Input,PIN_AE14,7,B7_N1,PIN_C13,,,,
