============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 13 2024  02:45:06 pm
  Module:                 mkriscv
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Leakage     Dynamic       Total    
Instance Cells Power(nW)   Power(nW)    Power(nW)  
---------------------------------------------------
mkriscv  19735 14891.502 60764422.915 60779314.417 
  stage1  6464  4688.699 15137802.721 15142491.420 

