save-temps=1

[connectivity]
nk=mmult:2:copy1_mmult_1.copy2_mmult_1

sp=copy1_mmult_1.m_axi_gmem3:DDR[1]
sp=copy2_mmult_1.m_axi_gmem3:DDR[1]

nk=read_AX_fromDDR_bank:6:copy1_read_AX_fromDDR_bank_1.copy1_read_AX_fromDDR_bank_2.copy1_read_AX_fromDDR_bank_3.copy2_read_AX_fromDDR_bank_1.copy2_read_AX_fromDDR_bank_2.copy2_read_AX_fromDDR_bank_3
sp=copy1_read_AX_fromDDR_bank_1.m_axi_gmem0:HBM[0:3].0
sp=copy1_read_AX_fromDDR_bank_2.m_axi_gmem0:HBM[4:7].4
sp=copy1_read_AX_fromDDR_bank_3.m_axi_gmem0:HBM[8:11].8

sp=copy2_read_AX_fromDDR_bank_1.m_axi_gmem0:HBM[16:19].16
sp=copy2_read_AX_fromDDR_bank_2.m_axi_gmem0:HBM[20:23].20
sp=copy2_read_AX_fromDDR_bank_3.m_axi_gmem0:HBM[24:27].24


nk=store_output_matrix:6:copy1_store_output_matrix_1.copy1_store_output_matrix_2.copy1_store_output_matrix_3.copy2_store_output_matrix_1.copy2_store_output_matrix_2.copy2_store_output_matrix_3
sp=copy1_store_output_matrix_1.m_axi_gmem0:HBM[0:3].1
sp=copy1_store_output_matrix_2.m_axi_gmem0:HBM[4:7].5
sp=copy1_store_output_matrix_3.m_axi_gmem0:HBM[8:11].9

sp=copy2_store_output_matrix_1.m_axi_gmem0:HBM[16:19].17
sp=copy2_store_output_matrix_2.m_axi_gmem0:HBM[20:23].21
sp=copy2_store_output_matrix_3.m_axi_gmem0:HBM[24:27].25

slr=copy1_mmult_1:SLR1
slr=copy2_mmult_1:SLR1
slr=copy1_read_AX_fromDDR_bank_1:SLR0
slr=copy1_read_AX_fromDDR_bank_2:SLR0
slr=copy1_read_AX_fromDDR_bank_3:SLR0
slr=copy1_store_output_matrix_1:SLR0
slr=copy1_store_output_matrix_2:SLR0
slr=copy1_store_output_matrix_3:SLR0
slr=copy2_read_AX_fromDDR_bank_1:SLR0
slr=copy2_read_AX_fromDDR_bank_2:SLR0
slr=copy2_read_AX_fromDDR_bank_3:SLR0
slr=copy2_store_output_matrix_1:SLR0
slr=copy2_store_output_matrix_2:SLR0
slr=copy2_store_output_matrix_3:SLR0


nk=feagg_top:2:copy1_feagg_top_1.copy2_feagg_top_1
sp=copy1_feagg_top_1.m_axi_gmem0:HBM[0:3].2
sp=copy1_feagg_top_1.m_axi_gmem1:HBM[4:7].6
sp=copy1_feagg_top_1.m_axi_gmem2:HBM[8:11].10
sp=copy2_feagg_top_1.m_axi_gmem0:HBM[16:19].18
sp=copy2_feagg_top_1.m_axi_gmem1:HBM[20:23].22
sp=copy2_feagg_top_1.m_axi_gmem2:HBM[24:27].26

sp=copy1_feagg_top_1.m_axi_gmem3:HBM[12]
sp=copy2_feagg_top_1.m_axi_gmem3:HBM[13]

sp=copy1_feagg_top_1.m_axi_gmem4:HBM[0:3].3
sp=copy1_feagg_top_1.m_axi_gmem5:HBM[4:7].7
sp=copy1_feagg_top_1.m_axi_gmem6:HBM[8:11].11
sp=copy2_feagg_top_1.m_axi_gmem4:HBM[16:19].19
sp=copy2_feagg_top_1.m_axi_gmem5:HBM[20:23].23
sp=copy2_feagg_top_1.m_axi_gmem6:HBM[24:27].27

slr=copy1_feagg_top_1:SLR0
slr=copy2_feagg_top_1:SLR0

nk=mlp:2:copy1_mlp_1.copy2_mlp_1

sp=copy1_mlp_1.m_axi_gmem0:DDR[1]
sp=copy2_mlp_1.m_axi_gmem0:DDR[1]

slr=copy1_mlp_1:SLR2
slr=copy2_mlp_1:SLR2

sc=copy1_feagg_top_1.AX_Merge_Stream_bank1:copy1_mmult_1.AX_Merge_Stream_bank1:16
sc=copy1_feagg_top_1.AX_Merge_Stream_bank2:copy1_mmult_1.AX_Merge_Stream_bank2:16
sc=copy1_feagg_top_1.AX_Merge_Stream_bank3:copy1_mmult_1.AX_Merge_Stream_bank3:16
sc=copy2_feagg_top_1.AX_Merge_Stream_bank1:copy2_mmult_1.AX_Merge_Stream_bank1:16
sc=copy2_feagg_top_1.AX_Merge_Stream_bank2:copy2_mmult_1.AX_Merge_Stream_bank2:16
sc=copy2_feagg_top_1.AX_Merge_Stream_bank3:copy2_mmult_1.AX_Merge_Stream_bank3:16

sc=copy1_read_AX_fromDDR_bank_1.AX_DDR:copy1_mmult_1.AX_DDR_stream1:16
sc=copy1_read_AX_fromDDR_bank_2.AX_DDR:copy1_mmult_1.AX_DDR_stream2:16
sc=copy1_read_AX_fromDDR_bank_3.AX_DDR:copy1_mmult_1.AX_DDR_stream3:16
sc=copy2_read_AX_fromDDR_bank_1.AX_DDR:copy2_mmult_1.AX_DDR_stream1:16
sc=copy2_read_AX_fromDDR_bank_2.AX_DDR:copy2_mmult_1.AX_DDR_stream2:16
sc=copy2_read_AX_fromDDR_bank_3.AX_DDR:copy2_mmult_1.AX_DDR_stream3:16

sc=copy1_mmult_1.R_stream1:copy1_store_output_matrix_1.R_stream:16
sc=copy1_mmult_1.R_stream2:copy1_store_output_matrix_2.R_stream:16
sc=copy1_mmult_1.R_stream3:copy1_store_output_matrix_3.R_stream:16
sc=copy2_mmult_1.R_stream1:copy2_store_output_matrix_1.R_stream:16
sc=copy2_mmult_1.R_stream2:copy2_store_output_matrix_2.R_stream:16
sc=copy2_mmult_1.R_stream3:copy2_store_output_matrix_3.R_stream:16

sc=copy1_mmult_1.To_mlp1:copy1_mlp_1.C_stream1:16
sc=copy1_mmult_1.To_mlp2:copy1_mlp_1.C_stream2:16
sc=copy1_mmult_1.To_mlp3:copy1_mlp_1.C_stream3:16
sc=copy2_mmult_1.To_mlp1:copy2_mlp_1.C_stream1:16
sc=copy2_mmult_1.To_mlp2:copy2_mlp_1.C_stream2:16
sc=copy2_mmult_1.To_mlp3:copy2_mlp_1.C_stream3:16



[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-retiming}
impl.strategies=Area_Explore
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.strategy=Performance_EarlyBlockPlacement
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true


# [advanced]
# param=compiler.multiStrategiesWaitOnAllRuns=1
