// Seed: 1283213256
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  string id_3 = id_3;
  generate
    always @(1) begin : LABEL_0
      @(negedge 1'b0 == id_1) #1;
      id_3 = "";
      disable id_4;
      id_4 = 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
