Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jan  4 19:51:15 2021
| Host         : Zeng-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   381 |
| Unused register locations in slices containing registers |   822 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2083 |          540 |
| No           | No                    | Yes                    |             139 |           44 |
| No           | Yes                   | No                     |            1276 |          429 |
| Yes          | No                    | No                     |            2130 |          491 |
| Yes          | No                    | Yes                    |             338 |           66 |
| Yes          | Yes                   | No                     |            1756 |          460 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                              Clock Signal                                             |                                                                                                               Enable Signal                                                                                                              |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                  |                                                                                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1][0]                                                                            |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_240M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.gen_clr_counter.sclr_count[3]_i_1__0_n_0                         | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/comb/addsub__0                                                                                | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[4]_i_1_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/rst_ps7_0_240M/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | design_1_i/rst_ps7_0_240M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                        | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[5]_i_1_n_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[6]                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0]                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                 |                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                           |                7 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                    | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/enable_reg_0                                                                                  | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[13]                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[13]                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                 |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]      |                                                                                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]_0                                                                                                                                                             |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/clk_div50_0/PDM_clk |                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                        |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out         |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_0_out                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out |                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/E[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                               |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                              |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                              |                                                                                                                                                                                                                                                           |                6 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               10 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/clk_div50_0/cnt_reg[0]_0                                                                                                                                                 |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                  |               13 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                |                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                    |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                               |                                                                                                                                                                                                                                                           |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                          |                                                                                                                                                                                                                                                           |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                      |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                              | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/clk_div50_0/cnt_reg[0]_0                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                                                                           |               17 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                       |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                 |                                                                                                                                                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                           |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                           |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               11 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               11 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                          |                                                                                                                                                                                                                                                           |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |               18 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |               25 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                                                                           |               21 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               30 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/reset                                                                                                                                      |               22 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/reset                                                                                                                                      |               21 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/reset                                                                                                                                      |               25 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/reset                                                                                                                                      |               19 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/reset                                                                                                                                      |               26 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/reset                                                                                                                                      |               29 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/reset                                                                                                                                      |               16 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/reset                                                                                                                                      |               22 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               28 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                  |                                                                                                                                                                                                                                                           |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/data8_reg[0]                                      | design_1_i/PDM_decoder_0/inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/clk_div50_0/cnt_reg[0]_0                                                                                                                                                 |               49 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                       |                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |              548 |           2293 |
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                    10 |
| 3      |                    10 |
| 4      |                    59 |
| 5      |                    19 |
| 6      |                    20 |
| 7      |                    12 |
| 8      |                    10 |
| 9      |                     1 |
| 10     |                     2 |
| 12     |                     2 |
| 13     |                    17 |
| 14     |                     5 |
| 15     |                     1 |
| 16+    |                   203 |
+--------+-----------------------+


