
ubuntu-preinstalled/sg_sat_phy_event:     file format elf32-littlearm


Disassembly of section .init:

00000890 <.init>:
 890:	push	{r3, lr}
 894:	bl	132c <__snprintf_chk@plt+0x944>
 898:	pop	{r3, pc}

Disassembly of section .plt:

0000089c <sg_set_binary_mode@plt-0x14>:
 89c:	push	{lr}		; (str lr, [sp, #-4]!)
 8a0:	ldr	lr, [pc, #4]	; 8ac <sg_set_binary_mode@plt-0x4>
 8a4:	add	lr, pc, lr
 8a8:	ldr	pc, [lr, #8]!
 8ac:			; <UNDEFINED> instruction: 0x000126b4

000008b0 <sg_set_binary_mode@plt>:
 8b0:	add	ip, pc, #0, 12
 8b4:	add	ip, ip, #73728	; 0x12000
 8b8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008bc <__cxa_finalize@plt>:
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #73728	; 0x12000
 8c4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008c8 <sg_ll_ata_pt@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #73728	; 0x12000
 8d0:	ldr	pc, [ip, #1700]!	; 0x6a4

000008d4 <__stack_chk_fail@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #73728	; 0x12000
 8dc:	ldr	pc, [ip, #1692]!	; 0x69c

000008e0 <pr2serr@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #73728	; 0x12000
 8e8:	ldr	pc, [ip, #1684]!	; 0x694

000008ec <dWordHex@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #73728	; 0x12000
 8f4:	ldr	pc, [ip, #1676]!	; 0x68c

000008f8 <sg_print_sense@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #73728	; 0x12000
 900:	ldr	pc, [ip, #1668]!	; 0x684

00000904 <perror@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #73728	; 0x12000
 90c:	ldr	pc, [ip, #1660]!	; 0x67c

00000910 <hex2stdout@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #73728	; 0x12000
 918:	ldr	pc, [ip, #1652]!	; 0x674

0000091c <open64@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #73728	; 0x12000
 924:	ldr	pc, [ip, #1644]!	; 0x66c

00000928 <puts@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #73728	; 0x12000
 930:	ldr	pc, [ip, #1636]!	; 0x664

00000934 <__libc_start_main@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #73728	; 0x12000
 93c:	ldr	pc, [ip, #1628]!	; 0x65c

00000940 <__gmon_start__@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #73728	; 0x12000
 948:	ldr	pc, [ip, #1620]!	; 0x654

0000094c <getopt_long@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #73728	; 0x12000
 954:	ldr	pc, [ip, #1612]!	; 0x64c

00000958 <exit@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #73728	; 0x12000
 960:	ldr	pc, [ip, #1604]!	; 0x644

00000964 <sg_scsi_normalize_sense@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #73728	; 0x12000
 96c:	ldr	pc, [ip, #1596]!	; 0x63c

00000970 <__errno_location@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1588]!	; 0x634

0000097c <memset@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1580]!	; 0x62c

00000988 <putchar@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1572]!	; 0x624

00000994 <__printf_chk@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1564]!	; 0x61c

000009a0 <sg_convert_errno@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1556]!	; 0x614

000009ac <safe_strerror@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1548]!	; 0x60c

000009b8 <sg_is_big_endian@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1540]!	; 0x604

000009c4 <sg_get_num@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1532]!	; 0x5fc

000009d0 <abort@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1524]!	; 0x5f4

000009dc <close@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1516]!	; 0x5ec

000009e8 <__snprintf_chk@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1508]!	; 0x5e4

Disassembly of section .text:

000009f4 <.text>:
     9f4:	svcmi	0x00f0e92d
     9f8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
     9fc:			; <UNDEFINED> instruction: 0xf44f8b02
     a00:			; <UNDEFINED> instruction: 0xf8df7200
     a04:	strmi	r4, [pc], -r8, lsl #16
     a08:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
     a0c:	cfstr64vc	mvdx15, [r5, #-692]!	; 0xfffffd4c
     a10:	vldrge	d10, [r6, #-396]	; 0xfffffe74
     a14:			; <UNDEFINED> instruction: 0x46189313
     a18:	ubfxcc	pc, pc, #17, #21
     a1c:	strcs	r5, [r0], #-2275	; 0xfffff71d
     a20:	strtmi	r4, [r1], r0, lsr #13
     a24:	mvnls	r6, #1769472	; 0x1b0000
     a28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     a2c:	svc	0x00a6f7ff
     a30:	ubfxcc	pc, pc, #17, #1
     a34:			; <UNDEFINED> instruction: 0xf8df46a2
     a38:	ldrbtmi	r2, [fp], #-2016	; 0xfffff820
     a3c:			; <UNDEFINED> instruction: 0xf103940b
     a40:	tstcs	r0, #160, 22	; 0x28000
     a44:	ldrbtmi	r9, [sl], #-782	; 0xfffffcf2
     a48:			; <UNDEFINED> instruction: 0x37d0f8df
     a4c:	strmi	lr, [pc], #-2509	; a54 <__snprintf_chk@plt+0x6c>
     a50:	ldrls	r4, [r2], #-1147	; 0xfffffb85
     a54:	ldrls	r9, [r1], #-1036	; 0xfffffbf4
     a58:	ldrbmi	r9, [fp], -sp, lsl #6
     a5c:	ldrtmi	r9, [r9], -r0, lsl #10
     a60:			; <UNDEFINED> instruction: 0xf8c54630
     a64:	andls	sl, sl, #0
     a68:	svc	0x0070f7ff
     a6c:	rsbsle	r1, r9, r3, asr #24
     a70:	ldfeqd	f7, [pc], #-640	; 7f8 <sg_set_binary_mode@plt-0xb8>
     a74:			; <UNDEFINED> instruction: 0xf1bc9a0a
     a78:	ldmdale	r4, {r0, r1, r2, r4, r5, r8, r9, sl, fp}^
     a7c:			; <UNDEFINED> instruction: 0xf00ce8df
     a80:	cmppl	r3, #738197505	; 0x2c000001
     a84:	cmppl	r3, #1275068417	; 0x4c000001
     a88:	cmppl	r3, #21757952	; 0x14c0000
     a8c:	cmppl	r3, #1275068417	; 0x4c000001
     a90:	ldrbmi	r5, [r3], #-851	; 0xfffffcad
     a94:	cmpmi	r3, r3, asr r3
     a98:	cmppl	r3, #1275068417	; 0x4c000001
     a9c:	cmppl	r3, #1275068417	; 0x4c000001
     aa0:	cmppl	r3, #1275068417	; 0x4c000001
     aa4:	tstpl	pc, #-134217728	; 0xf8000000
     aa8:	tstpl	ip, #84992	; 0x14c00
     aac:	cmppl	r3, #1359872	; 0x14c000
     ab0:			; <UNDEFINED> instruction: 0x26535353
     ab4:	subscs	r5, r3, #1275068417	; 0x4c000001
     ab8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     abc:			; <UNDEFINED> instruction: 0xf04fe7cd
     ac0:	strb	r0, [sl, r1, lsl #18]
     ac4:	strcc	r2, [r1], #-769	; 0xfffffcff
     ac8:	bfi	r9, r0, #6, #1
     acc:	movwls	r2, #49921	; 0xc301
     ad0:	andls	lr, sl, #51118080	; 0x30c0000
     ad4:			; <UNDEFINED> instruction: 0x3748f8df
     ad8:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
     adc:			; <UNDEFINED> instruction: 0xf7ff6818
     ae0:	bls	2bc8b0 <__snprintf_chk@plt+0x2bbec8>
     ae4:	movweq	pc, #49568	; 0xc1a0	; <UNPREDICTABLE>
     ae8:			; <UNDEFINED> instruction: 0xf033900e
     aec:	adcsle	r0, r4, r4, lsl #6
     af0:			; <UNDEFINED> instruction: 0x0730f8df
     af4:			; <UNDEFINED> instruction: 0xf7ff4478
     af8:	strd	lr, [r0], -r4	; <UNPREDICTABLE>
     afc:	tstls	r1, #67108864	; 0x4000000
     b00:	movwcs	lr, #6059	; 0x17ab
     b04:	str	r9, [r8, pc, lsl #6]!
     b08:	tstls	r2, #67108864	; 0x4000000
     b0c:	blls	2fa9a8 <__snprintf_chk@plt+0x2f9fc0>
     b10:	movwls	r3, #45825	; 0xb301
     b14:			; <UNDEFINED> instruction: 0xf8dfe7a1
     b18:	ldrbtmi	r0, [r8], #-1808	; 0xfffff8f0
     b1c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b20:			; <UNDEFINED> instruction: 0xf7ff2000
     b24:			; <UNDEFINED> instruction: 0x4602ef1a
     b28:			; <UNDEFINED> instruction: 0xf8df4601
     b2c:	ldrbtmi	r0, [r8], #-1792	; 0xfffff900
     b30:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     b34:	usateq	pc, #24, pc, asr #17	; <UNPREDICTABLE>
     b38:			; <UNDEFINED> instruction: 0xf7ff4478
     b3c:			; <UNDEFINED> instruction: 0x2601eed2
     b40:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
     b44:			; <UNDEFINED> instruction: 0x36c8f8df
     b48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     b4c:	blls	ff8dabbc <__snprintf_chk@plt+0xff8da1d4>
     b50:			; <UNDEFINED> instruction: 0xf040405a
     b54:			; <UNDEFINED> instruction: 0x4630831a
     b58:	cfstr64vc	mvdx15, [r5, #-52]!	; 0xffffffcc
     b5c:	blhi	bbe58 <__snprintf_chk@plt+0xbb470>
     b60:	svchi	0x00f0e8bd
     b64:			; <UNDEFINED> instruction: 0xf8df9a0d
     b68:			; <UNDEFINED> instruction: 0xf85236d0
     b6c:			; <UNDEFINED> instruction: 0xf8dbb003
     b70:	adcsmi	r2, r2, #0
     b74:	rscshi	pc, r6, r0, asr #5
     b78:	beq	3ccbc <__snprintf_chk@plt+0x3c2d4>
     b7c:	blcs	277c4 <__snprintf_chk@plt+0x26ddc>
     b80:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
     b84:	blcs	277c8 <__snprintf_chk@plt+0x26de0>
     b88:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
     b8c:	svceq	0x0000f1ba
     b90:	subhi	pc, r3, #0
     b94:	cmplt	fp, ip, lsl #22
     b98:			; <UNDEFINED> instruction: 0xf7ff2001
     b9c:	stmdacs	r0, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
     ba0:			; <UNDEFINED> instruction: 0xf8dfda06
     ba4:			; <UNDEFINED> instruction: 0x260f0698
     ba8:			; <UNDEFINED> instruction: 0xf7ff4478
     bac:	strb	lr, [r7, ip, lsr #29]
     bb0:	ldrbmi	r2, [r0], -r2, lsl #2
     bb4:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     bb8:	cdp	14, 0, cr1, cr8, cr3, {0}
     bbc:	vmov.i16	d19, #0	; 0x0000
     bc0:			; <UNDEFINED> instruction: 0xf8df81d9
     bc4:	ldmdbge	r5, {r2, r3, r4, r5, r6, r9, sl, ip, sp}
     bc8:	tstls	pc, r8, lsl sl	; <UNPREDICTABLE>
     bcc:	andls	r4, sl, #2063597568	; 0x7b000000
     bd0:	ldfeqd	f7, [r0], {3}
     bd4:	strmi	sl, [lr], -r3, lsr #20
     bd8:	blgt	3e5414 <__snprintf_chk@plt+0x3e4a2c>
     bdc:	bleq	1f3d018 <__snprintf_chk@plt+0x1f3c630>
     be0:	eorsvs	r2, r7, r0, lsl #14
     be4:	beq	1b3d020 <__snprintf_chk@plt+0x1b3c638>
     be8:	andeq	lr, pc, fp, lsl #17
     bec:	muleq	r7, ip, r8
     bf0:	stm	r3, {r1, r3, r8, r9, fp, ip, pc}
     bf4:	ldrtmi	r0, [r9], -r7
     bf8:	subcs	r9, r0, #851968	; 0xd0000
     bfc:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     c00:	stmib	sl, {r1, r2, r3, r8, r9, fp, ip, pc}^
     c04:	blcs	41e80c <__snprintf_chk@plt+0x41de24>
     c08:	strvc	lr, [r2, -sl, asr #19]
     c0c:	sbcshi	pc, ip, r0
     c10:	blls	4a7040 <__snprintf_chk@plt+0x4a6658>
     c14:	sbcsvc	r9, r3, sl, lsl #20
     c18:	movwne	pc, #4673	; 0x1241	; <UNPREDICTABLE>
     c1c:	movwcs	r8, #32907	; 0x808b
     c20:			; <UNDEFINED> instruction: 0xf04f704b
     c24:	blls	44142c <__snprintf_chk@plt+0x440a44>
     c28:	eorcs	r7, pc, #-2147483614	; 0x80000022
     c2c:	blcs	1d55c <__snprintf_chk@plt+0x1cb74>
     c30:	bicshi	pc, r8, r0, asr #32
     c34:	addvc	r2, fp, r2, lsl #6
     c38:	vmlals.f64	d9, d13, d10
     c3c:	ldmvc	r8, {r0, r1, r2, r3, r9, fp, ip, pc}
     c40:			; <UNDEFINED> instruction: 0x96034619
     c44:	mrcls	3, 0, r2, cr3, cr0, {0}
     c48:	andeq	pc, ip, r0, asr #32
     c4c:	subcs	r9, r0, #1879048192	; 0x70000000
     c50:	vst2.8	{d25-d28}, [pc], r6
     c54:	strls	r7, [r0], -r0, lsl #6
     c58:	andcs	r9, r0, #4, 4	; 0x40000000
     c5c:	tstcs	r4, #134217728	; 0x8000000
     c60:	strls	r9, [r8], #-513	; 0xfffffdff
     c64:	andsge	pc, r4, sp, asr #17
     c68:	addvc	r9, r8, lr, lsl #20
     c6c:	beq	43c4d4 <__snprintf_chk@plt+0x43baec>
     c70:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     c74:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
     c78:	rschi	pc, r8, r0, asr #32
     c7c:			; <UNDEFINED> instruction: 0xf3002c02
     c80:			; <UNDEFINED> instruction: 0xf89a81c7
     c84:	blcs	24cc8c <__snprintf_chk@plt+0x24c2a4>
     c88:	rsbhi	pc, r1, #0
     c8c:	blcs	278c4 <__snprintf_chk@plt+0x26edc>
     c90:	orrhi	pc, r7, r0, asr #32
     c94:	blcs	678c8 <__snprintf_chk@plt+0x66ee0>
     c98:	andshi	pc, r2, #0
     c9c:	mvnhi	pc, r0, lsl #6
     ca0:	blcs	278d4 <__snprintf_chk@plt+0x26eec>
     ca4:	mvnhi	pc, r0, asr #32
     ca8:	ldreq	pc, [r8, #2271]	; 0x8df
     cac:	stmdaeq	r1, {r3, r7, ip, sp, lr, pc}
     cb0:	ldrls	pc, [r4, #2271]	; 0x8df
     cb4:	ldrbtmi	r2, [r8], #-1796	; 0xfffff8fc
     cb8:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     cbc:	ldrdge	pc, [ip], #-141	; 0xffffff73
     cc0:	bl	2920ac <__snprintf_chk@plt+0x2916c4>
     cc4:			; <UNDEFINED> instruction: 0xf81a0307
     cc8:	ldmdavc	fp, {r0, r1, r2, sp}^
     ccc:	andcs	lr, r3, #18432	; 0x4800
     cd0:			; <UNDEFINED> instruction: 0x81b4f000
     cd4:	strcc	pc, [r2], -r2, asr #7
     cd8:	blmi	3dce8 <__snprintf_chk@plt+0x3d300>
     cdc:	biccc	pc, r0, #134217731	; 0x8000003
     ce0:	rsbseq	r2, r6, r0
     ce4:	andeq	pc, fp, #134217731	; 0x8000003
     ce8:	mcrcs	14, 0, r1, cr0, cr1, {3}
     cec:	orrshi	pc, pc, r0
     cf0:	mvfeqs	f7, f7
     cf4:	ldrbmi	r4, [r6], #1668	; 0x684
     cf8:	adcsmi	lr, r1, #8
     cfc:	mvnscc	pc, r1, lsl #2
     d00:	b	13f0c00 <__snprintf_chk@plt+0x13f0218>
     d04:	b	130bd3c <__snprintf_chk@plt+0x130b354>
     d08:	andeq	r6, r0, #16, 24	; 0x1000
     d0c:	andmi	pc, r1, lr, lsl r8	; <UNPREDICTABLE>
     d10:	stmdbcs	r0, {r5, r8, r9, lr}
     d14:			; <UNDEFINED> instruction: 0xf1bbd1f1
     d18:	tstle	lr, r0, lsl #30
     d1c:	svceq	0x0000f1b8
     d20:			; <UNDEFINED> instruction: 0xf8dfd00b
     d24:	ldrbtmi	r4, [ip], #-1320	; 0xfffffad8
     d28:	stmdavs	r1!, {r2, sp, lr, pc}
     d2c:			; <UNDEFINED> instruction: 0xf000428a
     d30:	strcc	r8, [r8], #-349	; 0xfffffea3
     d34:	stccs	8, cr6, [r0, #-404]	; 0xfffffe6c
     d38:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
     d3c:	strbmi	r0, [r9], -r2, lsl #24
     d40:	strls	r2, [r0], -r1
     d44:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     d48:	ldrtmi	r3, [r7], #-1538	; 0xfffff9fe
     d4c:	svcvc	0x0000f5b7
     d50:	vmov.s16	sp, d24[0]
     d54:			; <UNDEFINED> instruction: 0xf7ff0a10
     d58:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
     d5c:			; <UNDEFINED> instruction: 0x81a4f2c0
     d60:	strbt	r2, [sp], r0, lsl #12
     d64:			; <UNDEFINED> instruction: 0xf8571c53
     d68:	adcsmi	sl, r3, #34	; 0x22
     d6c:	andcc	pc, r0, fp, asr #17
     d70:	svcge	0x0004f6bf
     d74:	ldrbmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d78:			; <UNDEFINED> instruction: 0xf857447c
     d7c:	strtmi	r1, [r0], -r3, lsr #32
     d80:	stc	7, cr15, [lr, #1020]!	; 0x3fc
     d84:	ldrdcc	pc, [r0], -fp
     d88:			; <UNDEFINED> instruction: 0xf8cb3301
     d8c:	adcsmi	r3, r3, #0
     d90:			; <UNDEFINED> instruction: 0xf8dfdbf3
     d94:	strcs	r0, [r1], -r0, asr #9
     d98:			; <UNDEFINED> instruction: 0xf7ff4478
     d9c:	strb	lr, [pc], r2, lsr #27
     da0:	blcs	279e4 <__snprintf_chk@plt+0x26ffc>
     da4:	mrcge	4, 7, APSR_nzcv, cr2, cr15, {1}
     da8:			; <UNDEFINED> instruction: 0xf8dfe004
     dac:	ldrbtmi	r0, [r8], #-1196	; 0xfffffb54
     db0:	ldc	7, cr15, [r6, #1020]	; 0x3fc
     db4:	strtne	pc, [r4], #2271	; 0x8df
     db8:			; <UNDEFINED> instruction: 0xf8df2600
     dbc:	ldrbtmi	r0, [r9], #-1188	; 0xfffffb5c
     dc0:			; <UNDEFINED> instruction: 0xf7ff4478
     dc4:	ldrt	lr, [fp], lr, lsl #27
     dc8:			; <UNDEFINED> instruction: 0xf04f9b12
     dcc:	mrscs	r0, (UNDEF: 1)
     dd0:			; <UNDEFINED> instruction: 0xf88b2211
     dd4:			; <UNDEFINED> instruction: 0xf88b0003
     dd8:			; <UNDEFINED> instruction: 0x232f3004
     ddc:	andeq	pc, r5, fp, lsl #17
     de0:	andeq	pc, sl, fp, lsl #17
     de4:	andne	pc, r6, fp, lsl #17
     de8:	andcs	pc, r8, fp, lsr #17
     dec:	andcc	pc, lr, fp, lsl #17
     df0:	svceq	0x0000f1b9
     df4:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
     df8:			; <UNDEFINED> instruction: 0xf88b2308
     dfc:	blls	44ce08 <__snprintf_chk@plt+0x44c420>
     e00:			; <UNDEFINED> instruction: 0xf0402b00
     e04:	movwcs	r8, #8445	; 0x20fd
     e08:	andcc	pc, r2, fp, lsl #17
     e0c:	andscs	r9, r0, #15360	; 0x3c00
     e10:	muleq	r2, fp, r8
     e14:	strls	r4, [r8], #-1625	; 0xfffff9a7
     e18:	strvc	pc, [r0, -pc, asr #8]
     e1c:			; <UNDEFINED> instruction: 0xf0409307
     e20:	blls	340e58 <__snprintf_chk@plt+0x340470>
     e24:	andsge	pc, r4, sp, asr #17
     e28:	movwls	r9, #12806	; 0x3206
     e2c:	movwls	r9, #2835	; 0xb13
     e30:	movwls	r2, #17216	; 0x4340
     e34:	stmib	sp, {r8, r9, sp}^
     e38:	tstcs	r4, #262144	; 0x40000
     e3c:	andeq	pc, r2, fp, lsl #17
     e40:	beq	43c6a8 <__snprintf_chk@plt+0x43bcc0>
     e44:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     e48:	ldr	r4, [r4, -r6, lsl #12]
     e4c:	orrhi	pc, r4, r0, asr #6
     e50:			; <UNDEFINED> instruction: 0xf14007b2
     e54:	stccs	0, cr8, [r1], {134}	; 0x86
     e58:			; <UNDEFINED> instruction: 0xf8dfdd0e
     e5c:	ldrbtmi	r0, [r8], #-1032	; 0xfffffbf8
     e60:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     e64:	stmdbls	sp, {r1, sl, fp, sp}
     e68:	subeq	pc, r0, #79	; 0x4f
     e6c:	movwcs	fp, #4052	; 0xfd4
     e70:	andcs	r2, r0, r1, lsl #6
     e74:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     e78:	strtmi	r9, [sl], -sp, lsl #16
     e7c:			; <UNDEFINED> instruction: 0xf7ff2140
     e80:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     e84:	teqhi	r6, r0	; <UNPREDICTABLE>
     e88:	blcs	2df03c <__snprintf_chk@plt+0x2de654>
     e8c:	ldm	pc, {r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     e90:	ldcne	0, cr15, [ip], {3}
     e94:	svcpl	0x00060644
     e98:	svccc	0x003f5853
     e9c:			; <UNDEFINED> instruction: 0x2c01493f
     ea0:	cmphi	r7, r0, asr #6	; <UNPREDICTABLE>
     ea4:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx3
     ea8:			; <UNDEFINED> instruction: 0xf7ff0a10
     eac:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
     eb0:	mcrge	6, 2, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
     eb4:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     eb8:			; <UNDEFINED> instruction: 0xf7ff6800
     ebc:			; <UNDEFINED> instruction: 0x4601ed78
     ec0:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
     ec4:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
     ec8:	stmiavc	sl!, {r1, r3, r4, r5, r9, sl, sp, lr, pc}
     ecc:			; <UNDEFINED> instruction: 0xf0402a00
     ed0:	stmiavc	sl!, {r0, r2, r3, r4, r8, pc}^
     ed4:			; <UNDEFINED> instruction: 0xf0002a1d
     ed8:	blcs	6145c <__snprintf_chk@plt+0x60a74>
     edc:	cmnhi	r9, r0	; <UNPREDICTABLE>
     ee0:	blls	36f610 <__snprintf_chk@plt+0x36ec28>
     ee4:			; <UNDEFINED> instruction: 0xf0017819
     ee8:	blcs	1c81cec <__snprintf_chk@plt+0x1c81304>
     eec:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
     ef0:	mulcc	r0, sl, r8
     ef4:	tstle	r3, r9, lsl #22
     ef8:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
     efc:	ldcl	7, cr15, [r0], #1020	; 0x3fc
     f00:	blcs	27b34 <__snprintf_chk@plt+0x2714c>
     f04:	blls	335478 <__snprintf_chk@plt+0x334a90>
     f08:			; <UNDEFINED> instruction: 0xf47f2b00
     f0c:	strb	sl, [fp], r2, lsr #30
     f10:			; <UNDEFINED> instruction: 0xf3402c01
     f14:	strbtcs	r8, [r2], -lr, ror #2
     f18:	stccs	7, cr14, [r1], {197}	; 0xc5
     f1c:	cmphi	fp, r0, asr #6	; <UNPREDICTABLE>
     f20:	strb	r2, [r0, r2, lsl #12]
     f24:	blcs	41f1d8 <__snprintf_chk@plt+0x41e7f0>
     f28:	rschi	pc, sl, r0
     f2c:			; <UNDEFINED> instruction: 0x260b48d0
     f30:			; <UNDEFINED> instruction: 0xf7ff4478
     f34:	sbfx	lr, r6, #25, #23
     f38:			; <UNDEFINED> instruction: 0xf3402c01
     f3c:			; <UNDEFINED> instruction: 0x26068153
     f40:	stmiami	ip, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
     f44:	stmdbls	lr, {r0, r1, r2, r9, sl, sp}
     f48:			; <UNDEFINED> instruction: 0xf7ff4478
     f4c:	str	lr, [sl, sl, asr #25]!
     f50:	blcs	81f204 <__snprintf_chk@plt+0x81e81c>
     f54:	sbcshi	pc, pc, r0
     f58:			; <UNDEFINED> instruction: 0xf3402c01
     f5c:			; <UNDEFINED> instruction: 0x26058132
     f60:	cdpcs	7, 1, cr14, cr8, cr1, {5}
     f64:	stmiami	r4, {r0, r2, r5, r6, ip, lr, pc}^
     f68:			; <UNDEFINED> instruction: 0x26614631
     f6c:			; <UNDEFINED> instruction: 0xf7ff4478
     f70:			; <UNDEFINED> instruction: 0xe798ecb8
     f74:	ldcl	7, cr15, [ip], #1020	; 0x3fc
     f78:	bmi	ff02c00c <__snprintf_chk@plt+0xff02b624>
     f7c:	orrvc	pc, r0, #1325400064	; 0x4f000000
     f80:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
     f84:	strtmi	r6, [r0], -r5, lsl #16
     f88:	bcs	3b6c4 <__snprintf_chk@plt+0x3acdc>
     f8c:			; <UNDEFINED> instruction: 0xf7ff2201
     f90:	strtmi	lr, [r0], -ip, lsr #26
     f94:	ldc	7, cr15, [r6], #1020	; 0x3fc
     f98:			; <UNDEFINED> instruction: 0xf7ff4628
     f9c:	strmi	lr, [r6], -r2, lsl #26
     fa0:	cfldr32ls	mvfx14, [r3, #-824]	; 0xfffffcc8
     fa4:			; <UNDEFINED> instruction: 0xf8152400
     fa8:	strcc	r0, [r1], #-2817	; 0xfffff4ff
     fac:	stcl	7, cr15, [ip], #1020	; 0x3fc
     fb0:	svcvc	0x0000f5b4
     fb4:	blls	2f5798 <__snprintf_chk@plt+0x2f4db0>
     fb8:			; <UNDEFINED> instruction: 0xf43f2b00
     fbc:	cdp	14, 1, cr10, cr8, cr10, {6}
     fc0:			; <UNDEFINED> instruction: 0xf7ff0a10
     fc4:	stmdacs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
     fc8:	mcrge	6, 6, pc, cr10, cr15, {5}	; <UNPREDICTABLE>
     fcc:	ldcl	7, cr15, [r0], {255}	; 0xff
     fd0:	strtmi	r6, [r0], -r4, lsl #16
     fd4:	stcl	7, cr15, [sl], #1020	; 0x3fc
     fd8:	stmiami	r9!, {r0, r9, sl, lr}
     fdc:			; <UNDEFINED> instruction: 0xf7ff4478
     fe0:	eors	lr, sp, r0, lsl #25
     fe4:			; <UNDEFINED> instruction: 0x23229a0a
     fe8:			; <UNDEFINED> instruction: 0xe6257093
     fec:	strtmi	r4, [sl], -r5, lsr #19
     ff0:	andcs	r9, r1, r0
     ff4:			; <UNDEFINED> instruction: 0xf8cd4479
     ff8:			; <UNDEFINED> instruction: 0xf7ffc004
     ffc:	strt	lr, [r3], ip, asr #25
    1000:			; <UNDEFINED> instruction: 0xf88b2322
    1004:	str	r3, [r1, -r2]
    1008:			; <UNDEFINED> instruction: 0xf88b2309
    100c:	ldrbt	r3, [r6], r1
    1010:	ldrbtmi	r4, [r8], #-2205	; 0xfffff763
    1014:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1018:	ldmmi	ip, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
    101c:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    1020:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1024:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    1028:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    102c:	strmi	lr, [r4], r8, lsl #11
    1030:	ldmmi	r8, {r0, r4, r5, r6, r9, sl, sp, lr, pc}
    1034:			; <UNDEFINED> instruction: 0xf7ff4478
    1038:			; <UNDEFINED> instruction: 0xe734ec54
    103c:	beq	43c8a4 <__snprintf_chk@plt+0x43bebc>
    1040:	stcl	7, cr15, [ip], {255}	; 0xff
    1044:			; <UNDEFINED> instruction: 0xf6bf2800
    1048:			; <UNDEFINED> instruction: 0xf7ffae8b
    104c:	stmdavs	r4, {r1, r4, r7, sl, fp, sp, lr, pc}
    1050:			; <UNDEFINED> instruction: 0xf7ff4620
    1054:	strmi	lr, [r1], -ip, lsr #25
    1058:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    105c:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1060:			; <UNDEFINED> instruction: 0xf7ff4620
    1064:	mcrne	12, 0, lr, cr6, cr14, {4}
    1068:	stclge	6, cr15, [sl, #-764]!	; 0xfffffd04
    106c:	strb	r2, [r7, #-1635]!	; 0xfffff99d
    1070:	stc	7, cr15, [r2], #1020	; 0x3fc
    1074:	vst1.8	{d25-d26}, [pc], ip
    1078:	strmi	r7, [r3], -r0, lsl #3
    107c:			; <UNDEFINED> instruction: 0xf7ff9813
    1080:	mrc	12, 0, lr, cr8, cr6, {1}
    1084:			; <UNDEFINED> instruction: 0xf7ff0a10
    1088:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    108c:	mcrge	6, 3, pc, cr8, cr15, {5}	; <UNPREDICTABLE>
    1090:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1094:	strtmi	r6, [r0], -r4, lsl #16
    1098:	stc	7, cr15, [r8], {255}	; 0xff
    109c:	ldmdami	pc!, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    10a0:			; <UNDEFINED> instruction: 0xf7ff4478
    10a4:	bfi	lr, lr, #24, #4
    10a8:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    10ac:	strtmi	r6, [r0], -r4, lsl #16
    10b0:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    10b4:	ldmdami	sl!, {r0, r9, sl, lr}^
    10b8:			; <UNDEFINED> instruction: 0xf7ff4478
    10bc:	bfi	lr, r2, (invalid: 24:15)
    10c0:			; <UNDEFINED> instruction: 0xf44f9e0c
    10c4:	ldmdals	r3, {r8, ip, sp, lr}
    10c8:			; <UNDEFINED> instruction: 0xf7ff4632
    10cc:	cdp	12, 1, cr14, cr8, cr2, {1}
    10d0:			; <UNDEFINED> instruction: 0xf7ff0a10
    10d4:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    10d8:	ldcge	6, cr15, [r2, #-764]!	; 0xfffffd04
    10dc:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    10e0:	strtmi	r6, [r0], -r4, lsl #16
    10e4:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    10e8:	stmdami	lr!, {r0, r9, sl, lr}^
    10ec:			; <UNDEFINED> instruction: 0xf7ff4478
    10f0:			; <UNDEFINED> instruction: 0xe7b5ebf8
    10f4:	strbtcs	r4, [r2], -ip, ror #16
    10f8:			; <UNDEFINED> instruction: 0xf7ff4478
    10fc:			; <UNDEFINED> instruction: 0xe6d2ebf2
    1100:	strtcs	r4, [r8], -sl, ror #16
    1104:			; <UNDEFINED> instruction: 0xf7ff4478
    1108:	strb	lr, [ip], ip, ror #23
    110c:	svclt	0x000c2b01
    1110:			; <UNDEFINED> instruction: 0x26622615
    1114:	stmiavc	fp!, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    1118:			; <UNDEFINED> instruction: 0xf47f2b00
    111c:	stccs	15, cr10, [r1], {29}
    1120:	strcs	sp, [r9], -lr, lsl #26
    1124:	stmdami	r2!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    1128:	ldrbtmi	r2, [r8], #-1633	; 0xfffff99f
    112c:	bl	ff63f130 <__snprintf_chk@plt+0xff63e748>
    1130:	stmdami	r0!, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    1134:	stmdbls	lr, {r0, r1, r9, sl, sp}
    1138:			; <UNDEFINED> instruction: 0xf7ff4478
    113c:	ssat	lr, #19, r2, asr #23
    1140:			; <UNDEFINED> instruction: 0x2609485d
    1144:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
    1148:	bl	ff2bf14c <__snprintf_chk@plt+0xff2be764>
    114c:	ldmdami	fp, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}^
    1150:			; <UNDEFINED> instruction: 0xf7ff4478
    1154:	ldr	lr, [r9, #3014]	; 0xbc6
    1158:	stmdbls	lr, {r0, r3, r4, r6, fp, lr}
    115c:			; <UNDEFINED> instruction: 0xf7ff4478
    1160:			; <UNDEFINED> instruction: 0x2c01ebc0
    1164:	mrc	13, 0, sp, cr8, cr3, {0}
    1168:			; <UNDEFINED> instruction: 0xf7ff0a10
    116c:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    1170:	svcge	0x007cf6bf
    1174:	bl	fff3f178 <__snprintf_chk@plt+0xfff3e790>
    1178:			; <UNDEFINED> instruction: 0xf7ff6800
    117c:			; <UNDEFINED> instruction: 0x4601ec18
    1180:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    1184:	bl	feb3f188 <__snprintf_chk@plt+0xfeb3e7a0>
    1188:			; <UNDEFINED> instruction: 0xf7ffe770
    118c:	stmdami	lr, {r2, r5, r7, r8, r9, fp, sp, lr, pc}^
    1190:			; <UNDEFINED> instruction: 0xf7ff4478
    1194:	strb	lr, [r6, r6, lsr #23]!
    1198:	mulcc	r0, sl, r8
    119c:	tstle	r7, r9, lsl #22
    11a0:	ldmdavc	r9, {r0, r2, r3, r8, r9, fp, ip, pc}
    11a4:	cmneq	pc, #1	; <UNPREDICTABLE>
    11a8:			; <UNDEFINED> instruction: 0xd1bc2b72
    11ac:	mulcc	r3, sl, r8
    11b0:			; <UNDEFINED> instruction: 0xf57f075b
    11b4:	stmdami	r5, {r0, r1, r3, r5, r6, r8, sl, fp, sp, pc}^
    11b8:	ldrbtmi	r2, [r8], #-1547	; 0xfffff9f5
    11bc:	bl	fe43f1c0 <__snprintf_chk@plt+0xfe43e7d8>
    11c0:	stmdami	r3, {r0, r4, r5, r6, r9, sl, sp, lr, pc}^
    11c4:	stmdbls	lr, {r0, r2, r9, sl, sp}
    11c8:			; <UNDEFINED> instruction: 0xf7ff4478
    11cc:	strbt	lr, [sl], -sl, lsl #23
    11d0:			; <UNDEFINED> instruction: 0x2615b9b4
    11d4:	ldmdami	pc!, {r0, r1, r2, r5, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    11d8:	stmdbls	lr, {r1, r9, sl, sp}
    11dc:			; <UNDEFINED> instruction: 0xf7ff4478
    11e0:	strbt	lr, [r0], -r0, lsl #23
    11e4:			; <UNDEFINED> instruction: 0x2606483c
    11e8:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
    11ec:	bl	1e3f1f0 <__snprintf_chk@plt+0x1e3e808>
    11f0:	ldmdami	sl!, {r0, r3, r4, r6, r9, sl, sp, lr, pc}
    11f4:	stmdbls	lr, {r1, r5, r6, r9, sl, sp}
    11f8:			; <UNDEFINED> instruction: 0xf7ff4478
    11fc:			; <UNDEFINED> instruction: 0xe652eb72
    1200:			; <UNDEFINED> instruction: 0x26154837
    1204:			; <UNDEFINED> instruction: 0xf7ff4478
    1208:	strb	lr, [ip], -ip, ror #22
    120c:	andeq	r2, r1, r2, asr r5
    1210:	andeq	r0, r0, r4, lsl #1
    1214:	andeq	r2, r1, sl, asr #11
    1218:	strdeq	r0, [r0], -sl
    121c:	andeq	r2, r1, ip, lsl #10
    1220:	muleq	r0, ip, r0
    1224:	andeq	r0, r0, r0, ror #25
    1228:	andeq	r0, r0, r2, lsr r9
    122c:	andeq	r0, r0, lr, asr #25
    1230:	andeq	r0, r0, r4, lsl r9
    1234:	andeq	r2, r1, r4, lsl r4
    1238:	andeq	r0, r0, r8, lsl #1
    123c:	andeq	r0, r0, r8, lsl #26
    1240:	ldrdeq	r1, [r0], -r8
    1244:	andeq	r0, r0, r2, ror pc
    1248:	andeq	r0, r0, r4, lsl #31
    124c:	ldrdeq	r2, [r1], -lr
    1250:	andeq	r0, r0, r8, lsr #21
    1254:			; <UNDEFINED> instruction: 0x000006b4
    1258:	muleq	r0, r2, sl
    125c:			; <UNDEFINED> instruction: 0x00000ab6
    1260:	andeq	r0, r0, r4, asr #21
    1264:			; <UNDEFINED> instruction: 0x00000abe
    1268:			; <UNDEFINED> instruction: 0x00000db2
    126c:	muleq	r0, sl, sp
    1270:	andeq	r0, r0, ip, lsr fp
    1274:	andeq	r0, r0, r8, lsr fp
    1278:	andeq	r0, r0, ip, lsl ip
    127c:	andeq	r0, r0, r2, asr #18
    1280:	muleq	r0, r8, ip
    1284:	muleq	r0, r4, ip
    1288:	ldrdeq	r0, [r0], -lr
    128c:	andeq	r0, r0, r6, ror r8
    1290:	andeq	r0, r0, r6, lsr #8
    1294:	andeq	r0, r0, r0, lsr fp
    1298:	andeq	r0, r0, sl, lsl ip
    129c:	ldrdeq	r0, [r0], -r4
    12a0:			; <UNDEFINED> instruction: 0x00000bbc
    12a4:	andeq	r0, r0, r8, lsl #23
    12a8:	andeq	r0, r0, r8, lsl #20
    12ac:	andeq	r0, r0, ip, lsr r9
    12b0:	andeq	r0, r0, r2, lsl #20
    12b4:	ldrdeq	r0, [r0], -r4
    12b8:	andeq	r0, r0, sl, ror #15
    12bc:	andeq	r0, r0, r4, asr #22
    12c0:	andeq	r0, r0, ip, asr #20
    12c4:	strdeq	r0, [r0], -r2
    12c8:	andeq	r0, r0, r8, lsr sl
    12cc:	andeq	r0, r0, sl, lsr sl
    12d0:	muleq	r0, r0, r7
    12d4:	andeq	r0, r0, r4, lsl #16
    12d8:	andeq	r0, r0, r6, asr #15
    12dc:	andeq	r0, r0, r0, asr #17
    12e0:	andeq	r0, r0, r0, lsl #15
    12e4:	bleq	3d428 <__snprintf_chk@plt+0x3ca40>
    12e8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12ec:	strbtmi	fp, [sl], -r2, lsl #24
    12f0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12f4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12f8:	ldrmi	sl, [sl], #776	; 0x308
    12fc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1300:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1304:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1308:			; <UNDEFINED> instruction: 0xf85a4b06
    130c:	stmdami	r6, {r0, r1, ip, sp}
    1310:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1314:	bl	3bf318 <__snprintf_chk@plt+0x3be930>
    1318:	bl	16bf31c <__snprintf_chk@plt+0x16be934>
    131c:	andeq	r1, r1, r4, asr #24
    1320:	andeq	r0, r0, r8, ror r0
    1324:	muleq	r0, r0, r0
    1328:	muleq	r0, r4, r0
    132c:	ldr	r3, [pc, #20]	; 1348 <__snprintf_chk@plt+0x960>
    1330:	ldr	r2, [pc, #20]	; 134c <__snprintf_chk@plt+0x964>
    1334:	add	r3, pc, r3
    1338:	ldr	r2, [r3, r2]
    133c:	cmp	r2, #0
    1340:	bxeq	lr
    1344:	b	940 <__gmon_start__@plt>
    1348:	andeq	r1, r1, r4, lsr #24
    134c:	andeq	r0, r0, ip, lsl #1
    1350:	blmi	1d3370 <__snprintf_chk@plt+0x1d2988>
    1354:	bmi	1d253c <__snprintf_chk@plt+0x1d1b54>
    1358:	addmi	r4, r3, #2063597568	; 0x7b000000
    135c:	andle	r4, r3, sl, ror r4
    1360:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1364:	ldrmi	fp, [r8, -r3, lsl #2]
    1368:	svclt	0x00004770
    136c:	andeq	r1, r1, r0, lsl lr
    1370:	andeq	r1, r1, ip, lsl #28
    1374:	andeq	r1, r1, r0, lsl #24
    1378:	andeq	r0, r0, r0, lsl #1
    137c:	stmdbmi	r9, {r3, fp, lr}
    1380:	bmi	252568 <__snprintf_chk@plt+0x251b80>
    1384:	bne	252570 <__snprintf_chk@plt+0x251b88>
    1388:	svceq	0x00cb447a
    138c:			; <UNDEFINED> instruction: 0x01a1eb03
    1390:	andle	r1, r3, r9, asr #32
    1394:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1398:	ldrmi	fp, [r8, -r3, lsl #2]
    139c:	svclt	0x00004770
    13a0:	andeq	r1, r1, r4, ror #27
    13a4:	andeq	r1, r1, r0, ror #27
    13a8:	ldrdeq	r1, [r1], -r4
    13ac:	muleq	r0, r8, r0
    13b0:	blmi	2ae7d8 <__snprintf_chk@plt+0x2addf0>
    13b4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13b8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13bc:	blmi	26f970 <__snprintf_chk@plt+0x26ef88>
    13c0:	ldrdlt	r5, [r3, -r3]!
    13c4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13c8:			; <UNDEFINED> instruction: 0xf7ff6818
    13cc:			; <UNDEFINED> instruction: 0xf7ffea78
    13d0:	blmi	1c12d4 <__snprintf_chk@plt+0x1c08ec>
    13d4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13d8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13dc:	andeq	r1, r1, lr, lsr #27
    13e0:	andeq	r1, r1, r4, lsr #23
    13e4:	andeq	r0, r0, ip, ror r0
    13e8:	andeq	r1, r1, sl, lsr ip
    13ec:	andeq	r1, r1, lr, lsl #27
    13f0:	svclt	0x0000e7c4
    13f4:	mvnsmi	lr, #737280	; 0xb4000
    13f8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    13fc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1400:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1404:	b	113f408 <__snprintf_chk@plt+0x113ea20>
    1408:	blne	1d92604 <__snprintf_chk@plt+0x1d91c1c>
    140c:	strhle	r1, [sl], -r6
    1410:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1414:	svccc	0x0004f855
    1418:	strbmi	r3, [sl], -r1, lsl #8
    141c:	ldrtmi	r4, [r8], -r1, asr #12
    1420:	adcmi	r4, r6, #152, 14	; 0x2600000
    1424:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1428:	svclt	0x000083f8
    142c:	andeq	r1, r1, lr, asr #20
    1430:	andeq	r1, r1, r4, asr #20
    1434:	svclt	0x00004770

Disassembly of section .fini:

00001438 <.fini>:
    1438:	push	{r3, lr}
    143c:	pop	{r3, pc}
