[Go to Map List of the Game](https://github.com/Ranajoy01/Map_List_Path_to_silicon_RISC_V_SoC_Tapeout_game)

---

[Go to Level List of the Map-7](https://github.com/Ranajoy01/Map_7_Path_to_silicon_RISC_V_SoC_Tapeout_game)

---

[Go to Previous Level](../Level_3/readme.md)

<div align="center">:star::star::star::star::star::star:</div> 

# Level-4: Pre-layout timing analysis and importance of good clock tree

## List of Objectives

- :microscope: <b>Pracical Objective-1:</b> []()

  
<div align="center">:star::star::star::star::star::star:</div> 


<div align="center">:star::star::star::star::star::star:</div> 

## :trophy: Level Status: 

- All objectives completed.
- I have learned about timing paths ,timing graph, setup and hold analysis, slack, critical path, interpretetion of timing report ,variation in real case.
- ðŸ”“ Next level unlocked ðŸ”œ [Level-5: Final steps for RTL2GDS using TritonRoute and OpenSTA](../Level_3/readme.md).
  
<div align="center">:star::star::star::star::star::star:</div> 



