

================================================================
== Vitis HLS Report for 'softmax_error_propagation_10u_128u_Pipeline_input'
================================================================
* Date:           Thu Oct 20 03:40:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- input   |      148|      148|        22|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input = alloca i32 1"   --->   Operation 25 'alloca' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %weights"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_error_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_9"   --->   Operation 28 'read' 'output_error_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_error_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_8"   --->   Operation 29 'read' 'output_error_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_error_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_7"   --->   Operation 30 'read' 'output_error_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_error_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_6"   --->   Operation 31 'read' 'output_error_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_error_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_5"   --->   Operation 32 'read' 'output_error_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_error_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_4"   --->   Operation 33 'read' 'output_error_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_error_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_3"   --->   Operation 34 'read' 'output_error_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_error_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_2"   --->   Operation 35 'read' 'output_error_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_error_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_1"   --->   Operation 36 'read' 'output_error_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_error_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load"   --->   Operation 37 'read' 'output_error_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %input"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_1 = load i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 40 'load' 'input_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i8 %input_1, i8 128" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 41 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln39 = add i8 %input_1, i8 1" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 43 'add' 'add_ln39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc18.split, void %for.end23.exitStub" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 44 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %input_1" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 45 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i320 %weights, i64 0, i64 %zext_ln39" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 46 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%weights_load = load i7 %weights_addr" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 47 'load' 'weights_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln39 = store i8 %add_ln39, i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 48 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%weights_load = load i7 %weights_addr" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 49 'load' 'weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i320 %weights_load" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 50 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 32, i32 63" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 64, i32 95" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 96, i32 127" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 128, i32 159" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 54 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 160, i32 191" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 55 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 192, i32 223" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 224, i32 255" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 57 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 256, i32 287" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 58 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 288, i32 319" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 59 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %trunc_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 60 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 61 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %tmp_s" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 62 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 63 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln45_2 = bitcast i32 %tmp_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 64 'bitcast' 'bitcast_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 65 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln45_3 = bitcast i32 %tmp_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 66 'bitcast' 'bitcast_ln45_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 67 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln45_4 = bitcast i32 %tmp_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 68 'bitcast' 'bitcast_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 69 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln45_5 = bitcast i32 %tmp_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 70 'bitcast' 'bitcast_ln45_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 71 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln45_6 = bitcast i32 %tmp_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 72 'bitcast' 'bitcast_ln45_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 73 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln45_7 = bitcast i32 %tmp_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 74 'bitcast' 'bitcast_ln45_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 75 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln45_8 = bitcast i32 %tmp_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 76 'bitcast' 'bitcast_ln45_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 77 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln45_9 = bitcast i32 %tmp_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 78 'bitcast' 'bitcast_ln45_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 79 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 80 [2/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 80 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 81 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 82 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 83 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 84 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 85 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 86 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 87 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 88 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 89 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 90 [1/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 90 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 91 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 92 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 93 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 94 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 95 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 96 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 97 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 98 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 99 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 100 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 100 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [4/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 101 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [4/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 102 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [4/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 103 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 104 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 104 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [3/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 105 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [3/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 106 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [3/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 107 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 108 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 108 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 109 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 110 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [2/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 111 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 112 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 112 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 113 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 114 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 115 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 116 [4/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 116 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [4/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 117 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 118 [3/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 118 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [3/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 119 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 120 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [2/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 121 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 122 [1/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 122 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 123 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 124 [4/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 124 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [4/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 125 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 126 [3/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 126 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [3/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 127 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 128 [2/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 128 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [2/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 129 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 130 [1/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 130 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 131 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 132 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 132 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 133 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 133 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 134 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 134 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 135 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 135 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.83>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [softmax_10_bp/src/softmax_10_bp.cpp:41]   --->   Operation 136 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [softmax_10_bp/src/softmax_10_bp.cpp:42]   --->   Operation 137 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %sum_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_input_error_stream16, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc18" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 140 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_error_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_error_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_input_error_stream16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input                      (alloca                ) [ 01000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000]
output_error_load_9_read   (read                  ) [ 01111100000000000000000]
output_error_load_8_read   (read                  ) [ 01111100000000000000000]
output_error_load_7_read   (read                  ) [ 01111100000000000000000]
output_error_load_6_read   (read                  ) [ 01111100000000000000000]
output_error_load_5_read   (read                  ) [ 01111100000000000000000]
output_error_load_4_read   (read                  ) [ 01111100000000000000000]
output_error_load_3_read   (read                  ) [ 01111100000000000000000]
output_error_load_2_read   (read                  ) [ 01111100000000000000000]
output_error_load_1_read   (read                  ) [ 01111100000000000000000]
output_error_load_read     (read                  ) [ 01111100000000000000000]
store_ln0                  (store                 ) [ 00000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000]
input_1                    (load                  ) [ 00000000000000000000000]
icmp_ln39                  (icmp                  ) [ 01111111111111111111110]
empty                      (speclooptripcount     ) [ 00000000000000000000000]
add_ln39                   (add                   ) [ 00000000000000000000000]
br_ln39                    (br                    ) [ 00000000000000000000000]
zext_ln39                  (zext                  ) [ 00000000000000000000000]
weights_addr               (getelementptr         ) [ 01100000000000000000000]
store_ln39                 (store                 ) [ 00000000000000000000000]
weights_load               (load                  ) [ 00000000000000000000000]
trunc_ln45                 (trunc                 ) [ 01010000000000000000000]
tmp_s                      (partselect            ) [ 01010000000000000000000]
tmp_1                      (partselect            ) [ 01010000000000000000000]
tmp_2                      (partselect            ) [ 01010000000000000000000]
tmp_3                      (partselect            ) [ 01010000000000000000000]
tmp_4                      (partselect            ) [ 01010000000000000000000]
tmp_5                      (partselect            ) [ 01010000000000000000000]
tmp_6                      (partselect            ) [ 01010000000000000000000]
tmp_7                      (partselect            ) [ 01010000000000000000000]
tmp_8                      (partselect            ) [ 01010000000000000000000]
bitcast_ln45               (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_1             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_2             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_3             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_4             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_5             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_6             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_7             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_8             (bitcast               ) [ 01001100000000000000000]
bitcast_ln45_9             (bitcast               ) [ 01001100000000000000000]
sum                        (fmul                  ) [ 01000011110000000000000]
mul_1                      (fmul                  ) [ 01000011110000000000000]
mul_2                      (fmul                  ) [ 01000011111111000000000]
mul_3                      (fmul                  ) [ 01000011110000000000000]
mul_4                      (fmul                  ) [ 01000011110000000000000]
mul_5                      (fmul                  ) [ 01000011110000000000000]
mul_6                      (fmul                  ) [ 01000011110000000000000]
mul_7                      (fmul                  ) [ 01000011111111000000000]
mul_8                      (fmul                  ) [ 01000011110000000000000]
mul_9                      (fmul                  ) [ 01000011110000000000000]
tmp2                       (fadd                  ) [ 01000000001111111100000]
tmp4                       (fadd                  ) [ 01000000001111000000000]
tmp6                       (fadd                  ) [ 01000000001111111100000]
tmp8                       (fadd                  ) [ 01000000001111000000000]
tmp3                       (fadd                  ) [ 01000000000000111100000]
tmp7                       (fadd                  ) [ 01000000000000111100000]
tmp1                       (fadd                  ) [ 01000000000000000011110]
tmp5                       (fadd                  ) [ 01000000000000000011110]
sum_1                      (fadd                  ) [ 01000000000000000000001]
specpipeline_ln41          (specpipeline          ) [ 00000000000000000000000]
specloopname_ln42          (specloopname          ) [ 00000000000000000000000]
bitcast_ln174              (bitcast               ) [ 00000000000000000000000]
write_ln174                (write                 ) [ 00000000000000000000000]
br_ln39                    (br                    ) [ 00000000000000000000000]
ret_ln0                    (ret                   ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_error_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_error_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_error_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_error_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_error_load_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_error_load_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_error_load_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_error_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_error_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_error_load_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_error_load_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="softmax_input_error_stream16">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_error_stream16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i320.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="input_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_error_load_9_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_9_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_error_load_8_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_8_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="output_error_load_7_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_7_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_error_load_6_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_6_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_error_load_5_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_5_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_error_load_4_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_4_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_error_load_3_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_3_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_error_load_2_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_2_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_error_load_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_error_load_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_error_load_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln174_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weights_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="320" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="320" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="5"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp3/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="5"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp7/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="5"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="5"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp5/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="input_1_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln39_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln39_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln39_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln39_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln45_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="320" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="320" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="320" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="320" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="320" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="0" index="3" bw="9" slack="0"/>
<pin id="327" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="320" slack="0"/>
<pin id="335" dir="0" index="2" bw="9" slack="0"/>
<pin id="336" dir="0" index="3" bw="9" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="320" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="0" index="3" bw="9" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="320" slack="0"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="0" index="3" bw="9" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="320" slack="0"/>
<pin id="365" dir="0" index="2" bw="10" slack="0"/>
<pin id="366" dir="0" index="3" bw="10" slack="0"/>
<pin id="367" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="320" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="10" slack="0"/>
<pin id="377" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln45_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bitcast_ln45_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln45_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_2/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln45_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_3/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitcast_ln45_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_4/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bitcast_ln45_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_5/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln45_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_6/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="bitcast_ln45_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_7/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="bitcast_ln45_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bitcast_ln45_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_9/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="bitcast_ln174_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/22 "/>
</bind>
</comp>

<comp id="426" class="1005" name="input_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input "/>
</bind>
</comp>

<comp id="433" class="1005" name="output_error_load_9_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_9_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="output_error_load_8_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_8_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="output_error_load_7_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_7_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="output_error_load_6_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_6_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="output_error_load_5_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_5_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="output_error_load_4_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_4_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="output_error_load_3_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_3_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="output_error_load_2_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="2"/>
<pin id="470" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_2_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="output_error_load_1_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_1_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="output_error_load_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_error_load_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln39_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="20"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="487" class="1005" name="weights_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="1"/>
<pin id="489" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="trunc_ln45_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_s_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_5_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_6_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_7_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_8_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="542" class="1005" name="bitcast_ln45_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

<comp id="547" class="1005" name="bitcast_ln45_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="bitcast_ln45_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="bitcast_ln45_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="bitcast_ln45_4_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="bitcast_ln45_5_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_5 "/>
</bind>
</comp>

<comp id="572" class="1005" name="bitcast_ln45_6_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="bitcast_ln45_7_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_7 "/>
</bind>
</comp>

<comp id="582" class="1005" name="bitcast_ln45_8_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_8 "/>
</bind>
</comp>

<comp id="587" class="1005" name="bitcast_ln45_9_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_9 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sum_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="597" class="1005" name="mul_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="mul_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="5"/>
<pin id="604" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="mul_3_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="612" class="1005" name="mul_4_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="mul_5_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="mul_6_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="627" class="1005" name="mul_7_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="5"/>
<pin id="629" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="632" class="1005" name="mul_8_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_8 "/>
</bind>
</comp>

<comp id="637" class="1005" name="mul_9_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_9 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="5"/>
<pin id="644" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp4_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp6_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="5"/>
<pin id="654" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp8_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp7_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp5_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sum_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="287"><net_src comp="272" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="176" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="176" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="176" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="176" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="176" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="176" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="176" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="176" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="176" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="176" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="86" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="429"><net_src comp="98" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="436"><net_src comp="102" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="441"><net_src comp="108" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="446"><net_src comp="114" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="451"><net_src comp="120" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="456"><net_src comp="126" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="461"><net_src comp="132" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="466"><net_src comp="138" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="471"><net_src comp="144" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="476"><net_src comp="150" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="481"><net_src comp="156" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="486"><net_src comp="266" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="169" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="495"><net_src comp="288" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="500"><net_src comp="292" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="505"><net_src comp="302" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="510"><net_src comp="312" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="515"><net_src comp="322" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="520"><net_src comp="332" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="525"><net_src comp="342" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="530"><net_src comp="352" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="535"><net_src comp="362" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="540"><net_src comp="372" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="545"><net_src comp="382" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="550"><net_src comp="386" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="555"><net_src comp="390" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="560"><net_src comp="394" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="565"><net_src comp="398" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="570"><net_src comp="402" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="575"><net_src comp="406" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="580"><net_src comp="410" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="585"><net_src comp="414" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="590"><net_src comp="418" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="595"><net_src comp="218" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="600"><net_src comp="222" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="605"><net_src comp="226" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="610"><net_src comp="230" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="615"><net_src comp="234" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="620"><net_src comp="238" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="625"><net_src comp="242" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="630"><net_src comp="246" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="635"><net_src comp="250" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="640"><net_src comp="254" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="645"><net_src comp="182" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="650"><net_src comp="186" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="655"><net_src comp="190" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="660"><net_src comp="194" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="665"><net_src comp="198" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="670"><net_src comp="202" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="675"><net_src comp="206" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="680"><net_src comp="210" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="685"><net_src comp="214" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="422" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_input_error_stream16 | {22 }
 - Input state : 
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : weights | {1 2 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_1 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_2 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_3 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_4 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_5 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_6 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_7 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_8 | {1 }
	Port: softmax_error_propagation<10u, 128u>_Pipeline_input : output_error_load_9 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		input_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		zext_ln39 : 2
		weights_addr : 3
		weights_load : 4
		store_ln39 : 3
	State 2
		trunc_ln45 : 1
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
	State 3
		sum : 1
		mul_1 : 1
		mul_2 : 1
		mul_3 : 1
		mul_4 : 1
		mul_5 : 1
		mul_6 : 1
		mul_7 : 1
		mul_8 : 1
		mul_9 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_182              |    2    |   227   |   214   |
|          |              grp_fu_186              |    2    |   227   |   214   |
|          |              grp_fu_190              |    2    |   227   |   214   |
|          |              grp_fu_194              |    2    |   227   |   214   |
|   fadd   |              grp_fu_198              |    2    |   227   |   214   |
|          |              grp_fu_202              |    2    |   227   |   214   |
|          |              grp_fu_206              |    2    |   227   |   214   |
|          |              grp_fu_210              |    2    |   227   |   214   |
|          |              grp_fu_214              |    2    |   227   |   214   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_218              |    3    |   128   |   135   |
|          |              grp_fu_222              |    3    |   128   |   135   |
|          |              grp_fu_226              |    3    |   128   |   135   |
|          |              grp_fu_230              |    3    |   128   |   135   |
|   fmul   |              grp_fu_234              |    3    |   128   |   135   |
|          |              grp_fu_238              |    3    |   128   |   135   |
|          |              grp_fu_242              |    3    |   128   |   135   |
|          |              grp_fu_246              |    3    |   128   |   135   |
|          |              grp_fu_250              |    3    |   128   |   135   |
|          |              grp_fu_254              |    3    |   128   |   135   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |            add_ln39_fu_272           |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln39_fu_266           |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|          | output_error_load_9_read_read_fu_102 |    0    |    0    |    0    |
|          | output_error_load_8_read_read_fu_108 |    0    |    0    |    0    |
|          | output_error_load_7_read_read_fu_114 |    0    |    0    |    0    |
|          | output_error_load_6_read_read_fu_120 |    0    |    0    |    0    |
|   read   | output_error_load_5_read_read_fu_126 |    0    |    0    |    0    |
|          | output_error_load_4_read_read_fu_132 |    0    |    0    |    0    |
|          | output_error_load_3_read_read_fu_138 |    0    |    0    |    0    |
|          | output_error_load_2_read_read_fu_144 |    0    |    0    |    0    |
|          | output_error_load_1_read_read_fu_150 |    0    |    0    |    0    |
|          |  output_error_load_read_read_fu_156  |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       write_ln174_write_fu_162       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln39_fu_278           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln45_fu_288          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_s_fu_292             |    0    |    0    |    0    |
|          |             tmp_1_fu_302             |    0    |    0    |    0    |
|          |             tmp_2_fu_312             |    0    |    0    |    0    |
|          |             tmp_3_fu_322             |    0    |    0    |    0    |
|partselect|             tmp_4_fu_332             |    0    |    0    |    0    |
|          |             tmp_5_fu_342             |    0    |    0    |    0    |
|          |             tmp_6_fu_352             |    0    |    0    |    0    |
|          |             tmp_7_fu_362             |    0    |    0    |    0    |
|          |             tmp_8_fu_372             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    48   |   3323  |   3302  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     bitcast_ln45_1_reg_547     |   32   |
|     bitcast_ln45_2_reg_552     |   32   |
|     bitcast_ln45_3_reg_557     |   32   |
|     bitcast_ln45_4_reg_562     |   32   |
|     bitcast_ln45_5_reg_567     |   32   |
|     bitcast_ln45_6_reg_572     |   32   |
|     bitcast_ln45_7_reg_577     |   32   |
|     bitcast_ln45_8_reg_582     |   32   |
|     bitcast_ln45_9_reg_587     |   32   |
|      bitcast_ln45_reg_542      |   32   |
|        icmp_ln39_reg_483       |    1   |
|          input_reg_426         |    8   |
|          mul_1_reg_597         |   32   |
|          mul_2_reg_602         |   32   |
|          mul_3_reg_607         |   32   |
|          mul_4_reg_612         |   32   |
|          mul_5_reg_617         |   32   |
|          mul_6_reg_622         |   32   |
|          mul_7_reg_627         |   32   |
|          mul_8_reg_632         |   32   |
|          mul_9_reg_637         |   32   |
|output_error_load_1_read_reg_473|   32   |
|output_error_load_2_read_reg_468|   32   |
|output_error_load_3_read_reg_463|   32   |
|output_error_load_4_read_reg_458|   32   |
|output_error_load_5_read_reg_453|   32   |
|output_error_load_6_read_reg_448|   32   |
|output_error_load_7_read_reg_443|   32   |
|output_error_load_8_read_reg_438|   32   |
|output_error_load_9_read_reg_433|   32   |
| output_error_load_read_reg_478 |   32   |
|          sum_1_reg_682         |   32   |
|           sum_reg_592          |   32   |
|          tmp1_reg_672          |   32   |
|          tmp2_reg_642          |   32   |
|          tmp3_reg_662          |   32   |
|          tmp4_reg_647          |   32   |
|          tmp5_reg_677          |   32   |
|          tmp6_reg_652          |   32   |
|          tmp7_reg_667          |   32   |
|          tmp8_reg_657          |   32   |
|          tmp_1_reg_502         |   32   |
|          tmp_2_reg_507         |   32   |
|          tmp_3_reg_512         |   32   |
|          tmp_4_reg_517         |   32   |
|          tmp_5_reg_522         |   32   |
|          tmp_6_reg_527         |   32   |
|          tmp_7_reg_532         |   32   |
|          tmp_8_reg_537         |   32   |
|          tmp_s_reg_497         |   32   |
|       trunc_ln45_reg_492       |   32   |
|      weights_addr_reg_487      |    7   |
+--------------------------------+--------+
|              Total             |  1584  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_218    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_222    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_230    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_234    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_238    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_242    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_246    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_250    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_254    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   654  ||  4.697  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  3323  |  3302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   99   |
|  Register |    -   |    -   |  1584  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    4   |  4907  |  3401  |
+-----------+--------+--------+--------+--------+
