`default_nettype wire

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);


// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked, clk_10M, clk_20M;
pll_example clock_gen 
 (
  // Clock out ports
  .clk_out1(clk_10M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  .clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  // Status and control signals
  .reset(reset_btn), // PLLå¤ä½è¾“å…¥
  .locked(locked), // é”å®šè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼Œå¯ä½œä¸ºåçº§ç”µè·¯å¤ä½
 // Clock in ports
  .clk_in1(clk_50M) // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
 );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”?
always@(posedge clk_10M or negedge locked) begin
	if(~locked) reset_of_clk10M <= 1'b1;
	else        reset_of_clk10M <= 1'b0;
end

reg reset_of_clk20M;
always@(posedge clk_20M or negedge locked) begin
	if(~locked) reset_of_clk20M <= 1'b1;
	else        reset_of_clk20M <= 1'b0;
end

wire clock;
wire reset;
//assign clock=clk_50M;
//assign reset=reset_btn;
//assign clock=clk_10M;
//assign reset=reset_of_clk10M;
assign clock=clk_20M;
assign reset=reset_of_clk20M;
//assign clock = clock_btn;
//assign reset = reset_btn;

wire CPUclk;
assign CPUclk=clock;

wire [63:0] debug_pc;
wire [31:0] debug_ins;
wire [1:0] debug_if_wait;
wire [1:0] debug_mem_wait;
wire debug_if_ready;
wire debug_mem_ready;
wire [3:0] debug_if_mode;
wire [3:0] debug_mem_mode;
wire [63:0] debug_if_addr;
wire [63:0] debug_mem_addr;
wire debug_if_error;
wire debug_mem_error;

wire [ 3:0] mem_mode;
wire mem_ready;
wire [63:0] mem_addr;
wire [63:0] mem_rdata;
wire [63:0] mem_wdata;
wire [ 3:0] serial_mode;
wire serial_ready;
wire [63:0] serial_addr;
wire [63:0] serial_rdata;
wire [63:0] serial_wdata;

CPU CPU_c(
    .clock(CPUclk),
    .reset(reset),
    .io_en(1),
    .io_debug_pc(debug_pc),
    .io_debug_ins(debug_ins),
    .io_debug_if_wait(debug_if_wait),
    .io_debug_mem_wait(debug_mem_wait),
    .io_debug_if_ready(debug_if_ready),
    .io_debug_mem_ready(debug_mem_ready),
    .io_debug_if_mode(debug_if_mode),
    .io_debug_mem_mode(debug_mem_mode),
    .io_debug_if_addr(debug_if_addr),
    .io_debug_mem_addr(debug_mem_addr),
    .io_debug_if_error(debug_if_error),
    .io_debug_mem_error(debug_mem_error),
    .io_mem_mode(mem_mode),
    .io_mem_ready(mem_ready),
    .io_mem_addr(mem_addr),
    .io_mem_rdata(mem_rdata),
    .io_mem_wdata(mem_wdata),
    .io_serial_mode(serial_mode),
    .io_serial_ready(serial_ready),
    .io_serial_addr(serial_addr),
    .io_serial_rdata(serial_rdata),
    .io_serial_wdata(serial_wdata)
);

// æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberç”?16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
reg[7:0] number;
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

//reg[15:0] led_bits;
//assign leds = led_bits;

wire [7:0] sw = dip_sw[7:0];
            

always@ (posedge clock or posedge reset) begin
    if (reset) begin
        number <= 0;
    end else begin
        number <= debug_pc[7:0];
    end
end

wire [15:0] serial_debug_out;

serial #(.ClkFrequency(20000000)) serial0(
	.clk(clock),
	.addr(serial_addr),
	.ready(serial_ready),
	.rdata(serial_rdata),
	.wdata(serial_wdata),
	.mode(serial_mode),
	
	.debug_out(serial_debug_out),

	.rxd(rxd),
	.txd(txd)
);

//å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º50MHz
//wire [11:0] hdata;
//assign video_red = hdata < 266 ? 3'b111 : 0; //çº¢è‰²ç«–æ¡
//assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0; //ç»¿è‰²ç«–æ¡
//assign video_blue = hdata >= 532 ? 2'b11 : 0; //è“è‰²ç«–æ¡
//assign video_clk = clk_50M;
//vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    //.clk(clk_50M), 
    //.hdata(hdata), //æ¨ªåæ ?
    //.vdata(),      //çºµåæ ?
    //.hsync(video_hsync),
    //.vsync(video_vsync),
    //.data_enable(video_de)
//);

ram ram0(
	//ä¸Chiselä¹‹é—´çš„æ¥å?
	.clk(clock),
	.addr(mem_addr),			// è®¿å­˜åœ°å€ï¼Œä½22ä½æœ‰æ•?
	.ready(mem_ready),
	.rdata(mem_rdata),		// è¯»å‡ºçš„æ•°æ?
	.wdata(mem_wdata),		// å†™å…¥çš„æ•°æ?
	.mode(mem_mode),			// è®¿å­˜æ¨¡å¼

	//BaseRAMä¿¡å·
	.base_ram_data(base_ram_data),  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
	.base_ram_addr(base_ram_addr), //BaseRAMåœ°å€
	.base_ram_be_n(base_ram_be_n),  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
	.base_ram_ce_n(base_ram_ce_n),       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
	.base_ram_oe_n(base_ram_oe_n),       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
	.base_ram_we_n(base_ram_we_n),       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

	//ExtRAMä¿¡å·
	.ext_ram_data(ext_ram_data),  //ExtRAMæ•°æ®
	.ext_ram_addr(ext_ram_addr), //ExtRAMåœ°å€
	.ext_ram_be_n(ext_ram_be_n),  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
	.ext_ram_ce_n(ext_ram_ce_n),       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
	.ext_ram_oe_n(ext_ram_oe_n),       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
	.ext_ram_we_n(ext_ram_we_n)       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
);


assign leds = 
            (sw == 0) ? debug_ins[15:0] :
            (sw == 1) ? debug_ins[31:16] :
            (sw == 4) ? debug_pc[15:0] :
            (sw == 5) ? debug_pc[31:16] :
            (sw == 6) ? debug_pc[47:32] :
            (sw == 7) ? debug_pc[63:48] :
            (sw == 8) ? mem_addr[15:0] :
            (sw == 9) ? mem_addr[31:16] :
            (sw == 10) ? mem_addr[47:32] :
            (sw == 11) ? mem_addr[63:48] :
            (sw == 12) ? mem_rdata[15:0] :
            (sw == 13) ? mem_rdata[31:16] :
            (sw == 14) ? mem_rdata[47:32] :
            (sw == 15) ? mem_rdata[63:48] :
            (sw == 16) ? mem_wdata[15:0] :
            (sw == 17) ? mem_wdata[31:16] :
            (sw == 18) ? mem_wdata[47:32] :
            (sw == 19) ? mem_wdata[63:48] :
            (sw == 20) ? base_ram_data[15:0] :
            (sw == 21) ? base_ram_data[31:16] :
            (sw == 22) ? ext_ram_data[15:0] :
            (sw == 23) ? ext_ram_data[31:16] :
            (sw == 24) ? serial_addr[15:0] : 
            (sw == 25) ? {serial_wdata[7:0], serial_rdata[7:0]} :
            (sw == 32) ? {mem_ready, 11'b0, mem_mode} :
            (sw == 40) ? {debug_if_mode, debug_mem_mode, debug_if_error, debug_mem_error, debug_if_wait,debug_mem_wait,debug_if_ready,debug_mem_ready} :
            (sw == 44) ? debug_if_addr[15:0] :
            (sw == 45) ? debug_if_addr[31:16] :
            (sw == 46) ? debug_mem_addr[15:0] :
            (sw == 47) ? debug_mem_addr[31:16] :
            (sw == 48) ? {serial_ready, 11'b0, serial_mode} : 
            (sw == 56) ? {12'b0, txd, ~txd, rxd, ~rxd} :
            (sw == 57) ? serial_debug_out :
            debug_ins[15:0];

endmodule
